Fitter report for PCIe_Fundamental
Wed Oct  2 10:33:42 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Receiver Channel
 19. Transmitter Channel
 20. Transmitter PLL
 21. Transceiver Reconfiguration Report
 22. Optimized GXB Elements
 23. I/O Assignment Warnings
 24. Fitter Resource Utilization by Entity
 25. Delay Chain Summary
 26. Pad To Core Delay Chain Fanout
 27. Control Signals
 28. Global & Other Fast Signals
 29. Non-Global High Fan-Out Signals
 30. Fitter RAM Summary
 31. Routing Usage Summary
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Oct  2 10:33:41 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; PCIe_Fundamental                            ;
; Top-level Entity Name           ; PCIe_Fundamental                            ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC9D6F27C7                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 9,403 / 113,560 ( 8 % )                     ;
; Total registers                 ; 17919                                       ;
; Total pins                      ; 74 / 378 ( 20 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,156,880 / 12,492,800 ( 9 % )              ;
; Total RAM Blocks                ; 143 / 1,220 ( 12 % )                        ;
; Total DSP Blocks                ; 0 / 342 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 4 / 9 ( 44 % )                              ;
; Total HSSI PMA RX Deserializers ; 4 / 9 ( 44 % )                              ;
; Total HSSI TX PCSs              ; 4 / 9 ( 44 % )                              ;
; Total HSSI PMA TX Serializers   ; 4 / 9 ( 44 % )                              ;
; Total PLLs                      ; 5 / 17 ( 29 % )                             ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CGXFC9D6F27C7                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.77        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.3%      ;
;     Processor 3            ;   6.7%      ;
;     Processor 4            ;   6.3%      ;
;     Processor 5            ;   5.2%      ;
;     Processor 6            ;   5.1%      ;
;     Processor 7            ;   5.0%      ;
;     Processor 8            ;   4.9%      ;
;     Processor 9            ;   4.5%      ;
;     Processor 10           ;   4.5%      ;
;     Processor 11           ;   4.5%      ;
;     Processor 12           ;   4.5%      ;
;     Processor 13           ;   4.5%      ;
;     Processor 14           ;   4.5%      ;
;     Processor 15           ;   4.5%      ;
;     Processor 16           ;   4.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Action          ; Operation                                         ; Reason                     ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; PCIE_REFCLK_p~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; PCIE_REFCLK_p~input~FITTER_INSERTEDCLKENA0                                                                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout~CLKENA0                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CLOCK_50_B3B~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; encoder_rst~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_aux~O_ATB0OUT                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_aux~O_ATB0OUT                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_aux~O_ATB0OUT                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[1].avmm_readdata[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                          ; AVMMREADDATA     ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[2].avmm_readdata[0]                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                          ; AVMMREADDATA     ;                       ;
; net_encoder:net_encoder0|mul1[0][0]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[0]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[0][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[1]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[0][2]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[2]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[0][3]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[3]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[0][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[4]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[0][5]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[5]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[0][6]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[6]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[0][7]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[7]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[10][0]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[8]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[10][1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[9]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[10][2]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[10]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[10][3]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[11]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[10][4]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[12]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[10][5]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[13]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[10][6]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[14]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[10][7]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[15]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[14][0]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[16]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[14][1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[17]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[14][2]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[18]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[14][3]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[19]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[14][4]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[20]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[14][5]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[21]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[14][6]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[22]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[14][7]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[23]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[21][0]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[24]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[21][1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[25]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[21][2]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[26]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[21][3]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[27]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[21][4]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[28]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[21][5]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[29]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[21][6]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[30]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|mul1[21][7]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[31]                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[32]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[33]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[34]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[35]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[36]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[37]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[38]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[39]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[40]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[41]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[42]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[43]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[44]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[45]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[46]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[47]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[48]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[49]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[50]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[51]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[52]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[53]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[54]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[55]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[56]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[57]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[58]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[59]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[60]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[61]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[62]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_payload[63]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q            ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                ; PORTBDATAOUT     ;                       ;
; net_encoder:net_encoder0|gfmul:\generate_muls:11:gfmul_1|rslt_lfsr[3]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|gfmul:\generate_muls:11:gfmul_1|rslt_lfsr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|gfmul:\generate_muls:13:gfmul_1|rslt_lfsr[2]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|gfmul:\generate_muls:13:gfmul_1|rslt_lfsr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|gfmul:\generate_muls:14:gfmul_1|rslt_lfsr[7]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|gfmul:\generate_muls:14:gfmul_1|rslt_lfsr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|inPacketCount[12]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|inPacketCount[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; net_encoder:net_encoder0|mulcount[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|mulcount[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; net_encoder:net_encoder0|mulcount[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|mulcount[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; net_encoder:net_encoder0|mulcount[5]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|mulcount[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; net_encoder:net_encoder0|mulcount[7]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|mulcount[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; net_encoder:net_encoder0|mulcount[11]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|mulcount[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|mulcount[13]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|mulcount[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|mulcount[15]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|mulcount[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|mulcount[29]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|mulcount[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|outCount[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outCount[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; net_encoder:net_encoder0|outCount[11]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outCount[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|outCount[13]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outCount[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|outCount[15]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outCount[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|outCount[31]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outCount[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|outPacketCount[1]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outPacketCount[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; net_encoder:net_encoder0|outPacketCount[4]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outPacketCount[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; net_encoder:net_encoder0|outPacketCount[7]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outPacketCount[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; net_encoder:net_encoder0|outPacketCount[9]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outPacketCount[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; net_encoder:net_encoder0|outPacketCount[11]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outPacketCount[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; net_encoder:net_encoder0|outPacketCount[14]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outPacketCount[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; net_encoder:net_encoder0|outPacketCount[15]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outPacketCount[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; net_encoder:net_encoder0|outPacketCount[17]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outPacketCount[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; net_encoder:net_encoder0|outPacketCount[19]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outPacketCount[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; net_encoder:net_encoder0|outPacketCount[20]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outPacketCount[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; net_encoder:net_encoder0|outPacketCount[23]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outPacketCount[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; net_encoder:net_encoder0|outVectorCount[3]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|outVectorCount[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; net_encoder:net_encoder0|prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[7]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; net_encoder:net_encoder0|prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[0]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; net_encoder:net_encoder0|prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[7]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; net_encoder:net_encoder0|prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[0]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; net_encoder:net_encoder0|prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[3]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; net_encoder:net_encoder0|prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[6]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; net_encoder:net_encoder0|pseudoin[15]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|pseudoin[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[6]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[9]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[10]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[11]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[12]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[13]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[14]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[15]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[16]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[17]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[18]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[19]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[22]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|rowCount[24]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|rowCount[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][1][6]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][1][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][2][4]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][2][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][3][5]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][3][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][5][7]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][5][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][8][3]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][8][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][9][2]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][9][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][10][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][10][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][10][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][10][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][11][4]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][11][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][11][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][11][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][13][2]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][13][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][13][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][13][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][17][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][17][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][18][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][18][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][21][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][21][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][24][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][24][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][26][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][26][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][26][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][26][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][27][1]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][27][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][30][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][30][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][33][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][33][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][35][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][35][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][35][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][35][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][38][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][38][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][38][1]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][38][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][38][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][38][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][42][4]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][42][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][43][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][43][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][44][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][44][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][49][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][49][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][49][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][49][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][50][1]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][50][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[0][55][1]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[0][55][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][1][6]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][1][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][2][7]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][2][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][3][5]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][3][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][3][7]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][3][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][7][3]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][7][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][9][7]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][9][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][11][3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][11][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][13][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][13][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][13][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][13][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][14][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][14][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][18][2]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][18][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][26][4]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][26][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][29][4]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][29][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][30][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][30][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][30][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][30][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][31][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][31][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][32][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][32][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][35][1]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][35][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][38][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][38][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][38][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][38][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][38][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][38][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][51][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][51][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][53][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][53][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[1][55][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[1][55][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][0][6]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][0][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][5][4]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][5][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][6][3]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][6][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][11][3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][11][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][11][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][11][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][14][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][14][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][19][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][19][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][26][1]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][26][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][27][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][27][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][30][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][30][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][31][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][31][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][34][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][34][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][35][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][35][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][35][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][35][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][38][2]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][38][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][38][3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][38][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][38][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][38][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][39][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][39][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][39][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][39][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][42][3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][42][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][43][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][43][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][48][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][48][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][49][3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][49][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][54][4]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][54][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[2][55][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[2][55][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[3][0][1]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[3][0][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[4][1][2]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[4][1][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[4][8][2]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[4][8][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[4][36][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[4][36][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[4][39][3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[4][39][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[4][63][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[4][63][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][0][2]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][0][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][0][7]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][0][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][1][0]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][1][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][2][5]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][2][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][3][1]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][3][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][3][4]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][3][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][5][1]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][5][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][6][1]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][6][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][9][1]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][9][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][9][5]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][9][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][10][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][10][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][12][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][12][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][13][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][13][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][15][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][15][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][24][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][24][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][25][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][25][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][32][3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][32][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][32][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][32][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][33][2]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][33][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][33][3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][33][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][34][3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][34][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][34][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][34][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][35][1]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][35][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][35][2]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][35][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][36][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][36][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][37][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][37][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][48][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][48][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][49][3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][49][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][59][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][59][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][60][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][60][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][60][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][60][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[5][61][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[5][61][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][0][1]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][0][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][1][6]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][1][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][2][5]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][2][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][5][3]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][5][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][8][0]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][8][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][11][4]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][11][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][11][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][11][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][13][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][13][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][15][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][15][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][18][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][18][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][19][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][19][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][24][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][24][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][24][7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][24][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][25][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][25][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][27][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][27][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][28][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][28][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][30][5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][30][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][34][1]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][34][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][34][2]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][34][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][37][3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][37][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][39][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][39][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][48][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][48][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][49][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][49][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][53][0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][53][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; net_encoder:net_encoder0|sum_vectors[6][63][6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; net_encoder:net_encoder0|sum_vectors[6][63][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[1]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[1]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[10]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[10]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_is_phys_addr                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_is_phys_addr~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[21]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[21]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[7]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[9]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[8]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[8]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_done[3]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_done[3]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_en                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_en~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[3]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[3]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[1]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[2]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[2]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[3]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[3]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[2]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[2]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|done                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|done~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ignore_solid[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ignore_solid[1]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_1[3]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_1[3]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[1]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CHECK_PLL_RD                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CHECK_PLL_RD~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_READ                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_READ~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.IDLE                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.IDLE~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_RD                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_RD~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_WR                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_WR~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.TEST_INPUT                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.TEST_INPUT~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_dprio_datain[14]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_dprio_datain[14]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_read                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_read~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[2]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[2]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.000000                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.000000~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ACQUIRE_PMUTEX_STATE                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ACQUIRE_PMUTEX_STATE~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ADDRESS_OFFSET_STATE                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ADDRESS_OFFSET_STATE~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_DATA_STATE                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_DATA_STATE~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PMUTEX_STATE                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PMUTEX_STATE~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_REQ_DATA_STATE                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_REQ_DATA_STATE~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_OC_CALEN_START_STATE                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_OC_CALEN_START_STATE~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_OC_CALEN_ADDR_STATE                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_OC_CALEN_ADDR_STATE~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_OC_CALEN_DATA_STATE                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_OC_CALEN_DATA_STATE~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_PHY_RESET_OVERRIDE_ADDR_STATE                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_PHY_RESET_OVERRIDE_ADDR_STATE~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_PHY_RESET_OVERRIDE_START_STATE                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_PHY_RESET_OVERRIDE_START_STATE~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WRITE_DATA_STATE                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WRITE_DATA_STATE~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|exits_r                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|exits_r~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|g_exit_detectquiet.cnt_dect_quiet_low[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|g_exit_detectquiet.cnt_dect_quiet_low[1]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[0]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[2]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[3]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[3]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_tx.r_tx_digital_rst_n_val ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_tx.r_tx_digital_rst_n_val~DUPLICATE ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[3]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[3]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[1]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[13]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[5]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[5]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_IDLE                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_IDLE~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_FIRST                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_FIRST~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_WRITE_ACK                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_WRITE_ACK~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|cra_address_reg[2]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|cra_address_reg[2]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|cra_address_reg[6]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|cra_address_reg[6]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[7]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[12]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[13]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[13]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[15]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[15]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[17]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[17]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[20]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[20]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[23]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[23]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[24]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[24]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[25]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[25]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[0]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[3]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[4]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[0]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[2]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[4]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[3]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[7]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[35]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[35]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[38]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[38]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[43]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[43]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[75]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[75]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[3]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[6]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[7]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[8]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[9]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|empty_dff                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[4]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[4]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[5]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[5]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[6]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[6]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[7]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[7]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[8]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[8]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[10]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[10]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|hol_cntr[0]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|hol_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[45]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[45]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[47]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[47]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[51]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[51]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[52]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[52]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[54]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[54]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[55]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[55]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[57]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[57]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[58]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[58]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[15]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[15]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|AdTrAddr2_q1                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|AdTrAddr2_q1~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[24]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[24]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[30]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[30]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[8]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[9]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[9]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[11]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_ok_reg                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_ok_reg~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_valid_reg                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_valid_reg~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[3]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[0]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[2]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[2]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[3]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|rd_ptr_lsb                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|skip_cons_reload_sreg                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|skip_cons_reload_sreg~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[7]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[7]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[8]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[8]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[10]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[10]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[13]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[13]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[17]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[17]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[3]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[4]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[5]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[6]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[7]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[7]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[4]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[6]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[6]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[7]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[7]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[8]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[8]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[9]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[9]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[10]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[10]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rdsize_sel_reg[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rdsize_sel_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[1]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[2]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[5]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[8]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[12]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|tag_cntr[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|tag_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[10]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[10]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[13]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[13]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[14]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[14]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[19]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[19]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[23]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[23]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[24]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[24]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[6]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[7]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[3]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[4]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[6]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[11]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[12]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|last_bytes_sent_reg[9]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|last_bytes_sent_reg[9]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[2]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[3]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[3]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[5]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[5]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[7]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[7]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[9]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[9]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[2]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[3]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[8]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[10]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[10]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|usedw_is_1_dff~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|captured_cfg_addr_reg[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|captured_cfg_addr_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|captured_cfg_data_reg[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|captured_cfg_data_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|cfgctl_add_reg[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|cfgctl_add_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|msi_addr_reg[49]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|msi_addr_reg[49]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|reads_pending[3]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|reads_pending[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block|control[0]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block|control[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|read_address[0]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|read_address[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|read_address[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|read_address[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|read_address[2]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|read_address[2]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[0]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[2]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[3]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[4]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[5]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[5]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[1]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[3]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[5]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[5]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[6]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[6]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[0]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[2]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[3]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[5]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[8]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[9]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[10]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[12]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[15]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[17]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[18]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[23]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[0]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[5]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[6]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[7]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[8]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[9]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[10]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[13]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[15]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[17]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[18]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|pending_reads_counter[1]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|pending_reads_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|pending_reads_counter[3]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|pending_reads_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|pending_reads_counter[5]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|pending_reads_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|pending_reads_counter[6]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|pending_reads_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[4]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[7]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[7]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[4]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[5]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[11]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[13]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[19]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[24]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[26]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[0]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[1]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[4]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[5]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[7]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[8]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[10]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[11]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[12]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[15]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[4]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|snk_command_ready                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|snk_command_ready~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|stopped                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|stopped~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|write_burst_control:the_write_burst_control|address_d1[20]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|write_burst_control:the_write_burst_control|address_d1[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|write_burst_control:the_write_burst_control|burst_counter[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|write_burst_control:the_write_burst_control|burst_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|write_burst_control:the_write_burst_control|burst_counter[7]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|write_burst_control:the_write_burst_control|burst_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem[0][110]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[7]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[13]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[13]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[14]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[18]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[18]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[20]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[20]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[24]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[24]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[25]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[25]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[26]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[26]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[30]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[30]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[39]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[39]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[71]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[71]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[71]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[71]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[7]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[21]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[21]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[22]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[22]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[23]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[23]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[24]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[24]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[30]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[30]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[33]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[33]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[34]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[34]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[37]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[37]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[39]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[39]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[42]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[42]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[43]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[43]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[45]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[45]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[48]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[48]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[51]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[51]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[53]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[53]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[57]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[57]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[62]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[62]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[69]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[69]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_007|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_007|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|data1[32]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|data1[32]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|data1[33]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|data1[33]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|data1[34]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|data1[34]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|data1[35]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|data1[35]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[8]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[8]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[20]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[20]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[25]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[25]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[26]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[26]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|burstcount_register_lint[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|burstcount_register_lint[5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|burstcount_register_lint[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[5]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[5]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[7]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[7]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[11]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[11]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[12]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[12]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[17]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[17]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[18]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[18]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[19]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[19]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[20]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[20]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[21]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[21]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|burstcount_register_lint[11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|burstcount_register_lint[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|end_beginbursttransfer~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|burstcount_register_lint[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|burstcount_register_lint[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|burstcount_register_lint[5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|burstcount_register_lint[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctl_0_dma_read_master_0_data_read_master_limiter|has_pending_responses                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctl_0_dma_read_master_0_data_read_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctl_0_dma_read_master_0_data_read_master_limiter|last_dest_id[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctl_0_dma_read_master_0_data_read_master_limiter|last_dest_id[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctl_0_dma_read_master_0_data_read_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctl_0_dma_read_master_0_data_read_master_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_pcie_cv_hip_avmm_0_txs_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_pcie_cv_hip_avmm_0_txs_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_rxm_bar0_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_rxm_bar0_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_rxm_bar0_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_rxm_bar0_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rsp_fifo|mem[0][137]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rsp_fifo|mem[0][137]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rsp_fifo|mem[0][191]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rsp_fifo|mem[0][191]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[3]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[5]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[9]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[11]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[21]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[21]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[32]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[32]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[35]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[35]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[10]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[15]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[25]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[25]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[27]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[27]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[29]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[29]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[76]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data1[76]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[132]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[132]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[137]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[137]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[139]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|data1[139]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[118]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[118]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[117]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[117]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[104]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[104]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[114]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[114]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[8]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[9]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[9]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[12]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[12]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[17]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[17]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[18]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[18]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[20]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[20]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[24]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[24]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|burstcount_register_lint[6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|burstcount_register_lint[7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|burstcount_register_lint[7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|end_beginbursttransfer~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_translator|av_readdata_pre[23]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_cv_hip_avmm_0_rxm_bar2_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_cv_hip_avmm_0_rxm_bar2_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_cv_hip_avmm_0_rxm_bar2_limiter|pending_response_count[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_cv_hip_avmm_0_rxm_bar2_limiter|pending_response_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|p0_use_reg~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_rsp_width_adapter|count[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_rsp_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio_coder_rst_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio_coder_rst_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio_encoder_start_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio_encoder_start_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|data1[38]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[38]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[116]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[116]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[118]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[118]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[3]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[3]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[5]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[5]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[6]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[6]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[7]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[7]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[9]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[9]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[10]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[10]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[14]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[14]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[15]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[15]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[16]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[16]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[20]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[20]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[24]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[24]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[25]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[25]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|burstcount_register_lint[6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|end_beginbursttransfer~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|end_begintransfer                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_coder_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_coder_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_coder_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_coder_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_encoder_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_encoder_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pio_coder_rst_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pio_coder_rst_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pio_encoder_start_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pio_encoder_start_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pio_encoder_start_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pio_encoder_start_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_encoder_start_s1_cmd_width_adapter|byte_cnt_reg[3]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_encoder_start_s1_cmd_width_adapter|byte_cnt_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_encoder_start_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_encoder_start_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE                                                                                                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~DUPLICATE                                                                                                         ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                                                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE                                                                                ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE                                                                                ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1bi:auto_generated|counter_reg_bit[1]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1bi:auto_generated|counter_reg_bit[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1bi:auto_generated|counter_reg_bit[6]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1bi:auto_generated|counter_reg_bit[6]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|ram_block1a23~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|ram_block1a23~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|ram_block1a23~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|ram_block1a23~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                       ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                       ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                                                                                                       ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                                                                                                       ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a29~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                             ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a29~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                             ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a29~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                             ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|altsyncram_nhn1:FIFOram|ram_block1a29~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                             ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|q_b[120]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|q_b[120]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ram_block1a120~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                    ; Created         ; Placement                                         ; Location assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ram_block1a120~FITTER_CREATED_COMB_LOGIC_1                                                                                                                                                                                  ; Created         ; Placement                                         ; Location assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ram_block1a120~FITTER_CREATED_MUX                                                                                                                                                                                           ; Created         ; Placement                                         ; Location assignment        ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ram_block1a120~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ram_block1a120~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ram_block1a120~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ram_block1a120~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ram_block1a120~portb_address_reg4FITTER_CREATED_FF                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ram_block1a120~portb_address_reg5FITTER_CREATED_FF                                                                                                                                                                          ; Created         ; Placement                                         ; Location assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                               ;
+--------------+------------------+--------------+---------------+---------------------------------+----------------+
; Name         ; Ignored Entity   ; Ignored From ; Ignored To    ; Ignored Value                   ; Ignored Source ;
+--------------+------------------+--------------+---------------+---------------------------------+----------------+
; Location     ;                  ;              ; ADC_CONVST    ; PIN_T26                         ; QSF Assignment ;
; Location     ;                  ;              ; ADC_SCK       ; PIN_R26                         ; QSF Assignment ;
; Location     ;                  ;              ; ADC_SDI       ; PIN_AA26                        ; QSF Assignment ;
; Location     ;                  ;              ; ADC_SDO       ; PIN_AB26                        ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[0]     ; PIN_Y26                         ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[10]    ; PIN_R25                         ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[11]    ; PIN_P23                         ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[12]    ; PIN_AC25                        ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[13]    ; PIN_AD25                        ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[14]    ; PIN_AB25                        ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[15]    ; PIN_AA24                        ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[1]     ; PIN_V23                         ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[2]     ; PIN_V24                         ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[3]     ; PIN_U24                         ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[4]     ; PIN_T24                         ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[5]     ; PIN_T23                         ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[6]     ; PIN_T22                         ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[7]     ; PIN_R24                         ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[8]     ; PIN_P20                         ; QSF Assignment ;
; Location     ;                  ;              ; ARD_IO[9]     ; PIN_R23                         ; QSF Assignment ;
; Location     ;                  ;              ; CPU_RESET_n   ; PIN_AB24                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[0]  ; PIN_AE6                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[10] ; PIN_AC9                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[11] ; PIN_AC8                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[12] ; PIN_AB10                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[13] ; PIN_AC10                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[14] ; PIN_W11                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[1]  ; PIN_AF6                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[2]  ; PIN_AF7                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[3]  ; PIN_AF8                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[4]  ; PIN_U10                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[5]  ; PIN_U11                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[6]  ; PIN_AE9                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[7]  ; PIN_AF9                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[8]  ; PIN_AB12                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ADDR[9]  ; PIN_AB11                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_BA[0]    ; PIN_V10                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_BA[1]    ; PIN_AD8                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_BA[2]    ; PIN_AE8                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_CAS_n    ; PIN_W10                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_CKE      ; PIN_AF14                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_CK_n     ; PIN_P10                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_CK_p     ; PIN_N10                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_CS_n     ; PIN_R11                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DM[0]    ; PIN_AF11                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DM[1]    ; PIN_AE18                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DM[2]    ; PIN_AE20                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DM[3]    ; PIN_AE24                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQS_n[0] ; PIN_W13                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQS_n[1] ; PIN_V14                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQS_n[2] ; PIN_W15                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQS_n[3] ; PIN_W17                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQS_p[0] ; PIN_V13                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQS_p[1] ; PIN_U14                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQS_p[2] ; PIN_V15                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQS_p[3] ; PIN_W16                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[0]    ; PIN_AA14                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[10]   ; PIN_AC14                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[11]   ; PIN_AF13                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[12]   ; PIN_AB16                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[13]   ; PIN_AA16                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[14]   ; PIN_AE14                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[15]   ; PIN_AF18                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[16]   ; PIN_AD16                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[17]   ; PIN_AD17                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[18]   ; PIN_AC18                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[19]   ; PIN_AF19                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[1]    ; PIN_Y14                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[20]   ; PIN_AC17                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[21]   ; PIN_AB17                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[22]   ; PIN_AF21                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[23]   ; PIN_AE21                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[24]   ; PIN_AE15                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[25]   ; PIN_AE16                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[26]   ; PIN_AC20                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[27]   ; PIN_AD21                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[28]   ; PIN_AF16                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[29]   ; PIN_AF17                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[2]    ; PIN_AD11                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[30]   ; PIN_AD23                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[31]   ; PIN_AF23                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[3]    ; PIN_AD12                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[4]    ; PIN_Y13                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[5]    ; PIN_W12                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[6]    ; PIN_AD10                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[7]    ; PIN_AF12                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[8]    ; PIN_AC15                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_DQ[9]    ; PIN_AB15                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_ODT      ; PIN_AD13                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_RAS_n    ; PIN_Y10                         ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_RESET_n  ; PIN_AE19                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_RZQ      ; PIN_AE11                        ; QSF Assignment ;
; Location     ;                  ;              ; DDR3_WE_n     ; PIN_T9                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[0]     ; PIN_G15                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[10]    ; PIN_C14                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[11]    ; PIN_B15                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[12]    ; PIN_D15                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[13]    ; PIN_C15                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[14]    ; PIN_D21                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[15]    ; PIN_A19                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[16]    ; PIN_D20                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[17]    ; PIN_A18                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[18]    ; PIN_E20                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[19]    ; PIN_B22                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[1]     ; PIN_C9                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[20]    ; PIN_E19                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[21]    ; PIN_A21                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[22]    ; PIN_E18                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[23]    ; PIN_C23                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[24]    ; PIN_F18                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[25]    ; PIN_C22                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[26]    ; PIN_H14                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[27]    ; PIN_G17                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[28]    ; PIN_J12                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[29]    ; PIN_C20                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[2]     ; PIN_G14                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[30]    ; PIN_J11                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[31]    ; PIN_B19                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[32]    ; PIN_N12                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[33]    ; PIN_C17                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[34]    ; PIN_M12                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[35]    ; PIN_B17                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[3]     ; PIN_B9                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[4]     ; PIN_B24                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[5]     ; PIN_D10                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[6]     ; PIN_A24                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[7]     ; PIN_C10                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[8]     ; PIN_G16                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_0[9]     ; PIN_H13                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[0]     ; PIN_L8                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[10]    ; PIN_K8                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[11]    ; PIN_D6                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[12]    ; PIN_J8                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[13]    ; PIN_E6                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[14]    ; PIN_H8                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[15]    ; PIN_G7                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[16]    ; PIN_H9                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[17]    ; PIN_F7                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[18]    ; PIN_H10                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[19]    ; PIN_A12                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[1]     ; PIN_A7                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[20]    ; PIN_G10                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[21]    ; PIN_B11                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[22]    ; PIN_M11                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[23]    ; PIN_B12                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[24]    ; PIN_L11                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[25]    ; PIN_A13                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[26]    ; PIN_A17                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[27]    ; PIN_A16                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[28]    ; PIN_E13                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[29]    ; PIN_C13                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[2]     ; PIN_K9                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[30]    ; PIN_D13                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[31]    ; PIN_C12                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[32]    ; PIN_G12                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[33]    ; PIN_H7                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[34]    ; PIN_F12                         ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[35]    ; PIN_J7                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[3]     ; PIN_B7                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[4]     ; PIN_L7                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[5]     ; PIN_A5                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[6]     ; PIN_K6                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[7]     ; PIN_B6                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[8]     ; PIN_M9                          ; QSF Assignment ;
; Location     ;                  ;              ; GPIO_1[9]     ; PIN_L9                          ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[0]       ; PIN_T8                          ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[1]       ; PIN_P26                         ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[2]       ; PIN_V8                          ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[3]       ; PIN_U7                          ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[4]       ; PIN_U25                         ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[5]       ; PIN_W8                          ; QSF Assignment ;
; Location     ;                  ;              ; HEX0[6]       ; PIN_U26                         ; QSF Assignment ;
; Location     ;                  ;              ; HEX0_DP       ; PIN_AA6                         ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[0]       ; PIN_T7                          ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[1]       ; PIN_W20                         ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[2]       ; PIN_AB6                         ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[3]       ; PIN_AC22                        ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[4]       ; PIN_Y9                          ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[5]       ; PIN_W21                         ; QSF Assignment ;
; Location     ;                  ;              ; HEX1[6]       ; PIN_N25                         ; QSF Assignment ;
; Location     ;                  ;              ; HEX1_DP       ; PIN_V25                         ; QSF Assignment ;
; Location     ;                  ;              ; KEY[0]        ; PIN_M21                         ; QSF Assignment ;
; Location     ;                  ;              ; KEY[1]        ; PIN_K25                         ; QSF Assignment ;
; Location     ;                  ;              ; KEY[2]        ; PIN_K26                         ; QSF Assignment ;
; Location     ;                  ;              ; KEY[3]        ; PIN_G26                         ; QSF Assignment ;
; Location     ;                  ;              ; LED[0]        ; PIN_U20                         ; QSF Assignment ;
; Location     ;                  ;              ; LED[1]        ; PIN_T19                         ; QSF Assignment ;
; Location     ;                  ;              ; LED[2]        ; PIN_Y24                         ; QSF Assignment ;
; Location     ;                  ;              ; LED[3]        ; PIN_Y23                         ; QSF Assignment ;
; Location     ;                  ;              ; SW[0]         ; PIN_G20                         ; QSF Assignment ;
; Location     ;                  ;              ; SW[1]         ; PIN_F21                         ; QSF Assignment ;
; Location     ;                  ;              ; SW[2]         ; PIN_E21                         ; QSF Assignment ;
; Location     ;                  ;              ; SW[3]         ; PIN_H19                         ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ADC_CONVST    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ADC_SCK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ADC_SDI       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ADC_SDO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[0]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[10]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[11]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[12]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[13]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[14]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[15]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[1]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[2]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[3]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[4]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[5]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[6]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[7]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[8]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; ARD_IO[9]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; CPU_RESET_n   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[0]  ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[10] ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[11] ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[12] ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[13] ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[14] ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[1]  ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[2]  ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[3]  ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[4]  ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[5]  ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[6]  ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[7]  ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[8]  ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ADDR[9]  ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_BA[0]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_BA[1]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_BA[2]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_CAS_n    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_CKE      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_CK_n     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_CK_p     ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_CS_n     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DM[0]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DM[1]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DM[2]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DM[3]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQS_n[0] ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQS_n[1] ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQS_n[2] ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQS_n[3] ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQS_p[0] ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQS_p[1] ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQS_p[2] ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQS_p[3] ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[0]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[10]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[11]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[12]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[13]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[14]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[15]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[16]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[17]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[18]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[19]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[1]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[20]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[21]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[22]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[23]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[24]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[25]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[26]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[27]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[28]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[29]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[2]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[30]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[31]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[3]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[4]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[5]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[6]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[7]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[8]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_DQ[9]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_ODT      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_RAS_n    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_RESET_n  ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_RZQ      ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; DDR3_WE_n     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[0]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[10]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[11]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[12]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[13]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[14]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[15]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[16]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[17]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[18]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[19]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[1]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[20]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[21]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[22]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[23]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[24]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[25]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[26]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[27]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[28]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[29]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[2]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[30]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[31]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[32]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[33]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[34]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[35]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[3]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[4]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[5]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[6]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[7]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[8]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_0[9]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[0]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[10]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[11]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[12]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[13]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[14]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[15]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[16]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[17]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[18]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[19]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[1]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[20]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[21]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[22]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[23]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[24]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[25]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[26]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[27]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[28]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[29]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[2]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[30]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[31]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[32]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[33]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[34]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[35]    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[3]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[4]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[5]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[6]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[7]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[8]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; GPIO_1[9]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX0[0]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX0[1]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX0[2]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX0[3]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX0[4]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX0[5]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX0[6]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX0_DP       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX1[0]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX1[1]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX1[2]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX1[3]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX1[4]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX1[5]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX1[6]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; HEX1_DP       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; KEY[0]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; KEY[1]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; KEY[2]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; KEY[3]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; LED[0]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; LED[1]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; LED[2]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; LED[3]        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; SW[0]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; SW[1]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; SW[2]         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; PCIe_Fundamental ;              ; SW[3]         ; 3.3-V LVTTL                     ; QSF Assignment ;
+--------------+------------------+--------------+---------------+---------------------------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 30769 ) ; 0.00 % ( 0 / 30769 )       ; 0.00 % ( 0 / 30769 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 30769 ) ; 0.00 % ( 0 / 30769 )       ; 0.00 % ( 0 / 30769 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 26421 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 232 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 4002 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 114 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/output_files/PCIe_Fundamental.pin.


+----------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                ;
+-------------------------------------------------------------+------------------------+-------+
; Resource                                                    ; Usage                  ; %     ;
+-------------------------------------------------------------+------------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 9,403 / 113,560        ; 8 %   ;
; ALMs needed [=A-B+C]                                        ; 9,403                  ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 11,912 / 113,560       ; 10 %  ;
;         [a] ALMs used for LUT logic and registers           ; 3,662                  ;       ;
;         [b] ALMs used for LUT logic                         ; 3,439                  ;       ;
;         [c] ALMs used for registers                         ; 4,761                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 50                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,575 / 113,560        ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 66 / 113,560           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                      ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 24                     ;       ;
;         [c] Due to LAB input limits                         ; 42                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                      ;       ;
;                                                             ;                        ;       ;
; Difficulty packing design                                   ; Low                    ;       ;
;                                                             ;                        ;       ;
; Total LABs:  partially or completely used                   ; 1,918 / 11,356         ; 17 %  ;
;     -- Logic LABs                                           ; 1,913                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 5                      ;       ;
;                                                             ;                        ;       ;
; Combinational ALUT usage for logic                          ; 11,516                 ;       ;
;     -- 7 input functions                                    ; 41                     ;       ;
;     -- 6 input functions                                    ; 3,528                  ;       ;
;     -- 5 input functions                                    ; 1,360                  ;       ;
;     -- 4 input functions                                    ; 1,798                  ;       ;
;     -- <=3 input functions                                  ; 4,789                  ;       ;
; Combinational ALUT usage for route-throughs                 ; 5,664                  ;       ;
; Memory ALUT usage                                           ; 45                     ;       ;
;     -- 64-address deep                                      ; 0                      ;       ;
;     -- 32-address deep                                      ; 45                     ;       ;
;                                                             ;                        ;       ;
;                                                             ;                        ;       ;
; Dedicated logic registers                                   ; 17,919                 ;       ;
;     -- By type:                                             ;                        ;       ;
;         -- Primary logic registers                          ; 16,845 / 227,120       ; 7 %   ;
;         -- Secondary logic registers                        ; 1,074 / 227,120        ; < 1 % ;
;     -- By function:                                         ;                        ;       ;
;         -- Design implementation registers                  ; 17,208                 ;       ;
;         -- Routing optimization registers                   ; 711                    ;       ;
;                                                             ;                        ;       ;
; Virtual pins                                                ; 0                      ;       ;
; I/O pins                                                    ; 74 / 378               ; 20 %  ;
;     -- Clock pins                                           ; 8 / 15                 ; 53 %  ;
;     -- Dedicated input pins                                 ; 11 / 29                ; 38 %  ;
;                                                             ;                        ;       ;
; M10K blocks                                                 ; 143 / 1,220            ; 12 %  ;
; Total MLAB memory bits                                      ; 752                    ;       ;
; Total block memory bits                                     ; 1,156,880 / 12,492,800 ; 9 %   ;
; Total block memory implementation bits                      ; 1,464,320 / 12,492,800 ; 12 %  ;
;                                                             ;                        ;       ;
; Total DSP Blocks                                            ; 0 / 342                ; 0 %   ;
;                                                             ;                        ;       ;
; Fractional PLLs                                             ; 0 / 8                  ; 0 %   ;
; Global signals                                              ; 5                      ;       ;
;     -- Global clocks                                        ; 5 / 16                 ; 31 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                 ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 24                 ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 140                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 140                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                  ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                  ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                  ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                  ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                  ; 0 %   ;
; Hard IPs                                                    ; 1 / 2                  ; 50 %  ;
; Standard RX PCSs                                            ; 4 / 9                  ; 44 %  ;
; HSSI PMA RX Deserializers                                   ; 4 / 9                  ; 44 %  ;
; Standard TX PCSs                                            ; 4 / 9                  ; 44 %  ;
; HSSI PMA TX Serializers                                     ; 4 / 9                  ; 44 %  ;
; Channel PLLs                                                ; 5 / 9                  ; 56 %  ;
; Impedance control blocks                                    ; 0 / 3                  ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                  ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4.6% / 4.6% / 4.7%     ;       ;
; Peak interconnect usage (total/H/V)                         ; 38.6% / 37.0% / 43.7%  ;       ;
; Maximum fan-out                                             ; 9519                   ;       ;
; Highest non-global fan-out                                  ; 1772                   ;       ;
; Total fan-out                                               ; 128448                 ;       ;
; Average fan-out                                             ; 3.62                   ;       ;
+-------------------------------------------------------------+------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                     ;
+-------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub       ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 8586 / 113560 ( 8 % )  ; 91 / 113560 ( < 1 % )  ; 726 / 113560 ( < 1 % )         ; 0 / 113560 ( 0 % )             ;
; ALMs needed [=A-B+C]                                        ; 8586                   ; 91                     ; 726                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 10196 / 113560 ( 9 % ) ; 100 / 113560 ( < 1 % ) ; 1617 / 113560 ( 1 % )          ; 0 / 113560 ( 0 % )             ;
;         [a] ALMs used for LUT logic and registers           ; 3567                   ; 27                     ; 68                             ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3333                   ; 40                     ; 66                             ; 0                              ;
;         [c] ALMs used for registers                         ; 3246                   ; 33                     ; 1483                           ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 50                     ; 0                      ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1676 / 113560 ( 1 % )  ; 9 / 113560 ( < 1 % )   ; 891 / 113560 ( < 1 % )         ; 0 / 113560 ( 0 % )             ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 66 / 113560 ( < 1 % )  ; 0 / 113560 ( 0 % )     ; 0 / 113560 ( 0 % )             ; 0 / 113560 ( 0 % )             ;
;         [a] Due to location constrained logic               ; 0                      ; 0                      ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 24                     ; 0                      ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 42                     ; 0                      ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                    ; Low                            ; Low                            ;
;                                                             ;                        ;                        ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 1593 / 11356 ( 14 % )  ; 14 / 11356 ( < 1 % )   ; 351 / 11356 ( 3 % )            ; 0 / 11356 ( 0 % )              ;
;     -- Logic LABs                                           ; 1588                   ; 14                     ; 351                            ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 5                      ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 11206                  ; 112                    ; 243                            ; 0                              ;
;     -- 7 input functions                                    ; 38                     ; 3                      ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 3439                   ; 24                     ; 65                             ; 0                              ;
;     -- 5 input functions                                    ; 1304                   ; 32                     ; 24                             ; 0                              ;
;     -- 4 input functions                                    ; 1766                   ; 10                     ; 22                             ; 0                              ;
;     -- <=3 input functions                                  ; 4614                   ; 43                     ; 132                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 3950                   ; 48                     ; 1666                           ; 0                              ;
; Memory ALUT usage                                           ; 45                     ; 0                      ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 45                     ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- By type:                                             ;                        ;                        ;                                ;                                ;
;         -- Primary logic registers                          ; 13624 / 227120 ( 6 % ) ; 119 / 227120 ( < 1 % ) ; 3102 / 227120 ( 1 % )          ; 0 / 227120 ( 0 % )             ;
;         -- Secondary logic registers                        ; 888 / 227120 ( < 1 % ) ; 6 / 227120 ( < 1 % )   ; 180 / 227120 ( < 1 % )         ; 0 / 227120 ( 0 % )             ;
;     -- By function:                                         ;                        ;                        ;                                ;                                ;
;         -- Design implementation registers                  ; 13813                  ; 120                    ; 3275                           ; 0                              ;
;         -- Routing optimization registers                   ; 699                    ; 5                      ; 7                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
;                                                             ;                        ;                        ;                                ;                                ;
; Virtual pins                                                ; 0                      ; 0                      ; 0                              ; 0                              ;
; I/O pins                                                    ; 54                     ; 0                      ; 0                              ; 20                             ;
; I/O registers                                               ; 0                      ; 0                      ; 0                              ; 0                              ;
; Total block memory bits                                     ; 161552                 ; 0                      ; 995328                         ; 0                              ;
; Total block memory implementation bits                      ; 460800                 ; 0                      ; 1003520                        ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 45 / 1220 ( 3 % )      ; 0 / 1220 ( 0 % )       ; 98 / 1220 ( 8 % )              ; 0 / 1220 ( 0 % )               ;
; Clock enable block                                          ; 2 / 128 ( 1 % )        ; 0 / 128 ( 0 % )        ; 0 / 128 ( 0 % )                ; 3 / 128 ( 2 % )                ;
; HSSI AVMM Interface                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                 ;
; Channel PLL                                                 ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 5 / 9 ( 55 % )                 ;
; Hard IP                                                     ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; Standard RX PCS                                             ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; Standard TX PCS                                             ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; HSSI Common PCS PMA Interface                               ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; HSSI Common PLD PCS Interface                               ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; HSSI Pipe Gen1-2                                            ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; HSSI PMA Aux. block                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HSSI PMA CDR REFCLK Select Mux                              ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 5 / 9 ( 55 % )                 ;
; HSSI PMA RX Buffer                                          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; HSSI PMA RX Deserializer                                    ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; HSSI PMA TX Buffer                                          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; Clock Divider                                               ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; HSSI PMA TX Serializer                                      ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; HSSI refclk divider                                         ; 0 / 13 ( 0 % )         ; 0 / 13 ( 0 % )         ; 0 / 13 ( 0 % )                 ; 1 / 13 ( 7 % )                 ;
; HSSI RX PCS PMA Interface                                   ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; HSSI RX PLD PCS Interface                                   ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; HSSI TX PCS PMA Interface                                   ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
; HSSI TX PLD PCS Interface                                   ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )          ; 0 / 9 ( 0 % )                  ; 4 / 9 ( 44 % )                 ;
;                                                             ;                        ;                        ;                                ;                                ;
; Connections                                                 ;                        ;                        ;                                ;                                ;
;     -- Input Connections                                    ; 15097                  ; 185                    ; 4319                           ; 565                            ;
;     -- Registered Input Connections                         ; 14652                  ; 132                    ; 3399                           ; 0                              ;
;     -- Output Connections                                   ; 1075                   ; 416                    ; 34                             ; 18641                          ;
;     -- Registered Output Connections                        ; 349                    ; 416                    ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Internal Connections                                        ;                        ;                        ;                                ;                                ;
;     -- Total Connections                                    ; 114259                 ; 1425                   ; 15895                          ; 25776                          ;
;     -- Registered Connections                               ; 62320                  ; 1116                   ; 11431                          ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; External Connections                                        ;                        ;                        ;                                ;                                ;
;     -- Top                                                  ; 36                     ; 100                    ; 482                            ; 15554                          ;
;     -- sld_hub:auto_hub                                     ; 100                    ; 20                     ; 318                            ; 163                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 482                    ; 318                    ; 64                             ; 3489                           ;
;     -- hard_block:auto_generated_inst                       ; 15554                  ; 163                    ; 3489                           ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Partition Interface                                         ;                        ;                        ;                                ;                                ;
;     -- Input Ports                                          ; 36                     ; 78                     ; 1042                           ; 661                            ;
;     -- Output Ports                                         ; 491                    ; 95                     ; 502                            ; 279                            ;
;     -- Bidir Ports                                          ; 18                     ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Registered Ports                                            ;                        ;                        ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 2                      ; 95                             ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 55                     ; 488                            ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Port Connectivity                                           ;                        ;                        ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 1                      ; 61                             ; 370                            ;
;     -- Output Ports driven by GND                           ; 0                      ; 30                     ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                      ; 15                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                      ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 48                     ; 490                            ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 53                     ; 504                            ; 484                            ;
;     -- Output Ports with no Fanout                          ; 0                      ; 47                     ; 490                            ; 0                              ;
+-------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                  ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination             ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; CLOCK_50_B3B     ; T13   ; 3B       ; 46           ; 0            ; 0            ; 7774                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_50_B4A     ; U12   ; 4A       ; 71           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_50_B5B     ; R20   ; 5B       ; 121          ; 51           ; 43           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_50_B6A     ; N20   ; 6A       ; 121          ; 60           ; 43           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_50_B7A     ; H12   ; 7A       ; 71           ; 115          ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_50_B8A     ; N9    ; 8A       ; 54           ; 115          ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; PCIE_PERST_n     ; U22   ; 5A       ; 121          ; 16           ; 20           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; PCIE_REFCLK_p    ; V6    ; B0L      ; 0            ; 19           ; 53           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; HCSL         ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; PCIE_REFCLK_p(n) ; W6    ; B0L      ; 0            ; 19           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; HCSL         ; AC Coupling 100 Ohm OCT ; --                        ; Fitter               ; no        ;
; PCIE_RX_p[0]     ; AD2   ; B0L      ; 0            ; 14           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_p[0](n)  ; AD1   ; B0L      ; 0            ; 14           ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; PCIE_RX_p[1]     ; AB2   ; B0L      ; 0            ; 18           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_p[1](n)  ; AB1   ; B0L      ; 0            ; 18           ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; PCIE_RX_p[2]     ; Y2    ; B0L      ; 0            ; 22           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_p[2](n)  ; Y1    ; B0L      ; 0            ; 22           ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; PCIE_RX_p[3]     ; V2    ; B1L      ; 0            ; 26           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_p[3](n)  ; V1    ; B1L      ; 0            ; 26           ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; SMA_CLKIN        ; T21   ; 5B       ; 121          ; 43           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; UART_CTS         ; W25   ; 5B       ; 121          ; 55           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; UART_RX          ; P22   ; 5B       ; 121          ; 55           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+--------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination  ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+--------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]    ; D26   ; 6A       ; 121          ; 64           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]   ; D25   ; 6A       ; 121          ; 84           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]   ; M26   ; 6A       ; 121          ; 64           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]   ; M25   ; 6A       ; 121          ; 64           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]    ; H20   ; 6A       ; 121          ; 84           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]    ; F23   ; 6A       ; 121          ; 72           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]    ; G22   ; 6A       ; 121          ; 72           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]    ; B25   ; 6A       ; 121          ; 82           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]    ; D22   ; 6A       ; 121          ; 85           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]    ; C25   ; 6A       ; 121          ; 84           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]    ; E23   ; 6A       ; 121          ; 85           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]    ; B26   ; 6A       ; 121          ; 82           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]    ; E24   ; 6A       ; 121          ; 67           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]      ; J20   ; 6A       ; 121          ; 85           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]      ; H22   ; 6A       ; 121          ; 72           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_n      ; J26   ; 6A       ; 121          ; 60           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE        ; E25   ; 6A       ; 121          ; 67           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK        ; F26   ; 6A       ; 121          ; 61           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_n       ; F22   ; 6A       ; 121          ; 87           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM       ; H23   ; 6A       ; 121          ; 70           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_n      ; E26   ; 6A       ; 121          ; 64           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM       ; F24   ; 6A       ; 121          ; 69           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_n       ; J25   ; 6A       ; 121          ; 60           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL        ; AD7   ; 3A       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[0]    ; AE4   ; B0L      ; 0            ; 11           ; 37           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[0](n) ; AE3   ; B0L      ; 0            ; 11           ; 35           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; PCIE_TX_p[1]    ; AC4   ; B0L      ; 0            ; 15           ; 37           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[1](n) ; AC3   ; B0L      ; 0            ; 15           ; 35           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; PCIE_TX_p[2]    ; AA4   ; B0L      ; 0            ; 19           ; 37           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[2](n) ; AA3   ; B0L      ; 0            ; 19           ; 35           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; PCIE_TX_p[3]    ; W4    ; B1L      ; 0            ; 23           ; 37           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[3](n) ; W3    ; B1L      ; 0            ; 23           ; 35           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; PCIE_WAKE_n     ; Y8    ; 3A       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SMA_CLKOUT      ; Y25   ; 5B       ; 121          ; 53           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; UART_RTS        ; W26   ; 5B       ; 121          ; 55           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; UART_TX         ; P21   ; 5B       ; 121          ; 55           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off          ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+--------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_DQ[0]  ; L24   ; 6A       ; 121          ; 70           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[10] ; H25   ; 6A       ; 121          ; 63           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[11] ; J21   ; 6A       ; 121          ; 85           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[12] ; L23   ; 6A       ; 121          ; 70           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[13] ; K21   ; 6A       ; 121          ; 82           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[14] ; N24   ; 6A       ; 121          ; 61           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[15] ; M22   ; 6A       ; 121          ; 63           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[1]  ; M24   ; 6A       ; 121          ; 61           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[2]  ; N23   ; 6A       ; 121          ; 63           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[3]  ; K23   ; 6A       ; 121          ; 69           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[4]  ; H24   ; 6A       ; 121          ; 70           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[5]  ; J23   ; 6A       ; 121          ; 72           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[6]  ; K24   ; 6A       ; 121          ; 69           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[7]  ; L22   ; 6A       ; 121          ; 82           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[8]  ; G25   ; 6A       ; 121          ; 63           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[9]  ; G24   ; 6A       ; 121          ; 69           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; PCIE_SMBCLK ; R10   ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; PCIE_SMBDAT ; AA7   ; 3A       ; 12           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B3L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B2L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B1L      ; 4 / 14 ( 29 % )   ; --            ; --           ; --            ;
; B0L      ; 14 / 14 ( 100 % ) ; --            ; --           ; --            ;
; 3A       ; 4 / 16 ( 25 % )   ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 1 / 32 ( 3 % )    ; 1.5V          ; --           ; 2.5V          ;
; 4A       ; 1 / 80 ( 1 % )    ; 1.5V          ; --           ; 2.5V          ;
; 5A       ; 1 / 16 ( 6 % )    ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 7 / 32 ( 22 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6A       ; 40 / 48 ( 83 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 1 / 80 ( 1 % )    ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 1 / 32 ( 3 % )    ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 632        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 532        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 628        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 496        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 498        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A11      ; 510        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 520        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 518        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 488        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A16      ; 482        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 480        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 478        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 476        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A21      ; 462        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 458        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 456        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 457        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 42         ; B0L      ; PCIE_TX_p[2](n)                 ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; AA4      ; 43         ; B0L      ; PCIE_TX_p[2]                    ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AA5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA7      ; 75         ; 3A       ; PCIE_SMBDAT                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA8      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA13     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA14     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA16     ; 189        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 227        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AA21     ; 239        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ; 262        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA23     ; 264        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 327        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 341        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ; 49         ; B0L      ; PCIE_RX_p[1](n)                 ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; AB2      ; 48         ; B0L      ; PCIE_RX_p[1]                    ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AB3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 61         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB6      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB10     ; 137        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 139        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 141        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 181        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB17     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB19     ; 236        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB22     ; 241        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB24     ; 268        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB25     ; 329        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 339        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 46         ; B0L      ; PCIE_TX_p[1](n)                 ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; AC4      ; 47         ; B0L      ; PCIE_TX_p[1]                    ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AC5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC7      ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ; 138        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC9      ; 140        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ; 135        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC13     ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AC17     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC18     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ; 234        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 212        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC22     ; 258        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC23     ; 260        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC24     ; 266        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ; 333        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 53         ; B0L      ; PCIE_RX_p[0](n)                 ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; AD2      ; 52         ; B0L      ; PCIE_RX_p[0]                    ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AD3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ; 63         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD6      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD7      ; 81         ; 3A       ; FAN_CTRL                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ; 149        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ; 195        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD17     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ; 194        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD20     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 215        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ; 217        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD23     ; 220        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD25     ; 331        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 233        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 50         ; B0L      ; PCIE_TX_p[0](n)                 ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; AE4      ; 51         ; B0L      ; PCIE_TX_p[0]                    ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AE5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 161        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE8      ; 147        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 153        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE13     ; 185        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ; 213        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE18     ; 193        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE22     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE23     ; 218        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 225        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 228        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 231        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF5      ; 65         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AF6      ; 159        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 156        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 154        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 151        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF11     ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF13     ; 183        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 186        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AF16     ; 219        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ; 221        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 191        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF21     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 202        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 223        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 226        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 630        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 538        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ; 502        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ; 508        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 522        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 516        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 490        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 492        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 486        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 470        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 466        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 464        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 460        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B24      ; 455        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ; 403        ; 6A       ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; B26      ; 405        ; 6A       ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ; 14         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 15         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C7       ; 546        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 500        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 506        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 526        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 524        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 495        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 494        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C17      ; 484        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 474        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 472        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 468        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 454        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 452        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C25      ; 409        ; 6A       ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C26      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ; 17         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ; 16         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 631        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 540        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 544        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 560        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D10      ; 504        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 528        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 530        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 529        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D15      ; 497        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 505        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 481        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 479        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D20      ; 465        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 463        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 411        ; 6A       ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D23      ; 434        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D25      ; 407        ; 6A       ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D26      ; 367        ; 6A       ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ; 18         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 19         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 542        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E8       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; E9       ; 562        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 512        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 514        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E13      ; 527        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 513        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 503        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ; 487        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 473        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 471        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 415        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E22      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E23      ; 413        ; 6A       ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E24      ; 371        ; 6A       ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E25      ; 373        ; 6A       ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E26      ; 369        ; 6A       ; DRAM_RAS_n                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F1       ; 21         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ; 20         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 634        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 548        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ; 554        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F12      ; 521        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F16      ; 511        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F18      ; 489        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ; 416        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F22      ; 417        ; 6A       ; DRAM_CS_n                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F23      ; 383        ; 6A       ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F24      ; 375        ; 6A       ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F25      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F26      ; 359        ; 6A       ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ; 22         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 23         ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 550        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ; 552        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 545        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 517        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 519        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G14      ; 501        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 499        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 467        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 469        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G19      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 414        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G21      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 385        ; 6A       ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ; 377        ; 6A       ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G25      ; 363        ; 6A       ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G26      ; 361        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ; 25         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ; 24         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 636        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 556        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 535        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 543        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H12      ; 515        ; 7A       ; CLOCK_50_B7A                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 485        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 483        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 451        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 461        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 459        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 408        ; 6A       ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H21      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 382        ; 6A       ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H23      ; 379        ; 6A       ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H24      ; 381        ; 6A       ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H25      ; 365        ; 6A       ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 635        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J7       ; 558        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 553        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 557        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ; 477        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ; 475        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J16      ; 453        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J20      ; 410        ; 6A       ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J21      ; 412        ; 6A       ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J22      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J23      ; 384        ; 6A       ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J25      ; 355        ; 6A       ; DRAM_WE_n                       ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 357        ; 6A       ; DRAM_CAS_n                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ; 30         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 31         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K5       ; 633        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 561        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K8       ; 551        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 549        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 555        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K11      ; 493        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K21      ; 404        ; 6A       ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K23      ; 376        ; 6A       ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K24      ; 374        ; 6A       ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 372        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ; 27         ; B2L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; L6       ; 629        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 559        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 547        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 541        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 525        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 491        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L22      ; 402        ; 6A       ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L23      ; 378        ; 6A       ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ; 380        ; 6A       ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L26      ;            ; 6A       ; VREFB6AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 33         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 32         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 26         ; B2L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; M7       ; 627        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ; 539        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M11      ; 523        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 509        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M21      ; 356        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 364        ; 6A       ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M23      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; M24      ; 360        ; 6A       ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M25      ; 366        ; 6A       ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M26      ; 368        ; 6A       ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ; 29         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; N8       ; 64         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; N9       ; 531        ; 8A       ; CLOCK_50_B8A                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N10      ; 152        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ; 507        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N20      ; 354        ; 6A       ; CLOCK_50_B6A                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; N23      ; 362        ; 6A       ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N24      ; 358        ; 6A       ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 350        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; P1       ; 34         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 35         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 28         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 80         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 150        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P11      ; 160        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P12      ; 158        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P20      ; 340        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P21      ; 346        ; 5B       ; UART_TX                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P22      ; 348        ; 5B       ; UART_RX                         ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P23      ; 332        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P25      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 352        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ; 58         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; R7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R9       ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 74         ; 3A       ; PCIE_SMBCLK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 136        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R20      ; 338        ; 5B       ; CLOCK_50_B5B                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R21      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R22      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R23      ; 330        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 334        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 336        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 344        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ; 37         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 36         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ; 62         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; T7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 132        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 134        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 142        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 144        ; 3B       ; CLOCK_50_B3B                    ; input  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T17      ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T19      ; 271        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 322        ; 5B       ; SMA_CLKIN                       ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T22      ; 324        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T23      ; 326        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 328        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; T26      ; 342        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ; 59         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U7       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; U9       ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 157        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 155        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 176        ; 4A       ; CLOCK_50_B4A                    ; input  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ; 184        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 224        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 222        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 259        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ; 273        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U22      ; 269        ; 5A       ; PCIE_PERST_n                    ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U24      ; 335        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U25      ; 351        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 353        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ; 41         ; B1L      ; PCIE_RX_p[3](n)                 ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; V2       ; 40         ; B1L      ; PCIE_RX_p[3]                    ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; V3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 54         ; B0L      ; PCIE_REFCLK_p                   ; input  ; HCSL         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V7       ; 56         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V8       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V9       ; 146        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 148        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; V12      ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 182        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V17      ; 230        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 232        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 240        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 261        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V22      ; 267        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V23      ; 323        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ; 325        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 337        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 38         ; B1L      ; PCIE_TX_p[3](n)                 ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; W4       ; 39         ; B1L      ; PCIE_TX_p[3]                    ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; W5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ; 55         ; B0L      ; PCIE_REFCLK_p(n)                ; input  ; HCSL         ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 145        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 133        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; W15      ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 216        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 214        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ; 238        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ; 263        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 265        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; W23      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W25      ; 347        ; 5B       ; UART_CTS                        ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 349        ; 5B       ; UART_RTS                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ; 45         ; B0L      ; PCIE_RX_p[2](n)                 ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; Y2       ; 44         ; B0L      ; PCIE_RX_p[2]                    ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; Y3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ; 60         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; Y6       ; 57         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y7       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y8       ; 77         ; 3A       ; PCIE_WAKE_n                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 143        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 192        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 190        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y18      ; 229        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 235        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 237        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y23      ; 270        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 272        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ; 343        ; 5B       ; SMA_CLKOUT                      ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y26      ; 345        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Receiver Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCIE_RX_p[3]~input                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y26_N38                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y26_N33                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Data Rate                                                                                      ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y26_N34                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y25_N60                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y26_N58                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Protocol                                                                                       ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y25_N32                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Output Clock Frequency                                                                         ; 1250.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- PD L Counter                                                                                   ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk3                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PCIE_RX_p[2]~input                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y22_N38                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y22_N33                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Data Rate                                                                                      ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y22_N34                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y21_N60                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y22_N58                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Protocol                                                                                       ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y21_N32                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Output Clock Frequency                                                                         ; 1250.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- PD L Counter                                                                                   ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk0                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PCIE_RX_p[1]~input                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y18_N38                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y18_N33                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Data Rate                                                                                      ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y18_N34                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y17_N60                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y18_N58                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Protocol                                                                                       ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y17_N32                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Output Clock Frequency                                                                         ; 1250.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- PD L Counter                                                                                   ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk0                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PCIE_RX_p[0]~input                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y14_N38                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y14_N33                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Data Rate                                                                                      ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y14_N34                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y13_N60                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y14_N58                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Protocol                                                                                       ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Name                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y13_N32                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Output Clock Frequency                                                                         ; 1250.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- PD L Counter                                                                                   ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk0                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCIE_TX_p[0]~output                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                                                                ; IOOBUF_X0_Y11_N38                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                                                                         ; HSSIPMATXSER_X0_Y11_N33                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                                                                       ; On                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                                                                    ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                            ; HSSIPMATXCGB_X0_Y11_N32                                                                                                                                                                                                                                                                                                                                                                                                ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                  ; Slave                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                    ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                     ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                                                                                          ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                     ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                           ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                                                             ; HSSIPMATXBUF_X0_Y11_N34                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                                                                          ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                                                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                                                             ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                                                                       ; 3                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                                                                         ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                                                                 ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                                                                       ; HSSI8GTXPCS_X0_Y11_N58                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                                                                ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                                                                           ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                                                                 ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                                                                         ; dis_bs                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                                                                           ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                                                                     ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                                                                       ; bundled_slave_below                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                            ; CHANNELPLL_X0_Y29_N32                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                                                                      ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                                                                     ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; PCIE_TX_p[1]~output                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                                                                ; IOOBUF_X0_Y15_N38                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                                                                         ; HSSIPMATXSER_X0_Y15_N33                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                                                                       ; On                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                                                                    ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                            ; HSSIPMATXCGB_X0_Y15_N32                                                                                                                                                                                                                                                                                                                                                                                                ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                  ; Master/Slave                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                 -- Number of channels fed via x6 up network                                                                                                                                                                                                                                                                                                                                                        ; 4                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                    ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                     ; ch1_txpll_t                                                                                                                                                                                                                                                                                                                                                                                                            ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                     ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                                                                           ; Self                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                           ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                                                             ; HSSIPMATXBUF_X0_Y15_N34                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                                                                          ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                                                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                                                             ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                                                                       ; 3                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                                                                         ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                                                                 ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                                                                       ; HSSI8GTXPCS_X0_Y15_N58                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                                                                ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                                                                           ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                                                                 ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                                                                         ; dis_bs                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                                                                           ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                                                                     ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                                                                       ; bundled_master                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                            ; CHANNELPLL_X0_Y29_N32                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                                                                      ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                                                                     ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; PCIE_TX_p[2]~output                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                                                                ; IOOBUF_X0_Y19_N38                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                                                                         ; HSSIPMATXSER_X0_Y19_N33                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                                                                       ; On                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                                                                    ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                            ; HSSIPMATXCGB_X0_Y19_N32                                                                                                                                                                                                                                                                                                                                                                                                ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                  ; Slave                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                    ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                     ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                                                                                          ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                     ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                           ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                                                             ; HSSIPMATXBUF_X0_Y19_N34                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                                                                          ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                                                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                                                             ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                                                                       ; 3                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                                                                         ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                                                                 ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                                                                       ; HSSI8GTXPCS_X0_Y19_N58                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                                                                ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                                                                           ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                                                                 ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                                                                         ; dis_bs                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                                                                           ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                                                                     ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                                                                       ; bundled_slave_above                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                            ; CHANNELPLL_X0_Y29_N32                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                                                                      ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                                                                     ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; PCIE_TX_p[3]~output                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                                                                ; IOOBUF_X0_Y23_N38                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                                                                         ; HSSIPMATXSER_X0_Y23_N33                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                                                                       ; On                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                                                                    ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                            ; HSSIPMATXCGB_X0_Y23_N32                                                                                                                                                                                                                                                                                                                                                                                                ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                  ; Slave                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                    ; Off                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                     ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                                                                                          ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                     ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                                                                           ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                           ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                                                             ; HSSIPMATXBUF_X0_Y23_N34                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                                                                  ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                                                                          ; 10                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                                                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                                                             ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                                                                       ; 3                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                                                                         ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                                                                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                                                                 ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                                                                       ; HSSI8GTXPCS_X0_Y23_N58                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                                                                ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                                                                           ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                                                                 ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                                                                         ; dis_bs                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                                                                           ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                                                                     ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                                                                       ; bundled_slave_above                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                            ; CHANNELPLL_X0_Y29_N32                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                                                                      ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                                                                     ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                               ;                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                           ;                         ;
;     -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                    ; CMU PLL                 ;
;     -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                                ; CHANNELPLL_X0_Y29_N32   ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                                                                                                                                                                               ; Auto (Medium)           ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                                                                                                                                                                   ; 100.0 MHz               ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                                                                                                                                                                  ; Dedicated Pin           ;
;     -- Output Clock Frequency                                                                                                                                                                                                                                                                                                                                                                                      ; 1250.0 MHz              ;
;     -- L counter PD Clock Disable                                                                                                                                                                                                                                                                                                                                                                                  ; On                      ;
;     -- M Counter                                                                                                                                                                                                                                                                                                                                                                                                   ; 25                      ;
;     -- PCIE Frequency Control                                                                                                                                                                                                                                                                                                                                                                                      ; pcie_100mhz             ;
;     -- PD L Counter                                                                                                                                                                                                                                                                                                                                                                                                ; 1                       ;
;     -- PFD L Counter                                                                                                                                                                                                                                                                                                                                                                                               ; 2                       ;
;     -- PFD Feedback Source                                                                                                                                                                                                                                                                                                                                                                                         ; vcoclk                  ;
;     -- Powerdown                                                                                                                                                                                                                                                                                                                                                                                                   ; Off                     ;
;     -- Reference Clock Divider                                                                                                                                                                                                                                                                                                                                                                                     ; 2                       ;
;     -- Reverse Serial Loopback                                                                                                                                                                                                                                                                                                                                                                                     ; Off                     ;
;     -- Reference Clock Select Source                                                                                                                                                                                                                                                                                                                                                                               ; ref_iqclk3              ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                               ;                         ;
;         -- q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                         ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                            ; HSSIPMATXCGB_X0_Y15_N32 ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                  ; Master/Slave            ;
;                 -- Number of channels fed via x6 up network                                                                                                                                                                                                                                                                                                                                                        ; 4                       ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                    ; Off                     ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                ; 10                      ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                     ; ch1_txpll_t             ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                  ; 1                       ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                     ; ch1_x6_up               ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                                                                           ; Self                    ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                           ; 2500.0 Mbps             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transceiver Reconfiguration Report                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Component                   ; Type                  ; Instance Name                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alt_xcvr_reconfig_0         ;                       ;                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Logical Interface 0  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                                                                     ;
;          -- Component Block ; Channel               ; PCIE_RX_p[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;          -- Component Block ; Channel               ; PCIE_TX_p[0]                                                                                                                                                                                                                                                                                                                                                                        ;
;          -- Component Block ; AVMM                  ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 1  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                                                                     ;
;          -- Component Block ; Channel               ; PCIE_RX_p[1]                                                                                                                                                                                                                                                                                                                                                                        ;
;          -- Component Block ; Channel               ; PCIE_TX_p[1]                                                                                                                                                                                                                                                                                                                                                                        ;
;          -- Component Block ; AVMM                  ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[1].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 2  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                                                                     ;
;          -- Component Block ; Channel               ; PCIE_RX_p[2]                                                                                                                                                                                                                                                                                                                                                                        ;
;          -- Component Block ; Channel               ; PCIE_TX_p[2]                                                                                                                                                                                                                                                                                                                                                                        ;
;          -- Component Block ; AVMM                  ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[2].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 3  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                                                                     ;
;          -- Component Block ; Channel               ; PCIE_RX_p[3]                                                                                                                                                                                                                                                                                                                                                                        ;
;          -- Component Block ; Channel               ; PCIE_TX_p[3]                                                                                                                                                                                                                                                                                                                                                                        ;
;          -- Component Block ; AVMM                  ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst ;
+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                                                                                                                                  ; Removed Component                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HSSI PMA Aux. blocks                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux                ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_aux                                                   ;
;   --                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_aux                                                   ;
;   --                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_aux                                                   ;
; HSSI AVMM Interfaces                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[2].av_hssi_avmm_interface_inst                                    ;
;   --                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[1].av_hssi_avmm_interface_inst                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; FAN_CTRL      ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_CS_n     ; Missing drive strength and slew rate ;
; DRAM_WE_n     ; Missing drive strength and slew rate ;
; DRAM_CAS_n    ; Missing drive strength and slew rate ;
; DRAM_RAS_n    ; Missing drive strength and slew rate ;
; UART_TX       ; Missing drive strength and slew rate ;
; UART_RTS      ; Missing drive strength and slew rate ;
; PCIE_WAKE_n   ; Missing drive strength and slew rate ;
; SMA_CLKOUT    ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; PCIE_SMBCLK   ; Missing drive strength and slew rate ;
; PCIE_SMBDAT   ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |PCIe_Fundamental                                                                                                                       ; 9402.4 (33.5)        ; 11910.9 (46.0)                   ; 2573.9 (12.5)                                     ; 65.5 (0.0)                       ; 50.0 (0.0)           ; 11516 (52)          ; 17919 (70)                ; 0 (0)         ; 1156880           ; 143   ; 0          ; 74   ; 0            ; |PCIe_Fundamental                                                                                                                                                                                                                                                                                                                                                                                                                               ; PCIe_Fundamental                         ; work         ;
;    |net_encoder:net_encoder0|                                                                                                           ; 2888.3 (2703.0)      ; 3480.8 (3286.3)                  ; 614.5 (604.7)                                     ; 22.0 (21.4)                      ; 0.0 (0.0)            ; 3205 (2846)         ; 4500 (4156)               ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0                                                                                                                                                                                                                                                                                                                                                                                                      ; net_encoder                              ; work         ;
;       |fifo32x128:fifo32x128_datain|                                                                                                    ; 14.9 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 23 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain                                                                                                                                                                                                                                                                                                                                                                         ; fifo32x128                               ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 14.9 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 23 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                 ; scfifo                                   ; work         ;
;             |scfifo_h491:auto_generated|                                                                                                ; 14.9 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 23 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated                                                                                                                                                                                                                                                                                                                      ; scfifo_h491                              ; work         ;
;                |a_dpfifo_oa91:dpfifo|                                                                                                   ; 14.9 (0.8)           ; 14.5 (0.8)                       ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 30 (2)              ; 23 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo                                                                                                                                                                                                                                                                                                 ; a_dpfifo_oa91                            ; work         ;
;                   |a_fefifo_u7e:fifo_state|                                                                                             ; 6.9 (3.2)            ; 6.7 (3.2)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|a_fefifo_u7e:fifo_state                                                                                                                                                                                                                                                                         ; a_fefifo_u7e                             ; work         ;
;                      |cntr_0h7:count_usedw|                                                                                             ; 3.7 (3.7)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|a_fefifo_u7e:fifo_state|cntr_0h7:count_usedw                                                                                                                                                                                                                                                    ; cntr_0h7                                 ; work         ;
;                   |altsyncram_0us1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram                                                                                                                                                                                                                                                                         ; altsyncram_0us1                          ; work         ;
;                   |cntr_kgb:rd_ptr_count|                                                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|cntr_kgb:rd_ptr_count                                                                                                                                                                                                                                                                           ; cntr_kgb                                 ; work         ;
;                   |cntr_kgb:wr_ptr|                                                                                                     ; 3.7 (3.7)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|cntr_kgb:wr_ptr                                                                                                                                                                                                                                                                                 ; cntr_kgb                                 ; work         ;
;       |gfmul:\generate_muls:0:gfmul_1|                                                                                                  ; 22.8 (22.8)          ; 22.8 (22.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:0:gfmul_1                                                                                                                                                                                                                                                                                                                                                                       ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:10:gfmul_1|                                                                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:10:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:11:gfmul_1|                                                                                                 ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:11:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:12:gfmul_1|                                                                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:12:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:13:gfmul_1|                                                                                                 ; 4.0 (4.0)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:13:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:14:gfmul_1|                                                                                                 ; 4.5 (4.5)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:14:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:15:gfmul_1|                                                                                                 ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:15:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:16:gfmul_1|                                                                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:16:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:17:gfmul_1|                                                                                                 ; 4.0 (4.0)            ; 4.8 (4.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:17:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:18:gfmul_1|                                                                                                 ; 4.2 (4.2)            ; 4.4 (4.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:18:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:19:gfmul_1|                                                                                                 ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:19:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:1:gfmul_1|                                                                                                  ; 4.0 (4.0)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:1:gfmul_1                                                                                                                                                                                                                                                                                                                                                                       ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:20:gfmul_1|                                                                                                 ; 4.5 (4.5)            ; 5.2 (5.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:20:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:21:gfmul_1|                                                                                                 ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:21:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:22:gfmul_1|                                                                                                 ; 5.5 (5.5)            ; 6.0 (6.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:22:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:23:gfmul_1|                                                                                                 ; 5.3 (5.3)            ; 5.5 (5.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:23:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:24:gfmul_1|                                                                                                 ; 5.5 (5.5)            ; 6.2 (6.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:24:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:25:gfmul_1|                                                                                                 ; 10.3 (10.3)          ; 11.9 (11.9)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:25:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:26:gfmul_1|                                                                                                 ; 5.8 (5.8)            ; 6.3 (6.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:26:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:27:gfmul_1|                                                                                                 ; 5.5 (5.5)            ; 5.7 (5.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:27:gfmul_1                                                                                                                                                                                                                                                                                                                                                                      ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:2:gfmul_1|                                                                                                  ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:2:gfmul_1                                                                                                                                                                                                                                                                                                                                                                       ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:3:gfmul_1|                                                                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:3:gfmul_1                                                                                                                                                                                                                                                                                                                                                                       ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:4:gfmul_1|                                                                                                  ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:4:gfmul_1                                                                                                                                                                                                                                                                                                                                                                       ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:5:gfmul_1|                                                                                                  ; 4.0 (4.0)            ; 4.8 (4.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:5:gfmul_1                                                                                                                                                                                                                                                                                                                                                                       ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:6:gfmul_1|                                                                                                  ; 4.0 (4.0)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:6:gfmul_1                                                                                                                                                                                                                                                                                                                                                                       ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:7:gfmul_1|                                                                                                  ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:7:gfmul_1                                                                                                                                                                                                                                                                                                                                                                       ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:8:gfmul_1|                                                                                                  ; 4.0 (4.0)            ; 5.0 (5.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:8:gfmul_1                                                                                                                                                                                                                                                                                                                                                                       ; gfmul                                    ; work         ;
;       |gfmul:\generate_muls:9:gfmul_1|                                                                                                  ; 4.0 (4.0)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|gfmul:\generate_muls:9:gfmul_1                                                                                                                                                                                                                                                                                                                                                                       ; gfmul                                    ; work         ;
;       |prngen:\generate_coeffs:0:prngen_1|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|prngen:\generate_coeffs:0:prngen_1                                                                                                                                                                                                                                                                                                                                                                   ; prngen                                   ; work         ;
;       |prngen:\generate_coeffs:1:prngen_1|                                                                                              ; 2.4 (2.4)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|prngen:\generate_coeffs:1:prngen_1                                                                                                                                                                                                                                                                                                                                                                   ; prngen                                   ; work         ;
;       |prngen:\generate_coeffs:2:prngen_1|                                                                                              ; 2.6 (2.6)            ; 3.0 (3.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|prngen:\generate_coeffs:2:prngen_1                                                                                                                                                                                                                                                                                                                                                                   ; prngen                                   ; work         ;
;       |prngen:\generate_coeffs:3:prngen_1|                                                                                              ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|prngen:\generate_coeffs:3:prngen_1                                                                                                                                                                                                                                                                                                                                                                   ; prngen                                   ; work         ;
;       |prngen:\generate_coeffs:4:prngen_1|                                                                                              ; 2.4 (2.4)            ; 2.5 (2.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|prngen:\generate_coeffs:4:prngen_1                                                                                                                                                                                                                                                                                                                                                                   ; prngen                                   ; work         ;
;       |prngen:\generate_coeffs:5:prngen_1|                                                                                              ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|prngen:\generate_coeffs:5:prngen_1                                                                                                                                                                                                                                                                                                                                                                   ; prngen                                   ; work         ;
;       |prngen:\generate_coeffs:6:prngen_1|                                                                                              ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|net_encoder:net_encoder0|prngen:\generate_coeffs:6:prngen_1                                                                                                                                                                                                                                                                                                                                                                   ; prngen                                   ; work         ;
;    |q_sys:u0|                                                                                                                           ; 5664.2 (0.0)         ; 6667.6 (0.0)                     ; 1046.9 (0.0)                                      ; 43.5 (0.0)                       ; 50.0 (0.0)           ; 7904 (0)            ; 9942 (0)                  ; 0 (0)         ; 157456            ; 44    ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys                                    ; q_sys        ;
;       |alt_xcvr_reconfig:alt_xcvr_reconfig_0|                                                                                           ; 543.1 (4.0)          ; 575.1 (4.0)                      ; 32.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 902 (7)             ; 466 (3)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0                                                                                                                                                                                                                                                                                                                                                                                ; alt_xcvr_reconfig                        ; q_sys        ;
;          |alt_xcvr_arbiter:arbiter|                                                                                                     ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter                                                                                                                                                                                                                                                                                                                                                       ; alt_xcvr_arbiter                         ; q_sys        ;
;          |alt_xcvr_reconfig_analog:analog.sc_analog|                                                                                    ; 21.8 (0.0)           ; 23.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reconfig_analog                 ; q_sys        ;
;             |alt_xcvr_reconfig_analog_av:reconfig_analog_cv|                                                                            ; 21.8 (0.0)           ; 23.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv                                                                                                                                                                                                                                                                                       ; alt_xcvr_reconfig_analog_av              ; q_sys        ;
;                |alt_xreconf_cif:inst_xreconf_cif|                                                                                       ; 21.8 (0.0)           ; 23.0 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif                                                                                                                                                                                                                                                      ; alt_xreconf_cif                          ; q_sys        ;
;                   |alt_xreconf_basic_acq:inst_basic_acq|                                                                                ; 21.8 (21.8)          ; 23.0 (23.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq                                                                                                                                                                                                                 ; alt_xreconf_basic_acq                    ; q_sys        ;
;          |alt_xcvr_reconfig_basic:basic|                                                                                                ; 233.0 (0.0)          ; 252.1 (0.0)                      ; 19.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 417 (0)             ; 149 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic                                                                                                                                                                                                                                                                                                                                                  ; alt_xcvr_reconfig_basic                  ; q_sys        ;
;             |av_xcvr_reconfig_basic:a5|                                                                                                 ; 233.0 (10.1)         ; 252.1 (10.3)                     ; 19.1 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 417 (21)            ; 149 (17)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5                                                                                                                                                                                                                                                                                                                        ; av_xcvr_reconfig_basic                   ; q_sys        ;
;                |alt_xcvr_arbiter:pif[0].pif_arb|                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb                                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; q_sys        ;
;                |alt_xcvr_arbiter:pif[1].pif_arb|                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb                                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; q_sys        ;
;                |alt_xcvr_arbiter:pif[2].pif_arb|                                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[2].pif_arb                                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; q_sys        ;
;                |alt_xcvr_arbiter:pif[3].pif_arb|                                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[3].pif_arb                                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; q_sys        ;
;                |alt_xcvr_arbiter:pif[4].pif_arb|                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[4].pif_arb                                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; q_sys        ;
;                |av_xrbasic_lif:lif[0].logical_if|                                                                                       ; 219.5 (74.2)         ; 238.7 (84.8)                     ; 19.1 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 391 (160)           ; 127 (10)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if                                                                                                                                                                                                                                                                                       ; av_xrbasic_lif                           ; q_sys        ;
;                   |av_xrbasic_lif_csr:lif_csr|                                                                                          ; 135.8 (129.7)        ; 143.7 (136.8)                    ; 7.9 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 210 (200)           ; 117 (105)                 ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr                                                                                                                                                                                                                                                            ; av_xrbasic_lif_csr                       ; q_sys        ;
;                      |av_xrbasic_l2p_addr:l2paddr|                                                                                      ; 6.1 (6.1)            ; 6.8 (6.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr                                                                                                                                                                                                                                ; av_xrbasic_l2p_addr                      ; q_sys        ;
;                      |av_xrbasic_l2p_rom:l2pch|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch                                                                                                                                                                                                                                   ; av_xrbasic_l2p_rom                       ; q_sys        ;
;                         |altsyncram:rom_l2p_ch_rtl_0|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;                            |altsyncram_er22:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_er22:auto_generated                                                                                                                                                                        ; altsyncram_er22                          ; work         ;
;                   |csr_mux:pif_tbus_mux|                                                                                                ; 9.5 (9.5)            ; 10.2 (10.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux                                                                                                                                                                                                                                                                  ; csr_mux                                  ; q_sys        ;
;          |alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|                                                                       ; 282.3 (0.0)          ; 293.8 (0.0)                      ; 11.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 442 (0)             ; 285 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset                                                                                                                                                                                                                                                                                                                         ; alt_xcvr_reconfig_offset_cancellation    ; q_sys        ;
;             |alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|                                                           ; 282.3 (116.7)        ; 293.8 (119.8)                    ; 11.6 (3.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 442 (166)           ; 285 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av                                                                                                                                                                                                                                                         ; alt_xcvr_reconfig_offset_cancellation_av ; q_sys        ;
;                |alt_arbiter_acq:mutex_inst|                                                                                             ; 5.2 (5.2)            ; 5.5 (5.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst                                                                                                                                                                                                                              ; alt_arbiter_acq                          ; q_sys        ;
;                |alt_cal_av:alt_cal_inst|                                                                                                ; 160.4 (158.6)        ; 168.5 (162.5)                    ; 8.1 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 264 (252)           ; 174 (166)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst                                                                                                                                                                                                                                 ; alt_cal_av                               ; work         ;
;                   |alt_cal_edge_detect:pd0_det|                                                                                         ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det                                                                                                                                                                                                     ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd180_det|                                                                                       ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det                                                                                                                                                                                                   ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd270_det|                                                                                       ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det                                                                                                                                                                                                   ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd90_det|                                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det                                                                                                                                                                                                    ; alt_cal_edge_detect                      ; work         ;
;          |alt_xcvr_resync:inst_reconfig_reset_sync|                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync                                                                                                                                                                                                                                                                                                                                       ; alt_xcvr_resync                          ; q_sys        ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 4.5 (3.7)            ; 9.3 (6.0)                        ; 4.8 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                  ; q_sys        ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                ; q_sys        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                ; q_sys        ;
;       |altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|                                                                                    ; 1594.7 (1.2)         ; 1987.9 (1.5)                     ; 420.8 (0.3)                                       ; 27.5 (0.0)                       ; 30.0 (0.0)           ; 2390 (2)            ; 2660 (3)                  ; 0 (0)         ; 56656             ; 24    ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0                                                                                                                                                                                                                                                                                                                                                                         ; altpcie_cv_hip_avmm_hwtcl                ; q_sys        ;
;          |altpcie_cv_hip_ast_hwtcl:c5_hip_ast|                                                                                          ; 99.1 (0.0)           ; 122.2 (0.0)                      ; 23.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (0)             ; 179 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast                                                                                                                                                                                                                                                                                                                                     ; altpcie_cv_hip_ast_hwtcl                 ; q_sys        ;
;             |altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|                                                                         ; 99.1 (1.3)           ; 122.2 (1.4)                      ; 23.1 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (3)             ; 179 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl                                                                                                                                                                                                                                                                                   ; altpcie_av_hip_ast_hwtcl                 ; q_sys        ;
;                |altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|                                                                  ; 97.8 (16.0)          ; 120.8 (21.2)                     ; 22.9 (5.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (29)            ; 178 (31)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom                                                                                                                                                                                                                             ; altpcie_av_hip_128bit_atom               ; q_sys        ;
;                   |altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|                                                                         ; 1.2 (0.0)            ; 3.4 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd                                                                                                                                                                                 ; altpcie_av_hd_dpcmn_bitsync2             ; q_sys        ;
;                      |altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2|                                                         ; 1.2 (1.2)            ; 3.4 (3.4)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2                                                                                                                        ; altpcie_av_hd_dpcmn_bitsync              ; q_sys        ;
;                   |altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|                                                                          ; 20.0 (20.0)          ; 22.0 (22.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip                                                                                                                                                                                  ; altpcie_rs_hip                           ; q_sys        ;
;                   |altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst|                                                          ; 6.5 (6.5)            ; 16.2 (16.2)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst                                                                                                                                                                  ; altpcie_tl_cfg_pipe                      ; q_sys        ;
;                   |av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|                                                         ; 54.1 (0.0)           ; 57.9 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip                                                                                                                                                                 ; av_xcvr_pipe_native_hip                  ; q_sys        ;
;                      |av_xcvr_native:inst_av_xcvr_native|                                                                               ; 53.6 (0.0)           ; 57.4 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native                                                                                                                              ; av_xcvr_native                           ; q_sys        ;
;                         |av_pcs:inst_av_pcs|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs                                                                                                           ; av_pcs                                   ; q_sys        ;
;                            |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; q_sys        ;
;                               |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; q_sys        ;
;                               |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; q_sys        ;
;                               |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; q_sys        ;
;                               |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; q_sys        ;
;                               |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; q_sys        ;
;                               |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; q_sys        ;
;                               |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; q_sys        ;
;                               |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; q_sys        ;
;                               |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; q_sys        ;
;                            |av_pcs_ch:ch[1].inst_av_pcs_ch|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; q_sys        ;
;                               |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; q_sys        ;
;                               |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; q_sys        ;
;                               |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; q_sys        ;
;                               |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; q_sys        ;
;                               |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; q_sys        ;
;                               |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; q_sys        ;
;                               |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; q_sys        ;
;                               |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; q_sys        ;
;                               |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; q_sys        ;
;                            |av_pcs_ch:ch[2].inst_av_pcs_ch|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; q_sys        ;
;                               |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; q_sys        ;
;                               |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; q_sys        ;
;                               |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; q_sys        ;
;                               |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; q_sys        ;
;                               |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; q_sys        ;
;                               |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; q_sys        ;
;                               |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; q_sys        ;
;                               |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; q_sys        ;
;                               |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; q_sys        ;
;                            |av_pcs_ch:ch[3].inst_av_pcs_ch|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; q_sys        ;
;                               |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; q_sys        ;
;                               |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; q_sys        ;
;                               |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; q_sys        ;
;                               |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; q_sys        ;
;                               |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; q_sys        ;
;                               |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; q_sys        ;
;                               |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; q_sys        ;
;                               |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; q_sys        ;
;                               |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; q_sys        ;
;                         |av_pma:inst_av_pma|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma                                                                                                           ; av_pma                                   ; q_sys        ;
;                            |av_rx_pma:av_rx_pma|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma                                                                                       ; av_rx_pma                                ; q_sys        ;
;                            |av_tx_pma:av_tx_pma|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                                       ; av_tx_pma                                ; q_sys        ;
;                               |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; q_sys        ;
;                               |av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; q_sys        ;
;                               |av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; q_sys        ;
;                               |av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; q_sys        ;
;                         |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                                ; 53.6 (13.0)          ; 57.4 (13.9)                      ; 3.8 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (24)             ; 61 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                               ; av_xcvr_avmm                             ; q_sys        ;
;                            |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                                             ; 10.8 (10.8)          ; 11.5 (11.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; q_sys        ;
;                            |av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|                                             ; 9.7 (9.7)            ; 10.0 (10.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; q_sys        ;
;                            |av_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|                                             ; 9.8 (9.8)            ; 11.1 (11.1)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; q_sys        ;
;                            |av_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|                                             ; 10.3 (10.3)          ; 10.9 (10.9)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; q_sys        ;
;                      |av_xcvr_plls:av_xcvr_tx_pll_inst|                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst                                                                                                                                ; av_xcvr_plls                             ; q_sys        ;
;          |altpcierd_hip_rs:rs_hip|                                                                                                      ; 26.8 (26.8)          ; 29.5 (29.5)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip                                                                                                                                                                                                                                                                                                                                                 ; altpcierd_hip_rs                         ; q_sys        ;
;          |altpciexpav_stif_app:avalon_bridge|                                                                                           ; 1467.6 (56.6)        ; 1834.7 (145.5)                   ; 394.7 (90.3)                                      ; 27.5 (1.4)                       ; 30.0 (0.0)           ; 2170 (86)           ; 2424 (275)                ; 0 (0)         ; 56656             ; 24    ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge                                                                                                                                                                                                                                                                                                                                      ; altpciexpav_stif_app                     ; q_sys        ;
;             |altpciexpav_stif_control_register:cntrl_reg|                                                                               ; 365.3 (0.0)          ; 424.7 (0.0)                      ; 75.2 (0.0)                                        ; 15.8 (0.0)                       ; 0.0 (0.0)            ; 466 (0)             ; 555 (0)                   ; 0 (0)         ; 512               ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg                                                                                                                                                                                                                                                                                          ; altpciexpav_stif_control_register        ; q_sys        ;
;                |altpciexpav_stif_cfg_status:i_cfg_stat|                                                                                 ; 218.1 (218.1)        ; 270.9 (270.9)                    ; 62.5 (62.5)                                       ; 9.7 (9.7)                        ; 0.0 (0.0)            ; 213 (213)           ; 440 (440)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat                                                                                                                                                                                                                                                   ; altpciexpav_stif_cfg_status              ; q_sys        ;
;                |altpciexpav_stif_cr_avalon:i_avalon|                                                                                    ; 114.2 (114.2)        ; 118.4 (118.4)                    ; 10.4 (10.4)                                       ; 6.1 (6.1)                        ; 0.0 (0.0)            ; 197 (197)           ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon                                                                                                                                                                                                                                                      ; altpciexpav_stif_cr_avalon               ; q_sys        ;
;                |altpciexpav_stif_cr_interrupt:i_interrupt|                                                                              ; 26.5 (26.5)          ; 27.7 (27.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt                                                                                                                                                                                                                                                ; altpciexpav_stif_cr_interrupt            ; q_sys        ;
;                |altpciexpav_stif_cr_mailbox:i_a2p_mb|                                                                                   ; 2.8 (2.8)            ; 3.8 (3.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb                                                                                                                                                                                                                                                     ; altpciexpav_stif_cr_mailbox              ; q_sys        ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; altsyncram                               ; work         ;
;                      |altsyncram_nui1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated                                                                                                                                                                                      ; altsyncram_nui1                          ; work         ;
;                |altpciexpav_stif_cr_mailbox:i_p2a_mb|                                                                                   ; 3.7 (3.7)            ; 3.9 (3.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb                                                                                                                                                                                                                                                     ; altpciexpav_stif_cr_mailbox              ; q_sys        ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; altsyncram                               ; work         ;
;                      |altsyncram_nui1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated                                                                                                                                                                                      ; altsyncram_nui1                          ; work         ;
;             |altpciexpav_stif_rx:rx|                                                                                                    ; 234.9 (0.0)          ; 350.4 (32.0)                     ; 116.5 (32.0)                                      ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 346 (0)             ; 536 (64)                  ; 0 (0)         ; 35184             ; 7     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx                                                                                                                                                                                                                                                                                                               ; altpciexpav_stif_rx                      ; q_sys        ;
;                |altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|                                                                                ; 182.8 (165.0)        ; 263.4 (243.1)                    ; 81.5 (79.0)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 264 (231)           ; 412 (391)                 ; 0 (0)         ; 1264              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl                                                                                                                                                                                                                                                                       ; altpciexpav_stif_rx_cntrl                ; q_sys        ;
;                   |scfifo:rx_input_fifo|                                                                                                ; 17.8 (0.0)           ; 20.3 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 21 (0)                    ; 0 (0)         ; 1264              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo                                                                                                                                                                                                                                                  ; scfifo                                   ; work         ;
;                      |scfifo_vl91:auto_generated|                                                                                       ; 17.8 (0.0)           ; 20.3 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 21 (0)                    ; 0 (0)         ; 1264              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated                                                                                                                                                                                                                       ; scfifo_vl91                              ; work         ;
;                         |a_dpfifo_6s91:dpfifo|                                                                                          ; 17.8 (12.3)          ; 20.3 (14.8)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (22)             ; 21 (10)                   ; 0 (0)         ; 1264              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo                                                                                                                                                                                                  ; a_dpfifo_6s91                            ; work         ;
;                            |altsyncram_7hn1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1264              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|altsyncram_7hn1:FIFOram                                                                                                                                                                          ; altsyncram_7hn1                          ; work         ;
;                            |cntr_ggb:rd_ptr_msb|                                                                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                              ; cntr_ggb                                 ; work         ;
;                            |cntr_hgb:wr_ptr|                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                  ; cntr_hgb                                 ; work         ;
;                            |cntr_tg7:usedw_counter|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                           ; cntr_tg7                                 ; work         ;
;                |altpciexpav_stif_rx_resp:rxavl_resp|                                                                                    ; 27.8 (27.8)          ; 30.0 (30.0)                      ; 2.3 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 56 (56)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp                                                                                                                                                                                                                                                                           ; altpciexpav_stif_rx_resp                 ; q_sys        ;
;                |altsyncram:cpl_ram|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33280             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram                                                                                                                                                                                                                                                                                            ; altsyncram                               ; work         ;
;                   |altsyncram_rvr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 33280             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_rvr1                          ; work         ;
;                |scfifo:pndgtxrd_fifo|                                                                                                   ; 24.3 (0.0)           ; 25.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 26 (0)              ; 25 (0)                    ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo                                                                                                                                                                                                                                                                                          ; scfifo                                   ; work         ;
;                   |scfifo_5m91:auto_generated|                                                                                          ; 24.3 (0.0)           ; 25.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 26 (0)              ; 25 (0)                    ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated                                                                                                                                                                                                                                                               ; scfifo_5m91                              ; work         ;
;                      |a_dpfifo_cs91:dpfifo|                                                                                             ; 24.3 (7.3)           ; 25.0 (7.5)                       ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 26 (15)             ; 25 (9)                    ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo                                                                                                                                                                                                                                          ; a_dpfifo_cs91                            ; work         ;
;                         |altsyncram_bhn1:FIFOram|                                                                                       ; 11.5 (11.5)          ; 12.0 (12.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram                                                                                                                                                                                                                  ; altsyncram_bhn1                          ; work         ;
;                         |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                                                      ; cntr_ggb                                 ; work         ;
;                         |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                                                          ; cntr_hgb                                 ; work         ;
;                         |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                                                                   ; cntr_tg7                                 ; work         ;
;             |altpciexpav_stif_tx:tx|                                                                                                    ; 810.8 (49.7)         ; 914.1 (53.6)                     ; 112.6 (3.9)                                       ; 9.4 (0.0)                        ; 20.0 (0.0)           ; 1272 (54)           ; 1058 (99)                 ; 0 (0)         ; 20960             ; 15    ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx                                                                                                                                                                                                                                                                                                               ; altpciexpav_stif_tx                      ; q_sys        ;
;                |altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|                                                                          ; 61.6 (24.2)          ; 96.2 (60.7)                      ; 35.6 (36.4)                                       ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 92 (42)             ; 161 (136)                 ; 0 (0)         ; 128               ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans                                                                                                                                                                                                                                                                 ; altpciexpav_stif_a2p_addrtrans           ; q_sys        ;
;                   |altpciexpav_stif_a2p_vartrans:vartrans|                                                                              ; 36.6 (36.6)          ; 35.5 (35.5)                      ; 0.0 (0.0)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 50 (50)             ; 25 (25)                   ; 0 (0)         ; 128               ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans                                                                                                                                                                                                                          ; altpciexpav_stif_a2p_vartrans            ; q_sys        ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                               ; work         ;
;                         |altsyncram_6492:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated                                                                                                                                                           ; altsyncram_6492                          ; work         ;
;                |altpciexpav_stif_tx_cntrl:tx_cntrl|                                                                                     ; 324.5 (311.3)        ; 373.8 (360.4)                    ; 57.6 (57.3)                                       ; 8.3 (8.3)                        ; 0.0 (0.0)            ; 484 (458)           ; 373 (352)                 ; 0 (0)         ; 1056              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl                                                                                                                                                                                                                                                                            ; altpciexpav_stif_tx_cntrl                ; q_sys        ;
;                   |scfifo:tx_output_fifo|                                                                                               ; 13.1 (0.0)           ; 13.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 21 (0)                    ; 0 (0)         ; 1056              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo                                                                                                                                                                                                                                                      ; scfifo                                   ; work         ;
;                      |scfifo_6m91:auto_generated|                                                                                       ; 13.1 (0.0)           ; 13.3 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 21 (0)                    ; 0 (0)         ; 1056              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated                                                                                                                                                                                                                           ; scfifo_6m91                              ; work         ;
;                         |a_dpfifo_ds91:dpfifo|                                                                                          ; 13.1 (7.6)           ; 13.3 (7.8)                       ; 0.2 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (15)             ; 21 (10)                   ; 0 (0)         ; 1056              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo                                                                                                                                                                                                      ; a_dpfifo_ds91                            ; work         ;
;                            |altsyncram_chn1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1056              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|altsyncram_chn1:FIFOram                                                                                                                                                                              ; altsyncram_chn1                          ; work         ;
;                            |cntr_ggb:rd_ptr_msb|                                                                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                  ; cntr_ggb                                 ; work         ;
;                            |cntr_hgb:wr_ptr|                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                      ; cntr_hgb                                 ; work         ;
;                            |cntr_tg7:usedw_counter|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                               ; cntr_tg7                                 ; work         ;
;                |altpciexpav_stif_txavl_cntrl:txavl|                                                                                     ; 193.8 (167.0)        ; 202.8 (176.1)                    ; 9.0 (9.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 314 (284)           ; 218 (194)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl                                                                                                                                                                                                                                                                            ; altpciexpav_stif_txavl_cntrl             ; q_sys        ;
;                   |scfifo:pendingrd_fifo|                                                                                               ; 26.7 (0.0)           ; 26.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 30 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo                                                                                                                                                                                                                                                      ; scfifo                                   ; work         ;
;                      |scfifo_i391:auto_generated|                                                                                       ; 26.7 (0.0)           ; 26.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 30 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated                                                                                                                                                                                                                           ; scfifo_i391                              ; work         ;
;                         |a_dpfifo_p991:dpfifo|                                                                                          ; 26.7 (9.7)           ; 26.7 (9.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 30 (19)             ; 24 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo                                                                                                                                                                                                      ; a_dpfifo_p991                            ; work         ;
;                            |altsyncram_lgn1:FIFOram|                                                                                    ; 11.3 (11.3)          ; 11.5 (11.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram                                                                                                                                                                              ; altsyncram_lgn1                          ; work         ;
;                            |cntr_ggb:rd_ptr_msb|                                                                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                  ; cntr_ggb                                 ; work         ;
;                            |cntr_hgb:wr_ptr|                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                      ; cntr_hgb                                 ; work         ;
;                            |cntr_tg7:usedw_counter|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                               ; cntr_tg7                                 ; work         ;
;                |altpciexpav_stif_txresp_cntrl:txresp|                                                                                   ; 120.5 (120.5)        ; 123.8 (123.8)                    ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 229 (229)           ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp                                                                                                                                                                                                                                                                          ; altpciexpav_stif_txresp_cntrl            ; q_sys        ;
;                |altsyncram:tx_cpl_buff|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff                                                                                                                                                                                                                                                                                        ; altsyncram                               ; work         ;
;                   |altsyncram_8vn1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_8vn1:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_8vn1                          ; work         ;
;                |scfifo:rd_bypass_fifo|                                                                                                  ; 16.6 (0.0)           ; 17.6 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 28 (0)                    ; 0 (0)         ; 6208              ; 3     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo                                                                                                                                                                                                                                                                                         ; scfifo                                   ; work         ;
;                   |scfifo_35a1:auto_generated|                                                                                          ; 16.6 (0.0)           ; 17.6 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 28 (0)                    ; 0 (0)         ; 6208              ; 3     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated                                                                                                                                                                                                                                                              ; scfifo_35a1                              ; work         ;
;                      |a_dpfifo_aba1:dpfifo|                                                                                             ; 16.6 (8.1)           ; 17.6 (9.1)                       ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (17)             ; 28 (11)                   ; 0 (0)         ; 6208              ; 3     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo                                                                                                                                                                                                                                         ; a_dpfifo_aba1                            ; work         ;
;                         |altsyncram_1in1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6208              ; 3     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|altsyncram_1in1:FIFOram                                                                                                                                                                                                                 ; altsyncram_1in1                          ; work         ;
;                         |cntr_igb:rd_ptr_msb|                                                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_igb:rd_ptr_msb                                                                                                                                                                                                                     ; cntr_igb                                 ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                         ; cntr_jgb                                 ; work         ;
;                         |cntr_vg7:usedw_counter|                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter                                                                                                                                                                                                                  ; cntr_vg7                                 ; work         ;
;                |scfifo:txcmd_fifo|                                                                                                      ; 25.2 (0.0)           ; 26.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 25 (0)                    ; 0 (0)         ; 1280              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo                                                                                                                                                                                                                                                                                             ; scfifo                                   ; work         ;
;                   |scfifo_u4a1:auto_generated|                                                                                          ; 25.2 (0.0)           ; 26.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 25 (0)                    ; 0 (0)         ; 1280              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_u4a1                              ; work         ;
;                      |a_dpfifo_5ba1:dpfifo|                                                                                             ; 25.2 (8.3)           ; 26.3 (9.0)                       ; 1.2 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (16)             ; 25 (9)                    ; 0 (0)         ; 1280              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5ba1                            ; work         ;
;                         |altsyncram_nhn1:FIFOram|                                                                                       ; 11.3 (11.3)          ; 11.8 (11.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 1280              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|altsyncram_nhn1:FIFOram                                                                                                                                                                                                                     ; altsyncram_nhn1                          ; work         ;
;                         |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                                                         ; cntr_ggb                                 ; work         ;
;                         |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                                                             ; cntr_hgb                                 ; work         ;
;                         |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                                                                      ; cntr_tg7                                 ; work         ;
;                |scfifo:wrdat_fifo|                                                                                                      ; 18.9 (0.0)           ; 20.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 30 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo                                                                                                                                                                                                                                                                                             ; scfifo                                   ; work         ;
;                   |scfifo_p391:auto_generated|                                                                                          ; 18.9 (0.0)           ; 20.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 30 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_p391                              ; work         ;
;                      |a_dpfifo_0a91:dpfifo|                                                                                             ; 18.9 (10.4)          ; 20.0 (11.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (21)             ; 30 (12)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_0a91                            ; work         ;
;                         |altsyncram_hhn1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|altsyncram_hhn1:FIFOram                                                                                                                                                                                                                     ; altsyncram_hhn1                          ; work         ;
;                         |cntr_igb:rd_ptr_msb|                                                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cntr_igb:rd_ptr_msb                                                                                                                                                                                                                         ; cntr_igb                                 ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                 ; work         ;
;                         |cntr_vg7:usedw_counter|                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cntr_vg7:usedw_counter                                                                                                                                                                                                                      ; cntr_vg7                                 ; work         ;
;       |custom_master:master_read|                                                                                                       ; 69.4 (0.0)           ; 77.7 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (0)             ; 107 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_read                                                                                                                                                                                                                                                                                                                                                                                            ; custom_master                            ; q_sys        ;
;          |latency_aware_read_master:a_latency_aware_read_master|                                                                        ; 69.4 (47.0)          ; 77.7 (49.7)                      ; 8.2 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (89)            ; 107 (71)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master                                                                                                                                                                                                                                                                                                                                      ; latency_aware_read_master                ; q_sys        ;
;             |scfifo:the_master_to_user_fifo|                                                                                            ; 22.4 (0.0)           ; 28.0 (0.0)                       ; 5.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 36 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo                                                                                                                                                                                                                                                                                                       ; scfifo                                   ; work         ;
;                |scfifo_ag61:auto_generated|                                                                                             ; 22.4 (0.0)           ; 28.0 (0.0)                       ; 5.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 36 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_ag61                              ; work         ;
;                   |a_dpfifo_hm61:dpfifo|                                                                                                ; 22.4 (9.2)           ; 28.0 (14.2)                      ; 5.6 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (17)             ; 36 (13)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_hm61                            ; work         ;
;                      |altsyncram_t3i1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram                                                                                                                                                                                                                               ; altsyncram_t3i1                          ; work         ;
;                      |cntr_1h7:usedw_counter|                                                                                           ; 5.7 (5.7)            ; 6.3 (6.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_1h7:usedw_counter                                                                                                                                                                                                                                ; cntr_1h7                                 ; work         ;
;                      |cntr_kgb:rd_ptr_msb|                                                                                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                                                                                                                                                   ; cntr_kgb                                 ; work         ;
;                      |cntr_lgb:wr_ptr|                                                                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                                                                       ; cntr_lgb                                 ; work         ;
;       |custom_master:master_write|                                                                                                      ; 52.9 (0.0)           ; 56.4 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 76 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_write                                                                                                                                                                                                                                                                                                                                                                                           ; custom_master                            ; q_sys        ;
;          |latency_aware_write_master:a_latency_aware_write_master|                                                                      ; 52.9 (30.3)          ; 56.4 (33.2)                      ; 3.5 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (57)            ; 76 (39)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master                                                                                                                                                                                                                                                                                                                                   ; latency_aware_write_master               ; q_sys        ;
;             |scfifo:the_user_to_master_fifo|                                                                                            ; 22.6 (0.0)           ; 23.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 37 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo                                                                                                                                                                                                                                                                                                    ; scfifo                                   ; work         ;
;                |scfifo_lc61:auto_generated|                                                                                             ; 22.6 (0.0)           ; 23.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 37 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated                                                                                                                                                                                                                                                                         ; scfifo_lc61                              ; work         ;
;                   |a_dpfifo_si61:dpfifo|                                                                                                ; 22.6 (11.1)          ; 23.2 (11.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (20)             ; 37 (14)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo                                                                                                                                                                                                                                                    ; a_dpfifo_si61                            ; work         ;
;                      |altsyncram_t3i1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram                                                                                                                                                                                                                            ; altsyncram_t3i1                          ; work         ;
;                      |cntr_1h7:usedw_counter|                                                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|cntr_1h7:usedw_counter                                                                                                                                                                                                                             ; cntr_1h7                                 ; work         ;
;                      |cntr_kgb:rd_ptr_msb|                                                                                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                                                                                                                                                ; cntr_kgb                                 ; work         ;
;                      |cntr_lgb:wr_ptr|                                                                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                                                                    ; cntr_lgb                                 ; work         ;
;       |q_sys_ctl_0:ctl_0|                                                                                                               ; 270.7 (0.0)          ; 306.3 (0.0)                      ; 35.6 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 445 (0)             ; 405 (0)                   ; 0 (0)         ; 71104             ; 12    ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_ctl_0                              ; q_sys        ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                  ; q_sys        ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                ; q_sys        ;
;          |dispatcher:modular_sgdma_dispatcher_0|                                                                                        ; 87.5 (0.0)           ; 101.8 (0.0)                      ; 14.3 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 92 (0)              ; 127 (0)                   ; 0 (0)         ; 5568              ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0                                                                                                                                                                                                                                                                                                                                                              ; dispatcher                               ; q_sys        ;
;             |csr_block:the_csr_block|                                                                                                   ; 29.7 (29.7)          ; 40.2 (40.2)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block                                                                                                                                                                                                                                                                                                                                      ; csr_block                                ; q_sys        ;
;             |descriptor_buffers:the_descriptor_buffers|                                                                                 ; 57.8 (6.3)           ; 61.6 (7.4)                       ; 3.8 (1.1)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 63 (9)              ; 60 (5)                    ; 0 (0)         ; 5568              ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers                                                                                                                                                                                                                                                                                                                    ; descriptor_buffers                       ; q_sys        ;
;                |fifo_with_byteenables:the_read_command_FIFO|                                                                            ; 39.8 (16.3)          ; 41.2 (16.8)                      ; 1.4 (0.4)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 32 (29)             ; 34 (27)                   ; 0 (0)         ; 2752              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO                                                                                                                                                                                                                                                                        ; fifo_with_byteenables                    ; q_sys        ;
;                   |altsyncram:the_dp_ram|                                                                                               ; 23.5 (0.0)           ; 24.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 2752              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram                                                                                                                                                                                                                                                  ; altsyncram                               ; work         ;
;                      |altsyncram_36j1:auto_generated|                                                                                   ; 23.5 (23.5)          ; 24.5 (24.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 2752              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated                                                                                                                                                                                                                   ; altsyncram_36j1                          ; work         ;
;                |fifo_with_byteenables:the_write_command_FIFO|                                                                           ; 11.7 (11.7)          ; 12.9 (12.9)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 21 (21)                   ; 0 (0)         ; 2816              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO                                                                                                                                                                                                                                                                       ; fifo_with_byteenables                    ; q_sys        ;
;                   |altsyncram:the_dp_ram|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram                                                                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;                      |altsyncram_36j1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2816              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated                                                                                                                                                                                                                  ; altsyncram_36j1                          ; work         ;
;          |read_master:dma_read_master_0|                                                                                                ; 85.3 (59.5)          ; 92.0 (63.3)                      ; 6.7 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 166 (115)           ; 125 (83)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0                                                                                                                                                                                                                                                                                                                                                                      ; read_master                              ; q_sys        ;
;             |read_burst_control:the_read_burst_control|                                                                                 ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|read_burst_control:the_read_burst_control                                                                                                                                                                                                                                                                                                                            ; read_burst_control                       ; q_sys        ;
;             |scfifo:the_master_to_st_fifo|                                                                                              ; 23.0 (0.0)           ; 26.2 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 42 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo                                                                                                                                                                                                                                                                                                                                         ; scfifo                                   ; work         ;
;                |scfifo_gt61:auto_generated|                                                                                             ; 23.0 (0.0)           ; 26.2 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 42 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated                                                                                                                                                                                                                                                                                                              ; scfifo_gt61                              ; work         ;
;                   |a_dpfifo_n371:dpfifo|                                                                                                ; 23.0 (11.5)          ; 26.2 (14.7)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (22)             ; 42 (16)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo                                                                                                                                                                                                                                                                                         ; a_dpfifo_n371                            ; work         ;
;                      |altsyncram_jnn1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|altsyncram_jnn1:FIFOram                                                                                                                                                                                                                                                                 ; altsyncram_jnn1                          ; work         ;
;                      |cntr_1h7:usedw_counter|                                                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|cntr_1h7:usedw_counter                                                                                                                                                                                                                                                                  ; cntr_1h7                                 ; work         ;
;                      |cntr_kgb:rd_ptr_msb|                                                                                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                                                                                                                                                                                     ; cntr_kgb                                 ; work         ;
;                      |cntr_lgb:wr_ptr|                                                                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                                                                                                         ; cntr_lgb                                 ; work         ;
;          |write_master:dma_write_master_0|                                                                                              ; 97.8 (41.2)          ; 110.9 (44.1)                     ; 13.1 (2.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 186 (79)            ; 150 (66)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0                                                                                                                                                                                                                                                                                                                                                                    ; write_master                             ; q_sys        ;
;             |ST_to_MM_Adapter:the_ST_to_MM_Adapter|                                                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|ST_to_MM_Adapter:the_ST_to_MM_Adapter                                                                                                                                                                                                                                                                                                                              ; ST_to_MM_Adapter                         ; q_sys        ;
;             |scfifo:the_st_to_master_fifo|                                                                                              ; 23.9 (0.0)           ; 32.2 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 42 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo                                                                                                                                                                                                                                                                                                                                       ; scfifo                                   ; work         ;
;                |scfifo_ht61:auto_generated|                                                                                             ; 23.9 (0.0)           ; 32.2 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 42 (0)                    ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated                                                                                                                                                                                                                                                                                                            ; scfifo_ht61                              ; work         ;
;                   |a_dpfifo_o371:dpfifo|                                                                                                ; 23.9 (12.4)          ; 32.2 (20.7)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (24)             ; 42 (17)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo                                                                                                                                                                                                                                                                                       ; a_dpfifo_o371                            ; work         ;
;                      |altsyncram_lnn1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|altsyncram_lnn1:FIFOram                                                                                                                                                                                                                                                               ; altsyncram_lnn1                          ; work         ;
;                      |cntr_1h7:usedw_counter|                                                                                           ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|cntr_1h7:usedw_counter                                                                                                                                                                                                                                                                ; cntr_1h7                                 ; work         ;
;                      |cntr_kgb:rd_ptr_msb|                                                                                              ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                                                                                                                                                                                   ; cntr_kgb                                 ; work         ;
;                      |cntr_lgb:wr_ptr|                                                                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                                                                                                       ; cntr_lgb                                 ; work         ;
;             |write_burst_control:the_write_burst_control|                                                                               ; 30.8 (30.8)          ; 33.2 (33.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|write_burst_control:the_write_burst_control                                                                                                                                                                                                                                                                                                                        ; write_burst_control                      ; q_sys        ;
;       |q_sys_mm_interconnect_0:mm_interconnect_0|                                                                                       ; 1570.6 (0.0)         ; 1797.4 (0.0)                     ; 231.3 (0.0)                                       ; 4.5 (0.0)                        ; 0.0 (0.0)            ; 2084 (0)            ; 3050 (0)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                            ; q_sys_mm_interconnect_0                  ; q_sys        ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 23.8 (23.8)          ; 28.2 (28.2)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                    ; q_sys        ;
;          |altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|                                                                ; 10.0 (10.0)          ; 10.4 (10.4)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 16 (16)                   ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                    ; q_sys        ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                         ; altsyncram                               ; work         ;
;                |altsyncram_a3n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_a3n1                          ; work         ;
;          |altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|                                                                  ; 113.9 (113.9)        ; 115.8 (115.8)                    ; 3.9 (3.9)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 227 (227)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                    ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 49.4 (0.0)           ; 57.4 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 49.4 (49.4)          ; 57.4 (57.4)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 138 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 2.1 (0.0)            ; 20.1 (0.0)                       ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 2.1 (2.1)            ; 20.1 (20.1)                      ; 18.0 (18.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                                           ; 83.4 (0.0)           ; 110.4 (0.0)                      ; 27.4 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 229 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 83.4 (83.4)          ; 110.4 (110.4)                    ; 27.4 (27.4)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 229 (229)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                                           ; -1.2 (0.0)           ; 26.5 (0.0)                       ; 27.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; -1.2 (-1.2)          ; 26.5 (26.5)                      ; 27.7 (27.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 28.6 (0.0)           ; 29.8 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 28.6 (28.6)          ; 29.8 (29.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 33.6 (0.0)           ; 33.9 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 130 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 33.6 (33.6)          ; 33.9 (33.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 44.9 (0.0)           ; 45.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 44.9 (44.9)          ; 45.3 (45.3)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 118 (118)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 8.8 (0.0)            ; 12.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 8.8 (8.8)            ; 12.0 (12.0)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 32.8 (0.0)           ; 39.3 (0.0)                       ; 6.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 32.8 (32.8)          ; 39.3 (39.3)                      ; 6.7 (6.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 19.8 (0.0)           ; 20.8 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 19.8 (19.8)          ; 20.8 (20.8)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_004|                                                                             ; 42.5 (0.0)           ; 43.1 (0.0)                       ; 1.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_004                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 42.5 (42.5)          ; 43.1 (43.1)                      ; 1.0 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_005|                                                                             ; 27.3 (0.0)           ; 29.8 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_005                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 27.3 (27.3)          ; 29.8 (29.8)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_006|                                                                             ; 76.7 (0.0)           ; 77.8 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 202 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 76.7 (76.7)          ; 77.8 (77.8)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 202 (202)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_007|                                                                             ; 18.0 (0.0)           ; 18.8 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_007                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 18.0 (18.0)          ; 18.8 (18.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_007|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_008|                                                                             ; -1.3 (0.0)           ; 15.7 (0.0)                       ; 17.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; -1.3 (-1.3)          ; 15.7 (15.7)                      ; 17.0 (17.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_010|                                                                             ; 34.7 (0.0)           ; 35.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 130 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_010                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 34.7 (34.7)          ; 35.2 (35.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_011|                                                                             ; 34.7 (0.0)           ; 34.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 130 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 34.7 (34.7)          ; 34.7 (34.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 130 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                                                ; 64.4 (0.0)           ; 65.6 (0.0)                       ; 1.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                                                                                                              ; altera_merlin_burst_adapter              ; q_sys        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 64.4 (64.4)          ; 65.6 (65.6)                      ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 98 (98)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                              ; altera_merlin_burst_adapter_13_1         ; q_sys        ;
;          |altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|                                                             ; 134.1 (0.0)          ; 151.0 (0.0)                      ; 17.3 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 230 (0)             ; 186 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter              ; q_sys        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 134.1 (125.9)        ; 151.0 (144.0)                    ; 17.3 (18.5)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 230 (213)           ; 186 (186)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                           ; altera_merlin_burst_adapter_13_1         ; q_sys        ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                                ; 7.0 (2.5)            ; 7.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                                                   ; altera_merlin_burst_adapter_min          ; q_sys        ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                                       ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                                                     ; altera_merlin_burst_adapter_subtractor   ; q_sys        ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                       ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                                                          ; altera_merlin_burst_adapter_adder        ; q_sys        ;
;          |altera_merlin_master_agent:ctl_0_dma_read_master_0_data_read_master_agent|                                                    ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ctl_0_dma_read_master_0_data_read_master_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent               ; q_sys        ;
;          |altera_merlin_master_agent:ctl_0_dma_write_master_0_data_write_master_agent|                                                  ; 2.9 (2.9)            ; 4.4 (4.4)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ctl_0_dma_write_master_0_data_write_master_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent               ; q_sys        ;
;          |altera_merlin_master_agent:master_read_avalon_master_agent|                                                                   ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_read_avalon_master_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent               ; q_sys        ;
;          |altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar0_agent|                                                                 ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar0_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent               ; q_sys        ;
;          |altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|                                          ; 55.3 (55.3)          ; 57.7 (57.7)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (124)           ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_master_translator          ; q_sys        ;
;          |altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|                                        ; 78.3 (78.3)          ; 83.8 (83.8)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 164 (164)           ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_master_translator          ; q_sys        ;
;          |altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|                                                       ; 24.9 (24.9)          ; 25.2 (25.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator          ; q_sys        ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 25.8 (1.7)           ; 26.5 (1.7)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (4)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                ; q_sys        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 23.9 (23.9)          ; 24.8 (24.8)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor         ; q_sys        ;
;          |altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|                                                                       ; 30.9 (5.3)           ; 31.2 (5.3)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (13)             ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                ; q_sys        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 25.2 (25.2)          ; 26.0 (26.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor         ; q_sys        ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator           ; q_sys        ;
;          |altera_merlin_traffic_limiter:ctl_0_dma_read_master_0_data_read_master_limiter|                                               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctl_0_dma_read_master_0_data_read_master_limiter                                                                                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter            ; q_sys        ;
;          |altera_merlin_width_adapter:ctl_0_dma_read_master_0_data_read_master_to_onchip_memory2_0_s1_cmd_width_adapter|                ; 16.0 (16.0)          ; 20.4 (20.4)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_read_master_0_data_read_master_to_onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                              ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:ctl_0_dma_read_master_0_data_read_master_to_pcie_cv_hip_avmm_0_txs_cmd_width_adapter|             ; 17.8 (17.8)          ; 25.8 (25.8)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_read_master_0_data_read_master_to_pcie_cv_hip_avmm_0_txs_cmd_width_adapter                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_onchip_memory2_0_s1_cmd_width_adapter|              ; 62.7 (62.7)          ; 75.2 (75.2)                      ; 12.8 (12.8)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 70 (70)             ; 122 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_pcie_cv_hip_avmm_0_txs_cmd_width_adapter|           ; 41.2 (41.2)          ; 71.2 (71.2)                      ; 30.2 (30.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 112 (112)           ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_pcie_cv_hip_avmm_0_txs_cmd_width_adapter                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_to_ctl_0_dma_read_master_0_data_read_master_rsp_width_adapter|                ; 82.7 (82.7)          ; 83.5 (83.5)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 228 (228)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_ctl_0_dma_read_master_0_data_read_master_rsp_width_adapter                                                                                                                                                                                                                                                              ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_to_pcie_cv_hip_avmm_0_rxm_bar0_rsp_width_adapter|                             ; 27.5 (27.5)          ; 28.0 (28.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_pcie_cv_hip_avmm_0_rxm_bar0_rsp_width_adapter                                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:pcie_cv_hip_avmm_0_rxm_bar0_to_onchip_memory2_0_s1_cmd_width_adapter|                             ; 25.7 (25.7)          ; 41.7 (41.7)                      ; 16.1 (16.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_rxm_bar0_to_onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:pcie_cv_hip_avmm_0_txs_to_ctl_0_dma_read_master_0_data_read_master_rsp_width_adapter|             ; 65.5 (65.5)          ; 65.5 (65.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 192 (192)           ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_txs_to_ctl_0_dma_read_master_0_data_read_master_rsp_width_adapter                                                                                                                                                                                                                                                           ; altera_merlin_width_adapter              ; q_sys        ;
;          |q_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                          ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                                                                                                        ; q_sys_mm_interconnect_0_cmd_demux_003    ; q_sys        ;
;          |q_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_004|                                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_004                                                                                                                                                                                                                                                                                                                        ; q_sys_mm_interconnect_0_cmd_demux_003    ; q_sys        ;
;          |q_sys_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                      ; 57.9 (49.3)          ; 58.7 (50.0)                      ; 1.0 (0.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 103 (86)            ; 11 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                    ; q_sys_mm_interconnect_0_cmd_mux          ; q_sys        ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8.6 (3.6)            ; 8.7 (3.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (7)              ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                 ; q_sys        ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                         ; altera_merlin_arb_adder                  ; q_sys        ;
;          |q_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                              ; 9.8 (8.1)            ; 10.6 (8.8)                       ; 0.9 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 23 (19)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                            ; q_sys_mm_interconnect_0_cmd_mux_001      ; q_sys        ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ; altera_merlin_arbitrator                 ; q_sys        ;
;          |q_sys_mm_interconnect_0_router_003:router_003|                                                                                ; 6.1 (6.1)            ; 7.0 (7.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                                              ; q_sys_mm_interconnect_0_router_003       ; q_sys        ;
;          |q_sys_mm_interconnect_0_router_003:router_004|                                                                                ; 6.0 (6.0)            ; 7.7 (7.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                                                                                                              ; q_sys_mm_interconnect_0_router_003       ; q_sys        ;
;          |q_sys_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                  ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                ; q_sys_mm_interconnect_0_rsp_demux        ; q_sys        ;
;          |q_sys_mm_interconnect_0_rsp_mux_003:rsp_mux_003|                                                                              ; 32.9 (32.9)          ; 33.2 (33.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (129)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                                                                                                                            ; q_sys_mm_interconnect_0_rsp_mux_003      ; q_sys        ;
;       |q_sys_mm_interconnect_1:mm_interconnect_1|                                                                                       ; 1151.9 (0.0)         ; 1411.1 (0.0)                     ; 267.1 (0.0)                                       ; 7.9 (0.0)                        ; 0.0 (0.0)            ; 1266 (0)            ; 2508 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                            ; q_sys_mm_interconnect_1                  ; q_sys        ;
;          |altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|                                                    ; 16.7 (16.7)          ; 21.6 (21.6)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                    ; q_sys        ;
;          |altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rdata_fifo|                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                    ; q_sys        ;
;          |altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rsp_fifo|                                       ; 22.2 (22.2)          ; 23.9 (23.9)                      ; 1.9 (1.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 30 (30)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                    ; q_sys        ;
;          |altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|                                                                  ; 16.3 (16.3)          ; 21.3 (21.3)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                    ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 49.2 (0.0)           ; 59.0 (0.0)                       ; 10.1 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 133 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 49.2 (49.2)          ; 59.0 (59.0)                      ; 10.1 (10.1)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; -1.5 (0.0)           ; 18.5 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; -1.5 (-1.5)          ; 18.5 (18.5)                      ; 20.0 (20.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                                           ; 41.3 (0.0)           ; 55.1 (0.0)                       ; 14.3 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 117 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 41.3 (41.3)          ; 55.1 (55.1)                      ; 14.3 (14.3)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 117 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                                           ; 0.8 (0.0)            ; 17.1 (0.0)                       ; 16.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 0.8 (0.8)            ; 17.1 (17.1)                      ; 16.3 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_004|                                                                           ; 70.8 (0.0)           ; 92.2 (0.0)                       ; 21.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 198 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 70.8 (70.8)          ; 92.2 (92.2)                      ; 21.4 (21.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 198 (198)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_005|                                                                           ; 15.8 (0.0)           ; 19.9 (0.0)                       ; 4.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 15.8 (15.8)          ; 19.9 (19.9)                      ; 4.3 (4.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 71.6 (0.0)           ; 94.9 (0.0)                       ; 24.8 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 202 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 71.6 (71.6)          ; 94.9 (94.9)                      ; 24.8 (24.8)                                       ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 6 (6)               ; 202 (202)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 19.3 (0.0)           ; 19.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 19.3 (19.3)          ; 19.3 (19.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 72.9 (0.0)           ; 93.5 (0.0)                       ; 21.0 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 194 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 72.9 (72.9)          ; 93.5 (93.5)                      ; 21.0 (21.0)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 194 (194)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 66.5 (0.0)           ; 81.8 (0.0)                       ; 15.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 175 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 66.5 (66.5)          ; 81.8 (81.8)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 175 (175)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 56.3 (0.0)           ; 70.4 (0.0)                       ; 14.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 149 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 56.3 (56.3)          ; 70.4 (70.4)                      ; 14.1 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 149 (149)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 18.4 (0.0)           ; 19.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 18.4 (18.4)          ; 19.2 (19.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_004|                                                                             ; 18.8 (0.0)           ; 21.2 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 18.8 (18.8)          ; 21.2 (21.2)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_005|                                                                             ; 3.5 (0.0)            ; 3.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 3.5 (3.5)            ; 3.6 (3.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|                                               ; 59.8 (0.0)           ; 62.0 (0.0)                       ; 3.7 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_adapter              ; q_sys        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 59.8 (59.8)          ; 62.0 (62.0)                      ; 3.7 (3.7)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 83 (83)             ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                             ; altera_merlin_burst_adapter_13_1         ; q_sys        ;
;          |altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|                                  ; 45.4 (0.0)           ; 70.1 (0.0)                       ; 24.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter                                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter              ; q_sys        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 45.4 (45.4)          ; 70.1 (70.1)                      ; 24.7 (24.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 115 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1         ; q_sys        ;
;          |altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|                                                             ; 71.0 (0.0)           ; 74.8 (0.0)                       ; 4.9 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter              ; q_sys        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 71.0 (71.0)          ; 74.8 (74.8)                      ; 4.9 (4.9)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 110 (110)           ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                           ; altera_merlin_burst_adapter_13_1         ; q_sys        ;
;          |altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar2_agent|                                                                 ; 4.9 (4.9)            ; 5.7 (5.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar2_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent               ; q_sys        ;
;          |altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|                                                       ; 57.7 (57.7)          ; 60.8 (60.8)                      ; 5.1 (5.1)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 118 (118)           ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator          ; q_sys        ;
;          |altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_csr_agent|                                                         ; 21.9 (1.7)           ; 21.9 (2.0)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (5)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_csr_agent                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                ; q_sys        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19.9 (19.9)          ; 19.9 (19.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor         ; q_sys        ;
;          |altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent|                                            ; 15.7 (1.2)           ; 16.6 (1.8)                       ; 0.9 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (3)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                ; q_sys        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14.5 (14.5)          ; 14.7 (14.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor         ; q_sys        ;
;          |altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|                                                                       ; 22.6 (2.2)           ; 22.8 (2.2)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (6)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                ; q_sys        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19.9 (19.9)          ; 20.5 (20.5)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor         ; q_sys        ;
;          |altera_merlin_slave_translator:ctl_0_modular_sgdma_dispatcher_0_csr_translator|                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ctl_0_modular_sgdma_dispatcher_0_csr_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator           ; q_sys        ;
;          |altera_merlin_slave_translator:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_translator|                                  ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator           ; q_sys        ;
;          |altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|                                                             ; -1.3 (-1.3)          ; 16.0 (16.0)                      ; 17.3 (17.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator           ; q_sys        ;
;          |altera_merlin_traffic_limiter:pcie_cv_hip_avmm_0_rxm_bar2_limiter|                                                            ; 8.8 (8.8)            ; 9.3 (9.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_cv_hip_avmm_0_rxm_bar2_limiter                                                                                                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter            ; q_sys        ;
;          |altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_cmd_width_adapter|                                           ; 18.8 (18.8)          ; 30.0 (30.0)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_cmd_width_adapter                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_rsp_width_adapter|                                           ; 36.9 (36.9)          ; 37.4 (37.4)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (105)           ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_rsp_width_adapter                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|                              ; 125.3 (102.3)        ; 130.8 (107.2)                    ; 5.5 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 256 (212)           ; 172 (153)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter              ; q_sys        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 23.0 (23.0)          ; 23.7 (23.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor         ; q_sys        ;
;          |altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_rsp_width_adapter|                              ; 7.6 (7.6)            ; 10.9 (10.9)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_rsp_width_adapter                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter|                                                         ; 20.8 (20.8)          ; 32.6 (32.6)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_rsp_width_adapter|                                                         ; 36.4 (36.4)          ; 36.4 (36.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (105)           ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_rsp_width_adapter                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter              ; q_sys        ;
;          |q_sys_mm_interconnect_1_cmd_demux:cmd_demux|                                                                                  ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|q_sys_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                ; q_sys_mm_interconnect_1_cmd_demux        ; q_sys        ;
;          |q_sys_mm_interconnect_1_router:router|                                                                                        ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|q_sys_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                                      ; q_sys_mm_interconnect_1_router           ; q_sys        ;
;          |q_sys_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                      ; 22.3 (22.3)          ; 23.3 (23.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|q_sys_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                    ; q_sys_mm_interconnect_1_rsp_mux          ; q_sys        ;
;       |q_sys_mm_interconnect_2:mm_interconnect_2|                                                                                       ; 356.7 (0.0)          ; 392.4 (0.0)                      ; 39.3 (0.0)                                        ; 3.6 (0.0)                        ; 0.0 (0.0)            ; 530 (0)             ; 586 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                            ; q_sys_mm_interconnect_2                  ; q_sys        ;
;          |altera_avalon_sc_fifo:pio_coder_rst_s1_agent_rsp_fifo|                                                                        ; 13.2 (13.2)          ; 16.6 (16.6)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio_coder_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                    ; q_sys        ;
;          |altera_avalon_sc_fifo:pio_encoder_start_s1_agent_rsp_fifo|                                                                    ; 13.5 (13.5)          ; 16.5 (16.5)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio_encoder_start_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                    ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline|                                                                               ; 18.2 (0.0)           ; 23.5 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline                                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 18.2 (18.2)          ; 23.5 (23.5)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_001|                                                                           ; 1.0 (0.0)            ; 1.6 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 1.0 (1.0)            ; 1.6 (1.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_002|                                                                           ; 17.8 (0.0)           ; 21.3 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 17.8 (17.8)          ; 21.3 (21.3)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:agent_pipeline_003|                                                                           ; 1.5 (0.0)            ; 1.9 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 1.5 (1.5)            ; 1.9 (1.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                     ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 19.1 (0.0)           ; 23.2 (0.0)                       ; 4.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 19.1 (19.1)          ; 23.2 (23.2)                      ; 4.2 (4.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 1.2 (0.0)            ; 1.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 1.2 (1.2)            ; 1.4 (1.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                   ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline|                                                                                 ; 18.3 (0.0)           ; 23.3 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 18.3 (18.3)          ; 23.3 (23.3)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_001|                                                                             ; 18.8 (0.0)           ; 22.3 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 18.8 (18.8)          ; 22.3 (22.3)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_002|                                                                             ; 0.8 (0.0)            ; 1.4 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 0.8 (0.8)            ; 1.4 (1.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_avalon_st_pipeline_stage:mux_pipeline_003|                                                                             ; 1.2 (0.0)            ; 1.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_003                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_pipeline_stage          ; q_sys        ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 1.2 (1.2)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core                                                                                                                                                                                                                                                                                       ; altera_avalon_st_pipeline_base           ; q_sys        ;
;          |altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|                                                                   ; 40.1 (0.0)           ; 41.6 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter              ; q_sys        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 40.1 (40.1)          ; 41.6 (41.6)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1         ; q_sys        ;
;          |altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|                                                               ; 39.6 (0.0)           ; 41.2 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_burst_adapter              ; q_sys        ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 39.6 (39.6)          ; 41.2 (41.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                             ; altera_merlin_burst_adapter_13_1         ; q_sys        ;
;          |altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar4_agent|                                                                 ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar4_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent               ; q_sys        ;
;          |altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|                                                       ; 50.1 (50.1)          ; 50.8 (50.8)                      ; 4.0 (4.0)                                         ; 3.3 (3.3)                        ; 0.0 (0.0)            ; 97 (97)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator          ; q_sys        ;
;          |altera_merlin_slave_agent:pio_coder_rst_s1_agent|                                                                             ; 20.6 (2.3)           ; 20.6 (2.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (5)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_coder_rst_s1_agent                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                ; q_sys        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 18.2 (18.2)          ; 18.2 (18.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_coder_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor         ; q_sys        ;
;          |altera_merlin_slave_agent:pio_encoder_start_s1_agent|                                                                         ; 20.7 (2.2)           ; 21.4 (2.3)                       ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (5)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_encoder_start_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                ; q_sys        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 18.5 (18.5)          ; 19.1 (19.1)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_encoder_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor         ; q_sys        ;
;          |altera_merlin_slave_translator:pio_coder_rst_s1_translator|                                                                   ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pio_coder_rst_s1_translator                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator           ; q_sys        ;
;          |altera_merlin_slave_translator:pio_encoder_start_s1_translator|                                                               ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pio_encoder_start_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator           ; q_sys        ;
;          |altera_merlin_traffic_limiter:pcie_cv_hip_avmm_0_rxm_bar4_limiter|                                                            ; 9.0 (9.0)            ; 10.5 (10.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pcie_cv_hip_avmm_0_rxm_bar4_limiter                                                                                                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter            ; q_sys        ;
;          |altera_merlin_width_adapter:pio_coder_rst_s1_cmd_width_adapter|                                                               ; 14.5 (14.5)          ; 14.8 (14.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_coder_rst_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:pio_coder_rst_s1_rsp_width_adapter|                                                               ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_coder_rst_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:pio_encoder_start_s1_cmd_width_adapter|                                                           ; 14.7 (14.7)          ; 14.8 (14.8)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_encoder_start_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter              ; q_sys        ;
;          |altera_merlin_width_adapter:pio_encoder_start_s1_rsp_width_adapter|                                                           ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_encoder_start_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter              ; q_sys        ;
;          |q_sys_mm_interconnect_2_router:router|                                                                                        ; 11.5 (11.5)          ; 12.0 (12.0)                      ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|q_sys_mm_interconnect_2_router:router                                                                                                                                                                                                                                                                                                                                      ; q_sys_mm_interconnect_2_router           ; q_sys        ;
;          |q_sys_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|q_sys_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                    ; q_sys_mm_interconnect_2_rsp_mux          ; q_sys        ;
;       |q_sys_onchip_memory2_0:onchip_memory2_0|                                                                                         ; 47.8 (0.0)           ; 51.5 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 66 (0)                    ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                              ; q_sys_onchip_memory2_0                   ; q_sys        ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 47.8 (0.0)           ; 51.5 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 66 (0)                    ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                    ; altsyncram                               ; work         ;
;             |altsyncram_kdn1:auto_generated|                                                                                            ; 47.8 (0.0)           ; 51.5 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 66 (0)                    ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated                                                                                                                                                                                                                                                                                                                     ; altsyncram_kdn1                          ; work         ;
;                |altsyncram_9uh2:altsyncram1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|altsyncram_9uh2:altsyncram1                                                                                                                                                                                                                                                                                         ; altsyncram_9uh2                          ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 47.8 (39.5)          ; 51.5 (42.7)                      ; 3.7 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (30)             ; 66 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                                                           ; sld_mod_ram_rom                          ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 8.3 (8.3)            ; 8.8 (8.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                                                        ; sld_rom_sr                               ; work         ;
;       |q_sys_pio_coder_rst:pio_coder_rst|                                                                                               ; 0.8 (0.8)            ; 1.4 (1.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_pio_coder_rst:pio_coder_rst                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_pio_coder_rst                      ; q_sys        ;
;       |q_sys_pio_coder_rst:pio_encoder_start|                                                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|q_sys:u0|q_sys_pio_coder_rst:pio_encoder_start                                                                                                                                                                                                                                                                                                                                                                                ; q_sys_pio_coder_rst                      ; q_sys        ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90.5 (0.0)           ; 99.5 (0.5)                       ; 9.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (1)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90.5 (0.0)           ; 99.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90.5 (0.0)           ; 99.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90.5 (2.2)           ; 99.0 (3.2)                       ; 8.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (1)             ; 125 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88.3 (0.0)           ; 95.8 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88.3 (67.0)          ; 95.8 (73.0)                      ; 7.5 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (75)            ; 119 (89)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                              ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.6 (10.6)          ; 10.6 (10.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                      ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.5 (10.5)          ; 12.2 (12.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                    ; sld_shadow_jsm                           ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 726.0 (72.7)         ; 1617.0 (222.3)                   ; 891.0 (149.6)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 243 (2)             ; 3282 (487)                ; 0 (0)         ; 995328            ; 98    ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap                            ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 653.3 (0.0)          ; 1394.7 (0.0)                     ; 741.4 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 241 (0)             ; 2795 (0)                  ; 0 (0)         ; 995328            ; 98    ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 653.3 (251.7)        ; 1394.7 (968.0)                   ; 741.4 (716.3)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 241 (68)            ; 2795 (2028)               ; 0 (0)         ; 995328            ; 98    ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_implb                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23.9 (23.3)          ; 32.1 (31.3)                      ; 8.2 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                    ; altdpram                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                ; lpm_decode                               ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                      ; decode_vnf                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 995328            ; 98    ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                   ; altsyncram                               ; work         ;
;                |altsyncram_6l84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 995328            ; 98    ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6l84:auto_generated                                                                                                                                                                                                                                    ; altsyncram_6l84                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                    ; lpm_shiftreg                             ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                      ; lpm_shiftreg                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 5.5 (5.5)            ; 7.5 (7.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                           ; serial_crc_16                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 44.2 (44.2)          ; 52.2 (52.2)                      ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                        ; sld_buffer_manager                       ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 5.4 (0.5)            ; 9.6 (0.5)                        ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 21 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                       ; sld_ela_control                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                               ; lpm_shiftreg                             ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1.1 (0.0)            ; 2.5 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                ; sld_ela_basic_multi_level_trigger        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                     ; lpm_shiftreg                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                 ; sld_mbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                           ; sld_sbpmg                                ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1.8 (0.5)            ; 4.6 (0.5)                        ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                         ; sld_ela_trigger_flow_mgr                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 1.2 (1.2)            ; 4.1 (4.1)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                             ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 296.0 (6.0)          ; 296.0 (6.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (12)             ; 560 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                  ; sld_offload_buffer_mgr                   ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9.8 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                        ; lpm_counter                              ; work         ;
;                   |cntr_1bi:auto_generated|                                                                                             ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1bi:auto_generated                                                                                                                                                ; cntr_1bi                                 ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                 ; lpm_counter                              ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                                                                                                         ; cntr_22j                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                       ; lpm_counter                              ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_19i:auto_generated                                                                                                                                                               ; cntr_19i                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                          ; lpm_counter                              ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                                  ; cntr_kri                                 ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                 ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 243.2 (243.2)        ; 243.5 (243.5)                    ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 486 (486)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                  ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                               ; lpm_shiftreg                             ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 14.3 (14.3)          ; 17.3 (17.3)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_Fundamental|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                             ; sld_rom_sr                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name             ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; PCIE_TX_p[0]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PCIE_TX_p[1]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PCIE_TX_p[2]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PCIE_TX_p[3]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50_B4A     ; Input    ; -- ; (7)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B5B     ; Input    ; -- ; --   ; (6)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B6A     ; Input    ; -- ; --   ; (6)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B7A     ; Input    ; -- ; (6)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B8A     ; Input    ; -- ; (6)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FAN_CTRL         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_n        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_n        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CAS_n       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_n       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; UART_TX          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; UART_RX          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; UART_CTS         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; UART_RTS         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PCIE_WAKE_n      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SMA_CLKIN        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SMA_CLKOUT       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PCIE_SMBCLK      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PCIE_SMBDAT      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50_B3B     ; Input    ; -- ; (7)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_REFCLK_p    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_PERST_n     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[0]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[1]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[2]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[3]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_TX_p[0](n)  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; PCIE_TX_p[1](n)  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; PCIE_TX_p[2](n)  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; PCIE_TX_p[3](n)  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; PCIE_REFCLK_p(n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[0](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[1](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[2](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[3](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                  ;
+-------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                               ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------+-------------------+---------+
; CLOCK_50_B4A                                                      ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder   ; 0                 ; 7       ;
; CLOCK_50_B5B                                                      ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]~feeder   ; 1                 ; 6       ;
; CLOCK_50_B6A                                                      ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]~feeder   ; 1                 ; 6       ;
; CLOCK_50_B7A                                                      ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder   ; 0                 ; 6       ;
; CLOCK_50_B8A                                                      ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]~feeder   ; 0                 ; 6       ;
; UART_RX                                                           ;                   ;         ;
; UART_CTS                                                          ;                   ;         ;
; SMA_CLKIN                                                         ;                   ;         ;
; DRAM_DQ[0]                                                        ;                   ;         ;
; DRAM_DQ[1]                                                        ;                   ;         ;
; DRAM_DQ[2]                                                        ;                   ;         ;
; DRAM_DQ[3]                                                        ;                   ;         ;
; DRAM_DQ[4]                                                        ;                   ;         ;
; DRAM_DQ[5]                                                        ;                   ;         ;
; DRAM_DQ[6]                                                        ;                   ;         ;
; DRAM_DQ[7]                                                        ;                   ;         ;
; DRAM_DQ[8]                                                        ;                   ;         ;
; DRAM_DQ[9]                                                        ;                   ;         ;
; DRAM_DQ[10]                                                       ;                   ;         ;
; DRAM_DQ[11]                                                       ;                   ;         ;
; DRAM_DQ[12]                                                       ;                   ;         ;
; DRAM_DQ[13]                                                       ;                   ;         ;
; DRAM_DQ[14]                                                       ;                   ;         ;
; DRAM_DQ[15]                                                       ;                   ;         ;
; PCIE_SMBCLK                                                       ;                   ;         ;
; PCIE_SMBDAT                                                       ;                   ;         ;
; CLOCK_50_B3B                                                      ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]~feeder ; 0                 ; 7       ;
; PCIE_REFCLK_p                                                     ;                   ;         ;
; PCIE_PERST_n                                                      ;                   ;         ;
;      - any_rstn_rr                                                ; 0                 ; 0       ;
;      - any_rstn_r                                                 ; 0                 ; 0       ;
; PCIE_RX_p[0]                                                      ;                   ;         ;
; PCIE_RX_p[1]                                                      ;                   ;         ;
; PCIE_RX_p[2]                                                      ;                   ;         ;
; PCIE_RX_p[3]                                                      ;                   ;         ;
; PCIE_REFCLK_p(n)                                                  ;                   ;         ;
; PCIE_RX_p[0](n)                                                   ;                   ;         ;
; PCIE_RX_p[1](n)                                                   ;                   ;         ;
; PCIE_RX_p[2](n)                                                   ;                   ;         ;
; PCIE_RX_p[3](n)                                                   ;                   ;         ;
+-------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                     ; Location             ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50_B3B                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_T13              ; 7772    ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; PCIE_PERST_n                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_U22              ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X0_Y3_N3        ; 994     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X0_Y3_N3        ; 28      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; any_rstn_rr                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X16_Y27_N5        ; 35      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; encoder_rst                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X38_Y12_N5        ; 86      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; encoder_rst                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X38_Y12_N5        ; 4097    ; Async. clear                            ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; encoder_rst~0                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X14_Y25_N45  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; mr_control_base[26]~0                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X14_Y35_N42  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; mr_control_go                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X9_Y45_N53        ; 65      ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; mw_control_go                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X36_Y23_N59       ; 41      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; mw_write_buffer                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X39_Y25_N26       ; 22      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; mw_write_buffer~0                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X41_Y25_N57 ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~0                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X83_Y30_N45  ; 243     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~1                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X81_Y23_N42  ; 230     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~10                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X81_Y23_N9   ; 228     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~11                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X80_Y26_N45  ; 225     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~12                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X81_Y23_N15  ; 235     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~13                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X76_Y23_N9   ; 233     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~14                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X83_Y30_N51  ; 225     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~15                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X83_Y38_N57  ; 229     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~2                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X83_Y30_N48  ; 242     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~3                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X81_Y23_N45  ; 234     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~4                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X81_Y23_N39  ; 231     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~5                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X81_Y23_N30  ; 225     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~6                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X81_Y23_N12  ; 241     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~7                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X80_Y26_N36  ; 230     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~8                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X78_Y36_N54 ; 241     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Decoder0~9                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X81_Y23_N36  ; 237     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Equal0~2                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X63_Y18_N0  ; 45      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Equal1~6                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X63_Y18_N45 ; 4       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|Equal5~1                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X63_Y18_N57 ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|data_out~6                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X21_Y28_N30  ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|a_fefifo_u7e:fifo_state|_~0                                                                                                                                                                                                                                                ; MLABCELL_X63_Y16_N39 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|valid_rreq                                                                                                                                                                                                                                                                 ; MLABCELL_X63_Y16_N24 ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|valid_wreq                                                                                                                                                                                                                                                                 ; MLABCELL_X63_Y16_N45 ; 15      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|gfmul:\generate_muls:0:gfmul_1|Equal0~0                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X68_Y21_N42 ; 62      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|gfmul:\generate_muls:25:gfmul_1|Equal0~6                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X68_Y21_N45 ; 194     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|mul1[21][6]~0                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X63_Y16_N30 ; 58      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|mulsrst                                                                                                                                                                                                                                                                                                                                                                         ; FF_X68_Y18_N56       ; 587     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|outCount~5                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X63_Y18_N12 ; 37      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|outPacketCount[31]~1                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X63_Y18_N39 ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|pseudo_ready~0                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X63_Y18_N3  ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|pseudo~2                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X63_Y18_N30 ; 32      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; net_encoder:net_encoder0|rowCount[16]~1                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X63_Y18_N54 ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|always0~0                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y53_N45   ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always0~0                                                                                                                                                                                                                             ; LABCELL_X9_Y52_N15   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always1~0                                                                                                                                                                                                                             ; MLABCELL_X8_Y52_N27  ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always6~1                                                                                                                                                                                                                             ; LABCELL_X7_Y52_N54   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[16]~0                                                                                                                                                                                                         ; LABCELL_X2_Y52_N15   ; 4       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[2]~1                                                                                                                                                                                                                        ; LABCELL_X2_Y52_N33   ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[0]~0                                                                                                                                                                                                                         ; MLABCELL_X8_Y52_N42  ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[29]~1                                                                                                                                                                                                                      ; LABCELL_X9_Y51_N30   ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[29]~2                                                                                                                                                                                                                      ; MLABCELL_X8_Y53_N36  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_write_incr~0                                                                                                                                                                                                                      ; LABCELL_X2_Y52_N6    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]                                                                                                                                                                                                                               ; MLABCELL_X8_Y54_N6   ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]                                                                                                                                                                                                                               ; LABCELL_X9_Y54_N12   ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]                                                                                                                                                                                                                               ; LABCELL_X7_Y54_N0    ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]                                                                                                                                                                                                                               ; MLABCELL_X8_Y54_N33  ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[10]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X4_Y53_N42   ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|pd_xor~0                                                                                                                                                                       ; MLABCELL_X8_Y55_N9   ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|pd_xor~0                                                                                                                                                                     ; LABCELL_X4_Y54_N33   ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|pd_xor~0                                                                                                                                                                     ; LABCELL_X9_Y54_N39   ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|pd_xor~0                                                                                                                                                                      ; LABCELL_X10_Y54_N15  ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[0]~2                                                                                                                                                                                             ; LABCELL_X2_Y56_N42   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180_l[0]~1                                                                                                                                                                                           ; LABCELL_X4_Y54_N36   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[3]~1                                                                                                                                                                                           ; LABCELL_X10_Y54_N6   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[2]~1                                                                                                                                                                                            ; LABCELL_X10_Y54_N18  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[0]~1                                                                                                                                                                                               ; LABCELL_X9_Y55_N42   ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[0]~2                                                                                                                                                                                               ; LABCELL_X9_Y55_N48   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[1]~4                                                                                                                                                                                               ; MLABCELL_X8_Y55_N33  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0[0]~1                                                                                                                                                                                                  ; LABCELL_X9_Y55_N30   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0_p[0]~0                                                                                                                                                                                                ; LABCELL_X9_Y55_N33   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0]~0                                                                                                                                                                                         ; LABCELL_X2_Y56_N57   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_WRITE                                                                                                                                                                                          ; FF_X9_Y55_N59        ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.SAMPLE_TB                                                                                                                                                                                            ; FF_X9_Y55_N56        ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_dprio_datain[15]~0                                                                                                                                                                                                         ; LABCELL_X10_Y57_N36  ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[9]~0                                                                                                                                                                                                            ; MLABCELL_X6_Y55_N3   ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[9]~1                                                                                                                                                                                                            ; MLABCELL_X6_Y55_N45  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[13]~13                                                                                                                                                                                                           ; MLABCELL_X8_Y58_N48  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[14]~14                                                                                                                                                                                                           ; MLABCELL_X8_Y58_N42  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[8]~8                                                                                                                                                                                                             ; MLABCELL_X8_Y58_N21  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[9]~0                                                                                                                                                                                                          ; MLABCELL_X8_Y55_N54  ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                       ; FF_X4_Y53_N47        ; 150     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|ifsel_notdone_resync                                                                                                                                                                                                                                                                                                                                      ; FF_X4_Y53_N50        ; 265     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|wbasic_address[1][1]                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X9_Y52_N0    ; 35      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                              ; FF_X29_Y21_N26       ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                               ; FF_X1_Y58_N14        ; 6330    ; Async. clear                            ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; q_sys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                               ; FF_X1_Y58_N14        ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|g_exit_detectquiet.cnt_dect_quiet_low[2]~0                                                                                                                  ; MLABCELL_X13_Y28_N48 ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|npor_sync                                                                                                                                                   ; FF_X17_Y40_N38       ; 36      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst|always0~0                                                                                                                                   ; LABCELL_X11_Y38_N42  ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|arst_r[2]                                                                                                                                                                                              ; FF_X15_Y37_N46       ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always5~0 ; MLABCELL_X6_Y49_N3   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|always5~0 ; LABCELL_X1_Y47_N54   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|always5~0 ; LABCELL_X2_Y47_N39   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|always5~1 ; LABCELL_X2_Y51_N30   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|comb~0                                                                                                                                                                                                 ; LABCELL_X17_Y40_N39  ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout                                                                                                                                                                                             ; HIP_X1_Y22_N0        ; 9443    ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[7]~0                                                                                                                                                                                        ; LABCELL_X10_Y29_N15  ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|reset_status                                                                                                                                                                                                                                                 ; FF_X15_Y28_N38       ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|Equal3~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X14_Y27_N18  ; 29      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|app_rstn                                                                                                                                                                                                                                                                                                                   ; FF_X14_Y28_N35       ; 107     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|exits_r                                                                                                                                                                                                                                                                                                                    ; FF_X14_Y28_N44       ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|npor_sync_pld_clk                                                                                                                                                                                                                                                                                                          ; FF_X14_Y27_N25       ; 51      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[17]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X14_Y26_N45  ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y41_N51  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y41_N57  ; 58      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~10                                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y41_N0   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~11                                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y41_N9   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~12                                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y41_N27  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~13                                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y41_N12  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~14                                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y41_N39  ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~15                                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y41_N21  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~2                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y41_N42  ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~3                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y41_N33  ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~4                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y41_N54  ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~5                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y41_N36  ; 52      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~6                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y41_N45  ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~7                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y41_N48  ; 52      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~8                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y41_N30  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|Equal1~9                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y41_N18  ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr                                                                                                                                                                                                                      ; FF_X19_Y44_N44       ; 437     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|AdTrWriteReqVld_o~0                                                                                                                                                                                                             ; MLABCELL_X13_Y43_N51 ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[4]                                                                                                                                                                                                              ; FF_X19_Y42_N20       ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|always0~2                                                                                                                                                                                                                       ; LABCELL_X22_Y38_N30  ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_PIPE                                                                                                                                                                                                       ; FF_X22_Y38_N50       ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[23]~0                                                                                                                                                                                                   ; MLABCELL_X23_Y42_N3  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[15]~2                                                                                                                                                                                                   ; MLABCELL_X18_Y42_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[23]~0                                                                                                                                                                                                   ; MLABCELL_X23_Y42_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[7]~1                                                                                                                                                                                                    ; MLABCELL_X18_Y42_N33 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|ram_write~0                                                                                                                                                                                                                    ; LABCELL_X22_Y38_N42  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|ram_write~1                                                                                                                                                                                                                    ; LABCELL_X22_Y38_N39  ; 7       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|PndgRdHeader_o[56]                                                                                                                                                                                                                               ; MLABCELL_X18_Y34_N18 ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always24~0                                                                                                                                                                                                                                       ; MLABCELL_X13_Y34_N54 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always25~0                                                                                                                                                                                                                                       ; LABCELL_X17_Y34_N24  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always26~0                                                                                                                                                                                                                                       ; LABCELL_X17_Y34_N0   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always27~1                                                                                                                                                                                                                                       ; LABCELL_X17_Y34_N57  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always28~0                                                                                                                                                                                                                                       ; MLABCELL_X13_Y34_N18 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always29~0                                                                                                                                                                                                                                       ; MLABCELL_X13_Y34_N21 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always30~1                                                                                                                                                                                                                                       ; MLABCELL_X13_Y34_N51 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always31~0                                                                                                                                                                                                                                       ; MLABCELL_X13_Y34_N48 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|chk_hdr_rise                                                                                                                                                                                                                                     ; LABCELL_X16_Y34_N54  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[5]~3                                                                                                                                                                                                                                ; LABCELL_X14_Y30_N3   ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[29]                                                                                                                                                                                                                                   ; FF_X16_Y34_N29       ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[90]~0                                                                                                                                                                                                                                 ; LABCELL_X17_Y34_N21  ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[11]                                                                                                                                                                                                                                     ; FF_X15_Y32_N25       ; 14      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[14]                                                                                                                                                                                                                                     ; FF_X17_Y33_N5        ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[1]                                                                                                                                                                                                                                      ; FF_X15_Y31_N26       ; 67      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[6]                                                                                                                                                                                                                                      ; FF_X19_Y32_N41       ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                                                                      ; FF_X17_Y32_N47       ; 116     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|_~0                                                                                                                                                                         ; LABCELL_X16_Y31_N33  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|_~6                                                                                                                                                                         ; MLABCELL_X13_Y31_N21 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|valid_rreq~7                                                                                                                                                                ; LABCELL_X15_Y31_N54  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|valid_wreq                                                                                                                                                                  ; LABCELL_X16_Y31_N15  ; 14      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[10]~2                                                                                                                                                                                                                          ; LABCELL_X14_Y38_N48  ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[1]~1                                                                                                                                                                                                                                    ; LABCELL_X11_Y29_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|_~3                                                                                                                                                                                                                 ; LABCELL_X21_Y33_N45  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|_~6                                                                                                                                                                                                                 ; LABCELL_X24_Y46_N36  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|q_b[15]                                                                                                                                                                                     ; M10K_X25_Y46_N0      ; 31      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|valid_rreq                                                                                                                                                                                                          ; LABCELL_X24_Y46_N27  ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|valid_wreq                                                                                                                                                                                                          ; LABCELL_X21_Y33_N12  ; 27      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|Equal1~0                                                                                                                                                                                                                                   ; LABCELL_X17_Y49_N39  ; 50      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[11]~1                                                                                                                                                                                                                            ; LABCELL_X22_Y50_N48  ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[25]~0                                                                                                                                                                                                                            ; LABCELL_X22_Y50_N24  ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|pci_address[23]~0                                                                                                                                                                                                                          ; LABCELL_X22_Y50_N33  ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|CplBuffRdAddr_o~0                                                                                                                                                                                                                                     ; LABCELL_X14_Y45_N30  ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|always17~0                                                                                                                                                                                                                                            ; MLABCELL_X13_Y45_N42 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|always1~0                                                                                                                                                                                                                                             ; MLABCELL_X13_Y45_N15 ; 99      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[5]~3                                                                                                                                                                                                                                     ; LABCELL_X9_Y45_N21   ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fifo_transmit                                                                                                                                                                                                                                         ; LABCELL_X10_Y38_N30  ; 66      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[3]~1                                                                                                                                                                                                                                ; LABCELL_X7_Y39_N21   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[23]~12                                                                                                                                                                                                                        ; LABCELL_X4_Y44_N42   ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[41]~26                                                                                                                                                                                                                        ; LABCELL_X11_Y43_N30  ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[57]~31                                                                                                                                                                                                                        ; MLABCELL_X8_Y42_N42  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr~0                                                                                                                                                                                                                                ; LABCELL_X9_Y43_N54   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|rdbp_fifo_sel                                                                                                                                                                                                                                         ; MLABCELL_X13_Y45_N27 ; 103     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|_~5                                                                                                                                                                             ; LABCELL_X4_Y44_N54   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|_~6                                                                                                                                                                             ; LABCELL_X7_Y45_N3    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|valid_rreq~0                                                                                                                                                                    ; LABCELL_X10_Y38_N39  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|valid_wreq                                                                                                                                                                      ; LABCELL_X7_Y45_N21   ; 14      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_eop_out_reg~1                                                                                                                                                                                                                                      ; LABCELL_X10_Y38_N33  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[1]~3                                                                                                                                                                                                                                      ; LABCELL_X10_Y47_N51  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|AvlAddr_o~0                                                                                                                                                                                                                                           ; LABCELL_X27_Y50_N18  ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|always15~0                                                                                                                                                                                                                                            ; LABCELL_X27_Y48_N15  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|always16~0                                                                                                                                                                                                                                            ; MLABCELL_X29_Y47_N12 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|burst_counter[9]~0                                                                                                                                                                                                                                    ; MLABCELL_X29_Y51_N0  ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[7]~0                                                                                                                                                                                                                                ; LABCELL_X26_Y50_N45  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_rdreq~1                                                                                                                                                                                                                                ; LABCELL_X27_Y48_N57  ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_state[1]                                                                                                                                                                                                                                    ; FF_X27_Y48_N50       ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[3]~0                                                                                                                                                                                                                                      ; LABCELL_X28_Y49_N6   ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr~0                                                                                                                                                                                                                                          ; LABCELL_X28_Y46_N45  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|_~4                                                                                                                                                                             ; LABCELL_X27_Y48_N54  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|_~6                                                                                                                                                                             ; LABCELL_X28_Y46_N21  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|valid_rreq                                                                                                                                                                      ; LABCELL_X27_Y48_N33  ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|valid_wreq~4                                                                                                                                                                    ; LABCELL_X28_Y46_N54  ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                                                                                                                                                                                        ; FF_X29_Y51_N32       ; 96      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[1]                                                                                                                                                                                                                                        ; FF_X28_Y49_N41       ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[3]                                                                                                                                                                                                                                        ; FF_X26_Y50_N56       ; 26      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[6]                                                                                                                                                                                                                                        ; FF_X28_Y48_N53       ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[9]                                                                                                                                                                                                                                        ; FF_X29_Y47_N53       ; 76      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Equal3~0                                                                                                                                                                                                                                            ; LABCELL_X27_Y49_N33  ; 107     ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Equal6~0                                                                                                                                                                                                                                            ; MLABCELL_X23_Y50_N39 ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|always7~2                                                                                                                                                                                                                                           ; LABCELL_X22_Y49_N15  ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[12]~0                                                                                                                                                                                                                                 ; LABCELL_X24_Y49_N12  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[2]~4                                                                                                                                                                                                                                  ; LABCELL_X27_Y49_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[2]~5                                                                                                                                                                                                                                  ; LABCELL_X24_Y48_N9   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[0]~0                                                                                                                                                                                                                          ; LABCELL_X24_Y49_N0   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[4]~2                                                                                                                                                                                                                          ; LABCELL_X22_Y49_N54  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[2]                                                                                                                                                                                                                                     ; FF_X27_Y47_N26       ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[4]                                                                                                                                                                                                                                     ; FF_X26_Y47_N23       ; 29      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[8]                                                                                                                                                                                                                                     ; FF_X26_Y47_N35       ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[90]~0                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y49_N24  ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|_~5                                                                                                                                                                                                                ; LABCELL_X9_Y44_N0    ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|_~6                                                                                                                                                                                                                ; LABCELL_X7_Y41_N51   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|valid_rreq                                                                                                                                                                                                         ; LABCELL_X10_Y48_N54  ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|valid_wreq                                                                                                                                                                                                         ; LABCELL_X7_Y41_N21   ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|_~5                                                                                                                                                                                                                    ; LABCELL_X16_Y50_N18  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|_~6                                                                                                                                                                                                                    ; MLABCELL_X13_Y50_N21 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|valid_rreq~1                                                                                                                                                                                                           ; LABCELL_X10_Y48_N30  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|valid_wreq                                                                                                                                                                                                             ; MLABCELL_X13_Y50_N45 ; 32      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|_~5                                                                                                                                                                                                                    ; MLABCELL_X13_Y45_N9  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|_~6                                                                                                                                                                                                                    ; LABCELL_X11_Y45_N18  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|valid_rreq~3                                                                                                                                                                                                           ; LABCELL_X11_Y45_N48  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|valid_wreq                                                                                                                                                                                                             ; LABCELL_X11_Y48_N3   ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|cfgctl_addr_strobe                                                                                                                                                                                                                                                                                              ; FF_X11_Y39_N26       ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|rstn_rr                                                                                                                                                                                                                                                                                                         ; FF_X11_Y43_N23       ; 1772    ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|rxm_read_data_valid                                                                                                                                                                                                                                                                                             ; LABCELL_X26_Y33_N51  ; 18      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|comb~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X15_Y28_N15  ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[31]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y37_N51  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|length[28]~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X3_Y47_N24  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|reads_pending~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X3_Y48_N24  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|_~1                                                                                                                                                                                                                              ; LABCELL_X35_Y13_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|_~2                                                                                                                                                                                                                              ; LABCELL_X38_Y12_N21  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|address[9]~0                                                                                                                                                                                                                                                                                                 ; MLABCELL_X36_Y23_N51 ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|read_fifo                                                                                                                                                                                                                                                                                                    ; MLABCELL_X36_Y24_N57 ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|_~4                                                                                                                                                                                                                           ; MLABCELL_X36_Y24_N3  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|_~8                                                                                                                                                                                                                           ; LABCELL_X39_Y25_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X21_Y36_N14       ; 395     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block|Mux4~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y32_N42  ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block|control[15]~8                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y32_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block|control[18]~9                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y32_N51  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block|control[1]                                                                                                                                                                                                                                                                                                      ; FF_X31_Y40_N35       ; 39      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block|control[30]~10                                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y32_N27  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block|control[7]~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X34_Y36_N30  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block|readdata_d1[22]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X35_Y32_N30  ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block|sw_reset                                                                                                                                                                                                                                                                                                        ; FF_X31_Y40_N41       ; 59      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ram_block1a120~FITTER_CREATED_COMB_LOGIC                                                                                                                                                     ; MLABCELL_X53_Y43_N24 ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ram_block1a120~FITTER_CREATED_COMB_LOGIC_1                                                                                                                                                   ; MLABCELL_X41_Y43_N15 ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|internal_used[6]~0                                                                                                                                                                                                                                ; LABCELL_X37_Y42_N6   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|read_address[5]~0                                                                                                                                                                                                                                 ; LABCELL_X38_Y42_N12  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[5]~0                                                                                                                                                                                                                                ; LABCELL_X38_Y42_N27  ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[6]~0                                                                                                                                                                                                                               ; LABCELL_X38_Y40_N54  ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[4]~0                                                                                                                                                                                                                                ; LABCELL_X38_Y40_N3   ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|pop_read_fifo~0                                                                                                                                                                                                                                                                               ; LABCELL_X37_Y42_N15  ; 51      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|address_counter[13]~0                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X53_Y46_N48 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[12]~1                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X55_Y45_N57 ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_counter[3]~13                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X55_Y45_N27 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|length_sync_reset                                                                                                                                                                                                                                                                                                                               ; LABCELL_X56_Y46_N21  ; 31      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|pending_reads_counter[8]~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X55_Y46_N57 ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|_~4                                                                                                                                                                                                                                                                ; LABCELL_X48_Y39_N21  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|_~5                                                                                                                                                                                                                                                                ; LABCELL_X14_Y37_N36  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                 ; MLABCELL_X29_Y39_N33 ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|address_counter[25]~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X28_Y40_N24  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|fifo_write                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X29_Y39_N48 ; 34      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|go                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y40_N57  ; 49      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[3]~12                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y40_N0   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_counter[6]~1                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y40_N48  ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|length_sync_reset~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y40_N24  ; 29      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|_~4                                                                                                                                                                                                                                                              ; LABCELL_X28_Y42_N21  ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|_~9                                                                                                                                                                                                                                                              ; LABCELL_X14_Y41_N24  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                               ; MLABCELL_X13_Y41_N18 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|write_burst_control:the_write_burst_control|always2~0                                                                                                                                                                                                                                                                                         ; LABCELL_X28_Y41_N42  ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|write_burst_control:the_write_burst_control|burst_begin_quickly~4                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y41_N54  ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|write_burst_control:the_write_burst_control|burst_begin~5                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y41_N51  ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|write_burst_control:the_write_burst_control|burst_counter[1]~0                                                                                                                                                                                                                                                                                ; LABCELL_X28_Y41_N45  ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LABCELL_X32_Y23_N18  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                   ; FF_X34_Y20_N2        ; 6       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y49_N15  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y25_N33  ; 9       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y49_N36  ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y49_N39  ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y49_N51  ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y49_N45  ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y49_N24  ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y49_N48  ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y49_N21  ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y49_N30  ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                                               ; FF_X34_Y49_N10       ; 5       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                               ; FF_X35_Y49_N5        ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y49_N0   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                               ; FF_X35_Y49_N14       ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                               ; FF_X35_Y49_N17       ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                               ; FF_X35_Y49_N8        ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                               ; FF_X35_Y49_N11       ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                               ; FF_X35_Y49_N44       ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                               ; FF_X35_Y49_N47       ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                                                                                      ; FF_X32_Y22_N5        ; 133     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                          ; FF_X30_Y46_N2        ; 249     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                                                                                        ; LABCELL_X30_Y46_N15  ; 114     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                          ; LABCELL_X32_Y23_N15  ; 69      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                              ; FF_X32_Y26_N17       ; 152     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                        ; FF_X23_Y24_N20       ; 42      ; Clock enable, Sync. load, Write enable  ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X53_Y44_N53       ; 73      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                                                          ; MLABCELL_X36_Y42_N39 ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X3_Y39_N41        ; 30      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                                                          ; LABCELL_X27_Y28_N18  ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X34_Y26_N42  ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X32_Y25_N20       ; 95      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X32_Y34_N9   ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X36_Y42_N2        ; 58      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X30_Y35_N36  ; 55      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X27_Y39_N44       ; 118     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                        ; MLABCELL_X36_Y43_N48 ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X37_Y39_N14       ; 80      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X24_Y41_N56       ; 208     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                                                          ; LABCELL_X35_Y43_N9   ; 101     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|full1~1                                                                                                                                                                                                                                                          ; LABCELL_X32_Y22_N18  ; 97      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                                                          ; LABCELL_X28_Y45_N24  ; 65      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full1~1                                                                                                                                                                                                                                                          ; LABCELL_X24_Y27_N45  ; 65      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X31_Y28_N42  ; 59      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                                ; FF_X22_Y31_N41       ; 123     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                      ; LABCELL_X31_Y28_N48  ; 49      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                              ; LABCELL_X31_Y27_N24  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                       ; LABCELL_X19_Y25_N39  ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                           ; FF_X32_Y27_N26       ; 39      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                   ; FF_X32_Y28_N2        ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                   ; LABCELL_X34_Y43_N0   ; 79      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                    ; LABCELL_X37_Y45_N39  ; 107     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                        ; FF_X34_Y45_N44       ; 66      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                ; FF_X34_Y43_N20       ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_read_avalon_master_agent|av_readdatavalid~0                                                                                                                                                                                                                                                                         ; LABCELL_X34_Y20_N54  ; 23      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|address_register[9]~1                                                                                                                                                                                                                                             ; LABCELL_X54_Y46_N54  ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|always4~0                                                                                                                                                                                                                                                         ; LABCELL_X54_Y45_N42  ; 41      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_read_master_0_data_read_master_translator|burst_stalled~0                                                                                                                                                                                                                                                   ; MLABCELL_X55_Y47_N42 ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|address_register[28]~1                                                                                                                                                                                                                                          ; MLABCELL_X29_Y40_N51 ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|always4~0                                                                                                                                                                                                                                                       ; LABCELL_X31_Y40_N12  ; 44      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctl_0_dma_write_master_0_data_write_master_translator|burst_stalled~0                                                                                                                                                                                                                                                 ; LABCELL_X32_Y40_N45  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|address_register[3]~0                                                                                                                                                                                                                                                          ; MLABCELL_X23_Y30_N54 ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|always4~0                                                                                                                                                                                                                                                                      ; LABCELL_X21_Y31_N48  ; 13      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|burst_stalled~0                                                                                                                                                                                                                                                                ; LABCELL_X22_Y31_N57  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|burstcount_register_lint[9]~1                                                                                                                                                                                                                                                  ; LABCELL_X22_Y31_N54  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                           ; LABCELL_X32_Y23_N42  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|first_packet_beat                                                                                                                                                                                                                                   ; LABCELL_X32_Y22_N54  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                                  ; LABCELL_X32_Y23_N0   ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y22_N24  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                        ; LABCELL_X30_Y49_N39  ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|first_packet_beat                                                                                                                                                                                                                                ; LABCELL_X35_Y49_N27  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_txs_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                               ; LABCELL_X31_Y49_N18  ; 30      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctl_0_dma_read_master_0_data_read_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                                            ; MLABCELL_X53_Y44_N27 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctl_0_dma_read_master_0_data_read_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                         ; MLABCELL_X53_Y44_N30 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_read_master_0_data_read_master_to_onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg~1                                                                                                                                                                                                                          ; MLABCELL_X53_Y42_N57 ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_read_master_0_data_read_master_to_onchip_memory2_0_s1_cmd_width_adapter|count~0                                                                                                                                                                                                                                 ; MLABCELL_X36_Y42_N18 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_read_master_0_data_read_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                 ; FF_X36_Y42_N56       ; 42      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_read_master_0_data_read_master_to_pcie_cv_hip_avmm_0_txs_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                        ; MLABCELL_X53_Y44_N57 ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_read_master_0_data_read_master_to_pcie_cv_hip_avmm_0_txs_cmd_width_adapter|use_reg                                                                                                                                                                                                                              ; FF_X36_Y42_N53       ; 47      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_onchip_memory2_0_s1_cmd_width_adapter|byte_cnt_reg~1                                                                                                                                                                                                                        ; LABCELL_X15_Y36_N51  ; 114     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_onchip_memory2_0_s1_cmd_width_adapter|count~1                                                                                                                                                                                                                               ; LABCELL_X27_Y39_N39  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                               ; FF_X27_Y39_N53       ; 170     ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_pcie_cv_hip_avmm_0_txs_cmd_width_adapter|byte_cnt_reg~0                                                                                                                                                                                                                     ; MLABCELL_X23_Y41_N3  ; 95      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ctl_0_dma_write_master_0_data_write_master_to_pcie_cv_hip_avmm_0_txs_cmd_width_adapter|use_reg                                                                                                                                                                                                                            ; FF_X34_Y41_N41       ; 179     ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_pcie_cv_hip_avmm_0_rxm_bar0_rsp_width_adapter|always10~0                                                                                                                                                                                                                                           ; LABCELL_X32_Y22_N42  ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_rxm_bar0_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg~1                                                                                                                                                                                                                                        ; LABCELL_X31_Y30_N51  ; 52      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_rxm_bar0_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                              ; FF_X22_Y31_N50       ; 106     ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[4]~0                                                                                                                                                                                                                                                            ; LABCELL_X30_Y28_N30  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y28_N18  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                    ; LABCELL_X37_Y43_N6   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                        ; FF_X37_Y43_N41       ; 106     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X36_Y43_N54 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid~0                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y21_N33  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|q_sys_mm_interconnect_0_rsp_demux:rsp_demux|src3_valid~0                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y21_N36  ; 97      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y32_N39  ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_csr_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                  ; FF_X37_Y31_N16       ; 4       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                  ; LABCELL_X47_Y41_N57  ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                 ; MLABCELL_X29_Y34_N45 ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                ; FF_X28_Y36_N5        ; 4       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                          ; FF_X28_Y36_N26       ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[39]                                                                                                                                                                                                                                                      ; FF_X36_Y32_N17       ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                          ; FF_X39_Y32_N53       ; 129     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                                                        ; LABCELL_X39_Y32_N15  ; 59      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                                                                                          ; FF_X37_Y32_N23       ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X45_Y42_N21  ; 98      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                          ; FF_X45_Y41_N47       ; 209     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X47_Y38_N27  ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_005|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                          ; FF_X47_Y38_N56       ; 49      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                              ; FF_X27_Y36_N14       ; 148     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                                                            ; LABCELL_X27_Y36_N18  ; 66      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X19_Y32_N50       ; 207     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                                                          ; MLABCELL_X29_Y32_N3  ; 101     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X38_Y34_N17       ; 176     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                                                          ; LABCELL_X38_Y34_N36  ; 88      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X41_Y40_N26       ; 149     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                                                                                          ; LABCELL_X42_Y40_N30  ; 74      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                                ; FF_X29_Y35_N56       ; 195     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                                                              ; MLABCELL_X29_Y35_N39 ; 98      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                     ; LABCELL_X38_Y34_N33  ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                             ; LABCELL_X38_Y34_N9   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                      ; LABCELL_X42_Y34_N27  ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                          ; FF_X43_Y34_N38       ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                  ; FF_X41_Y34_N2        ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                        ; LABCELL_X44_Y42_N33  ; 93      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                         ; LABCELL_X44_Y39_N39  ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                             ; FF_X41_Y41_N56       ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                     ; FF_X44_Y39_N8        ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                   ; LABCELL_X27_Y35_N12  ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                           ; LABCELL_X26_Y35_N21  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                    ; LABCELL_X27_Y35_N0   ; 49      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                        ; FF_X27_Y34_N26       ; 50      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                ; FF_X26_Y35_N56       ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[14]~0                                                                                                                                                                                                                                                         ; LABCELL_X14_Y32_N12  ; 31      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|always4~0                                                                                                                                                                                                                                                                      ; LABCELL_X14_Y32_N18  ; 13      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|burst_stalled~0                                                                                                                                                                                                                                                                ; LABCELL_X14_Y32_N24  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|burstcount_register_lint[4]~0                                                                                                                                                                                                                                                  ; LABCELL_X14_Y32_N21  ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                          ; LABCELL_X37_Y32_N0   ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|first_packet_beat~0                                                                                                                                                                                                                ; LABCELL_X37_Y31_N9   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                                   ; LABCELL_X37_Y31_N0   ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_csr_agent|m0_read                                                                                                                                                                                                                                                                          ; LABCELL_X39_Y32_N54  ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                             ; LABCELL_X47_Y41_N33  ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_agent|m0_write                                                                                                                                                                                                                                                            ; MLABCELL_X46_Y41_N21 ; 7       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|first_packet_beat~0                                                                                                                                                                                                                              ; MLABCELL_X29_Y34_N51 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                                                 ; MLABCELL_X29_Y34_N30 ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|comb~0                                                                                                                                                                                                                                                                                         ; LABCELL_X28_Y36_N18  ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:pcie_cv_hip_avmm_0_rxm_bar2_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                                         ; LABCELL_X21_Y32_N18  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_cmd_width_adapter|address_reg~1                                                                                                                                                                                                                                                      ; LABCELL_X38_Y34_N21  ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                            ; FF_X38_Y34_N5        ; 96      ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_csr_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                         ; LABCELL_X32_Y32_N45  ; 41      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                               ; LABCELL_X43_Y41_N39  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                               ; LABCELL_X43_Y41_N0   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~7                                                                                                                                                                                      ; LABCELL_X44_Y40_N12  ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|always10~0                                                                                                                                                                                                                                            ; LABCELL_X44_Y40_N42  ; 64      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|always9~0                                                                                                                                                                                                                                             ; LABCELL_X43_Y40_N9   ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|count[2]~0                                                                                                                                                                                                                                            ; LABCELL_X43_Y41_N48  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|count[3]~1                                                                                                                                                                                                                                            ; LABCELL_X43_Y40_N57  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|count_eq_zero                                                                                                                                                                                                                                         ; FF_X43_Y40_N26       ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|p1_push_data_to_output[0]~1                                                                                                                                                                                                                           ; LABCELL_X43_Y40_N15  ; 97      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_cmd_width_adapter|unaligned_read                                                                                                                                                                                                                                        ; LABCELL_X42_Y40_N15  ; 109     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ctl_0_modular_sgdma_dispatcher_0_descriptor_slave_rsp_width_adapter|use_reg                                                                                                                                                                                                                                               ; FF_X47_Y38_N5        ; 24      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                    ; MLABCELL_X29_Y35_N33 ; 54      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                          ; FF_X29_Y35_N5        ; 105     ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y33_N39  ; 41      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio_coder_rst_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                       ; LABCELL_X38_Y29_N57  ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio_coder_rst_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                      ; FF_X39_Y28_N29       ; 4       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio_encoder_start_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X41_Y26_N39 ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pio_encoder_start_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                  ; FF_X41_Y26_N52       ; 4       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                      ; MLABCELL_X36_Y30_N45 ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                          ; FF_X36_Y30_N8        ; 65      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                                                                                          ; LABCELL_X38_Y27_N15  ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                              ; FF_X35_Y26_N38       ; 64      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X19_Y29_N50       ; 55      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0~2                                                                                                                                                                                                                                                          ; LABCELL_X22_Y29_N3   ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                            ; FF_X36_Y29_N47       ; 49      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                                                          ; LABCELL_X37_Y28_N51  ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                                                                                                ; FF_X36_Y29_N2        ; 51      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                                                                                              ; MLABCELL_X36_Y29_N3  ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                         ; LABCELL_X37_Y28_N27  ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                                 ; MLABCELL_X36_Y28_N15 ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                          ; LABCELL_X38_Y30_N51  ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                              ; FF_X35_Y28_N44       ; 29      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_coder_rst_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                      ; FF_X36_Y28_N38       ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                     ; MLABCELL_X36_Y29_N24 ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                             ; LABCELL_X38_Y26_N57  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                      ; LABCELL_X38_Y26_N45  ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                          ; FF_X36_Y25_N8        ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pio_encoder_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                  ; FF_X37_Y26_N26       ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[11]~0                                                                                                                                                                                                                                                         ; MLABCELL_X18_Y30_N24 ; 36      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[11]~1                                                                                                                                                                                                                                                         ; MLABCELL_X18_Y30_N0  ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|always4~0                                                                                                                                                                                                                                                                      ; MLABCELL_X18_Y29_N54 ; 12      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_coder_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|first_packet_beat~0                                                                                                                                                                                                                                    ; LABCELL_X39_Y28_N9   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_coder_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                                                       ; LABCELL_X39_Y28_N24  ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_coder_rst_s1_agent|comb~0                                                                                                                                                                                                                                                                                               ; LABCELL_X39_Y28_N21  ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_encoder_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|first_packet_beat~0                                                                                                                                                                                                                                ; MLABCELL_X41_Y27_N51 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_encoder_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                                                   ; MLABCELL_X41_Y26_N48 ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pio_encoder_start_s1_agent|comb~0                                                                                                                                                                                                                                                                                           ; LABCELL_X39_Y26_N51  ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pcie_cv_hip_avmm_0_rxm_bar4_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                                         ; LABCELL_X19_Y29_N54  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pcie_cv_hip_avmm_0_rxm_bar4_limiter|save_dest_id~2                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y29_N51  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_coder_rst_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y28_N15  ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_coder_rst_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                ; FF_X37_Y28_N47       ; 33      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_encoder_start_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                                                      ; MLABCELL_X36_Y29_N48 ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pio_encoder_start_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                            ; FF_X36_Y29_N41       ; 33      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                                                       ; LABCELL_X14_Y2_N9    ; 2       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                                          ; LABCELL_X14_Y2_N45   ; 7       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                                          ; LABCELL_X14_Y2_N48   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                                                                                          ; LABCELL_X14_Y2_N39   ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                                                          ; LABCELL_X14_Y2_N12   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~0                                                                                                                                                                                                                                                ; LABCELL_X11_Y2_N54   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]~0                                                                                                                                                                                                                                               ; LABCELL_X10_Y2_N30   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2                                                                                                                                                                                                      ; LABCELL_X2_Y2_N54    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1                                                                                                                                                                                                 ; LABCELL_X2_Y2_N39    ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_pio_coder_rst:pio_coder_rst|always0~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y29_N27  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_pio_coder_rst:pio_coder_rst|data_out                                                                                                                                                                                                                                                                                                                                                      ; FF_X14_Y25_N53       ; 9       ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; q_sys:u0|q_sys_pio_coder_rst:pio_encoder_start|always0~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X38_Y27_N30  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; read_state.read                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X11_Y35_N5        ; 35      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                 ; FF_X1_Y1_N29         ; 59      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                                                    ; LABCELL_X2_Y3_N48    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                         ; FF_X7_Y2_N56         ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                         ; LABCELL_X4_Y2_N36    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                           ; FF_X8_Y2_N38         ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1                                                                         ; LABCELL_X7_Y2_N45    ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                           ; FF_X8_Y2_N23         ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3                                                                         ; MLABCELL_X8_Y2_N0    ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                                                                           ; FF_X3_Y1_N38         ; 105     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                                                                           ; FF_X3_Y1_N14         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                                                                           ; MLABCELL_X8_Y2_N3    ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                            ; LABCELL_X2_Y3_N9     ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                              ; LABCELL_X1_Y1_N6     ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                    ; MLABCELL_X6_Y2_N57   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                                                                  ; MLABCELL_X8_Y2_N6    ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3                                                                  ; MLABCELL_X8_Y2_N9    ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2                                                    ; LABCELL_X2_Y3_N3     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                               ; LABCELL_X1_Y1_N36    ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                      ; FF_X1_Y1_N5          ; 16      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                     ; FF_X1_Y1_N11         ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                      ; FF_X1_Y1_N17         ; 79      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0                                                       ; LABCELL_X2_Y3_N24    ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                               ; LABCELL_X1_Y1_N45    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                     ; FF_X1_Y1_N32         ; 77      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                   ; LABCELL_X2_Y3_N0     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                                                                    ; MLABCELL_X3_Y7_N9    ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                                                                    ; LABCELL_X2_Y4_N51    ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                                     ; FF_X1_Y3_N59         ; 23      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                  ; FF_X6_Y5_N4          ; 102     ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                                                        ; LABCELL_X4_Y4_N21    ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y7_N27    ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X3_Y4_N42   ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                                  ; LABCELL_X7_Y3_N15    ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                    ; FF_X2_Y5_N2          ; 621     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y4_N12   ; 23      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~1                                                                                                                                                                                                                                            ; LABCELL_X4_Y4_N24    ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]~1                                                                                                                                                                                                                                      ; LABCELL_X2_Y7_N33    ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                                                               ; LABCELL_X2_Y7_N24    ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                                ; LABCELL_X2_Y7_N39    ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                                               ; LABCELL_X2_Y7_N12    ; 35      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                                                    ; LABCELL_X2_Y5_N21    ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                          ; MLABCELL_X6_Y3_N42   ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1bi:auto_generated|cout_actual                                                                                                               ; LABCELL_X4_Y3_N9     ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_19i:auto_generated|cout_actual                                                                                                                              ; MLABCELL_X6_Y5_N27   ; 5       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                                                                 ; LABCELL_X2_Y7_N54    ; 1       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                                           ; LABCELL_X7_Y5_N21    ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                                                              ; MLABCELL_X6_Y3_N45   ; 485     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                                ; MLABCELL_X6_Y3_N36   ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                                                                       ; LABCELL_X2_Y5_N24    ; 1       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                                                                    ; LABCELL_X2_Y5_N12    ; 5       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                                                                       ; LABCELL_X2_Y5_N15    ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~5                                                                                                                                                                                                                                                           ; MLABCELL_X3_Y4_N24   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~1                                                                                                                                                                                                                                                      ; MLABCELL_X3_Y4_N27   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                                        ; LABCELL_X4_Y4_N36    ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]~0                                                                                                                                                                                                                                                                        ; LABCELL_X4_Y4_N12    ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                                                                       ; LABCELL_X1_Y6_N12    ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y4_N0     ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y4_N54   ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                         ; Location                 ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50_B3B                                                                                                                                                                                                 ; PIN_T13                  ; 7772    ; Global Clock         ; GCLK6            ; --                        ;
; PCIE_REFCLK_p~input~FITTER_INSERTED                                                                                                                                                                          ; REFCLKDIVIDER_X0_Y15_N31 ; 4       ; Global Clock         ; GCLK2            ; --                        ;
; encoder_rst                                                                                                                                                                                                  ; FF_X38_Y12_N5            ; 4097    ; Global Clock         ; GCLK4            ; --                        ;
; q_sys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                   ; FF_X1_Y58_N14            ; 6330    ; Global Clock         ; GCLK1            ; --                        ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout ; HIP_X1_Y22_N0            ; 9443    ; Global Clock         ; GCLK3            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                  ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------+---------+
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|rstn_rr                      ; 1772    ;
; altera_internal_jtag~TCKUTAP                                                                                          ; 994     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; 621     ;
; net_encoder:net_encoder0|mulsrst                                                                                      ; 587     ;
; net_encoder:net_encoder0|sumCount[3]                                                                                  ; 579     ;
; net_encoder:net_encoder0|sumCount[2]                                                                                  ; 578     ;
; net_encoder:net_encoder0|sumCount[1]                                                                                  ; 578     ;
; net_encoder:net_encoder0|sumCount[0]                                                                                  ; 578     ;
; ~GND                                                                                                                  ; 564     ;
+-----------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                           ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                   ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ALTSYNCRAM                                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None                  ; M10K_X72_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_er22:auto_generated|ALTSYNCRAM              ; M10K block ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; db/reconfig_map_0.mif ; M10K_X5_Y54_N0, M10K_X5_Y51_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ALTSYNCRAM                            ; AUTO       ; Single Port      ; Single Clock ; 8            ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256    ; 8                           ; 32                          ; --                          ; --                          ; 256                 ; 1           ; 0     ; None                  ; M10K_X25_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ALTSYNCRAM                            ; AUTO       ; Single Port      ; Single Clock ; 8            ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256    ; 8                           ; 32                          ; --                          ; --                          ; 256                 ; 1           ; 0     ; None                  ; M10K_X25_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|altsyncram_7hn1:FIFOram|ALTSYNCRAM                ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 82           ; 16           ; 82           ; yes                    ; no                      ; yes                    ; yes                     ; 1312   ; 16                          ; 79                          ; 16                          ; 79                          ; 1264                ; 2           ; 0     ; None                  ; M10K_X12_Y32_N0, M10K_X12_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 66           ; 512          ; 66           ; yes                    ; no                      ; yes                    ; no                      ; 33792  ; 512                         ; 65                          ; 512                         ; 65                          ; 33280               ; 4           ; 0     ; None                  ; M10K_X12_Y27_N0, M10K_X12_Y28_N0, M10K_X12_Y29_N0, M10K_X12_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|ALTSYNCRAM                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 57           ; 16           ; 57           ; yes                    ; no                      ; yes                    ; yes                     ; 912    ; 16                          ; 55                          ; 16                          ; 55                          ; 880                 ; 1           ; 1     ; None                  ; M10K_X25_Y46_N0, LAB_X23_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ALTSYNCRAM ; AUTO       ; True Dual Port   ; Single Clock ; 2            ; 64           ; 2            ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 2                           ; 64                          ; 2                           ; 64                          ; 128                 ; 4           ; 0     ; None                  ; M10K_X25_Y45_N0, M10K_X12_Y43_N0, M10K_X25_Y44_N0, M10K_X12_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|altsyncram_chn1:FIFOram|ALTSYNCRAM                    ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 66           ; 16           ; 66           ; yes                    ; no                      ; yes                    ; yes                     ; 1056   ; 16                          ; 66                          ; 16                          ; 66                          ; 1056                ; 2           ; 0     ; None                  ; M10K_X5_Y40_N0, M10K_X5_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_i391:auto_generated|a_dpfifo_p991:dpfifo|altsyncram_lgn1:FIFOram|ALTSYNCRAM                    ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 10           ; 16           ; 10           ; yes                    ; no                      ; no                     ; yes                     ; 160    ; 16                          ; 10                          ; 16                          ; 10                          ; 160                 ; 0           ; 1     ; None                  ; LAB_X29_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                      ;                 ;                 ;          ;                        ;                                             ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_8vn1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 64           ; 128          ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 128                         ; 64                          ; 128                         ; 64                          ; 8192                ; 2           ; 0     ; None                  ; M10K_X25_Y31_N0, M10K_X25_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|altsyncram_1in1:FIFOram|ALTSYNCRAM                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 99           ; 64           ; 99           ; yes                    ; no                      ; yes                    ; yes                     ; 6336   ; 64                          ; 97                          ; 64                          ; 97                          ; 6208                ; 3           ; 0     ; None                  ; M10K_X12_Y47_N0, M10K_X5_Y48_N0, M10K_X5_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|altsyncram_nhn1:FIFOram|ALTSYNCRAM                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 99           ; 16           ; 99           ; yes                    ; no                      ; yes                    ; yes                     ; 1584   ; 16                          ; 98                          ; 16                          ; 98                          ; 1568                ; 2           ; 1     ; None                  ; M10K_X12_Y49_N0, M10K_X12_Y48_N0, LAB_X8_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|altsyncram_hhn1:FIFOram|ALTSYNCRAM                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 64                          ; 64                          ; 64                          ; 4096                ; 2           ; 0     ; None                  ; M10K_X12_Y46_N0, M10K_X12_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ALTSYNCRAM                                                                     ; AUTO       ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                  ; M10K_X40_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ALTSYNCRAM                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None                  ; M10K_X40_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ALTSYNCRAM                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 64                          ; 44                          ; 64                          ; 44                          ; 2816                ; 2           ; 2     ; None                  ; M10K_X52_Y43_N0, M10K_X52_Y42_N0, LAB_X53_Y40_N0, LAB_X53_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; q_sys:u0|q_sys_ctl_0:ctl_0|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_36j1:auto_generated|ALTSYNCRAM                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 64                          ; 44                          ; 64                          ; 44                          ; 2816                ; 2           ; 0     ; None                  ; M10K_X40_Y41_N0, M10K_X40_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; q_sys:u0|q_sys_ctl_0:ctl_0|read_master:dma_read_master_0|scfifo:the_master_to_st_fifo|scfifo_gt61:auto_generated|a_dpfifo_n371:dpfifo|altsyncram_jnn1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 256          ; 150          ; 256          ; 150          ; yes                    ; no                      ; yes                    ; yes                     ; 38400  ; 256                         ; 128                         ; 256                         ; 128                         ; 32768               ; 4           ; 0     ; None                  ; M10K_X12_Y36_N0, M10K_X12_Y38_N0, M10K_X12_Y37_N0, M10K_X12_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; q_sys:u0|q_sys_ctl_0:ctl_0|write_master:dma_write_master_0|scfifo:the_st_to_master_fifo|scfifo_ht61:auto_generated|a_dpfifo_o371:dpfifo|altsyncram_lnn1:FIFOram|ALTSYNCRAM                                                                                                     ; AUTO       ; Simple Dual Port ; Single Clock ; 256          ; 142          ; 256          ; 142          ; yes                    ; no                      ; yes                    ; yes                     ; 36352  ; 256                         ; 128                         ; 256                         ; 128                         ; 32768               ; 4           ; 0     ; None                  ; M10K_X12_Y40_N0, M10K_X12_Y42_N0, M10K_X12_Y41_N0, M10K_X12_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; q_sys:u0|q_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ALTSYNCRAM                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 16                          ; 64                          ; 16                          ; 64                          ; 1024                ; 2           ; 0     ; None                  ; M10K_X25_Y26_N0, M10K_X25_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; q_sys:u0|q_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kdn1:auto_generated|altsyncram_9uh2:altsyncram1|ALTSYNCRAM                                                                                                                               ; AUTO       ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2           ; 0     ; None                  ; M10K_X25_Y20_N0, M10K_X25_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6l84:auto_generated|ALTSYNCRAM                                                                          ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 2048         ; 486          ; 2048         ; 486          ; yes                    ; no                      ; yes                    ; no                      ; 995328 ; 2048                        ; 486                         ; 2048                        ; 486                         ; 995328              ; 98          ; 0     ; None                  ; M10K_X25_Y13_N0, M10K_X12_Y5_N0, M10K_X57_Y4_N0, M10K_X40_Y16_N0, M10K_X52_Y7_N0, M10K_X57_Y5_N0, M10K_X12_Y3_N0, M10K_X57_Y3_N0, M10K_X40_Y8_N0, M10K_X52_Y5_N0, M10K_X52_Y2_N0, M10K_X25_Y2_N0, M10K_X40_Y2_N0, M10K_X40_Y4_N0, M10K_X25_Y4_N0, M10K_X52_Y8_N0, M10K_X52_Y12_N0, M10K_X52_Y9_N0, M10K_X52_Y11_N0, M10K_X40_Y15_N0, M10K_X52_Y10_N0, M10K_X25_Y3_N0, M10K_X5_Y7_N0, M10K_X5_Y3_N0, M10K_X12_Y7_N0, M10K_X12_Y15_N0, M10K_X5_Y16_N0, M10K_X40_Y18_N0, M10K_X12_Y8_N0, M10K_X5_Y4_N0, M10K_X5_Y18_N0, M10K_X5_Y15_N0, M10K_X5_Y17_N0, M10K_X5_Y21_N0, M10K_X5_Y13_N0, M10K_X5_Y20_N0, M10K_X25_Y22_N0, M10K_X5_Y11_N0, M10K_X5_Y1_N0, M10K_X25_Y1_N0, M10K_X12_Y2_N0, M10K_X12_Y1_N0, M10K_X12_Y11_N0, M10K_X40_Y14_N0, M10K_X40_Y12_N0, M10K_X40_Y9_N0, M10K_X52_Y3_N0, M10K_X52_Y4_N0, M10K_X40_Y6_N0, M10K_X52_Y6_N0, M10K_X25_Y8_N0, M10K_X25_Y12_N0, M10K_X25_Y10_N0, M10K_X12_Y13_N0, M10K_X5_Y8_N0, M10K_X5_Y5_N0, M10K_X5_Y10_N0, M10K_X12_Y16_N0, M10K_X12_Y17_N0, M10K_X12_Y23_N0, M10K_X12_Y22_N0, M10K_X12_Y18_N0, M10K_X25_Y7_N0, M10K_X5_Y19_N0, M10K_X12_Y19_N0, M10K_X25_Y15_N0, M10K_X40_Y11_N0, M10K_X25_Y6_N0, M10K_X52_Y1_N0, M10K_X40_Y3_N0, M10K_X40_Y5_N0, M10K_X57_Y1_N0, M10K_X25_Y11_N0, M10K_X40_Y1_N0, M10K_X40_Y13_N0, M10K_X57_Y2_N0, M10K_X40_Y7_N0, M10K_X25_Y5_N0, M10K_X25_Y9_N0, M10K_X12_Y14_N0, M10K_X25_Y16_N0, M10K_X25_Y19_N0, M10K_X12_Y4_N0, M10K_X25_Y14_N0, M10K_X12_Y6_N0, M10K_X5_Y12_N0, M10K_X12_Y12_N0, M10K_X5_Y14_N0, M10K_X12_Y21_N0, M10K_X40_Y17_N0, M10K_X25_Y17_N0, M10K_X12_Y9_N0, M10K_X5_Y9_N0, M10K_X12_Y10_N0, M10K_X12_Y20_N0, M10K_X5_Y6_N0, M10K_X5_Y2_N0, M10K_X25_Y21_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 38,114 / 721,028 ( 5 % )  ;
; C12 interconnects            ; 1,041 / 30,780 ( 3 % )    ;
; C2 interconnects             ; 12,421 / 303,248 ( 4 % )  ;
; C4 interconnects             ; 8,069 / 140,620 ( 6 % )   ;
; DQS bus muxes                ; 0 / 35 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 35 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 35 ( 0 % )            ;
; Direct links                 ; 4,015 / 721,028 ( < 1 % ) ;
; Global clocks                ; 5 / 16 ( 31 % )           ;
; Horizontal periphery clocks  ; 0 / 96 ( 0 % )            ;
; Local interconnects          ; 8,843 / 227,120 ( 4 % )   ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 1,311 / 30,168 ( 4 % )    ;
; R14/C12 interconnect drivers ; 2,062 / 53,952 ( 4 % )    ;
; R3 interconnects             ; 14,979 / 331,920 ( 5 % )  ;
; R6 interconnects             ; 25,427 / 622,512 ( 4 % )  ;
; Spine clocks                 ; 28 / 480 ( 6 % )          ;
; Wire stub REs                ; 0 / 40,996 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 65           ; 65           ; 0            ; 0            ; 78        ; 65           ; 0            ; 0            ; 0            ; 0            ; 18           ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 16           ; 0            ; 78        ; 78        ; 65           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 78           ; 13           ; 13           ; 78           ; 78           ; 0         ; 13           ; 78           ; 78           ; 78           ; 78           ; 60           ; 62           ; 78           ; 78           ; 78           ; 78           ; 78           ; 62           ; 78           ; 78           ; 78           ; 78           ; 62           ; 78           ; 0         ; 0         ; 13           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; PCIE_TX_p[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_p[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_p[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_p[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLOCK_50_B4A        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50_B5B        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50_B6A        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50_B7A        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50_B8A        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FAN_CTRL            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[8]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[9]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[10]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[11]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[12]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_LDQM           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_UDQM           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CS_n           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_WE_n           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CAS_n          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_RAS_n          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; UART_TX             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; UART_RX             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; UART_CTS            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; UART_RTS            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_WAKE_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SMA_CLKIN           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SMA_CLKOUT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[8]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[9]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[10]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[11]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[12]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[13]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[14]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[15]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_SMBCLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_SMBDAT         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLOCK_50_B3B        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PCIE_REFCLK_p       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_PERST_n        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PCIE_RX_p[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_p[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_p[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_p[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_p[0](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_p[1](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_p[2](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_TX_p[3](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_REFCLK_p(n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_p[0](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_p[1](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_p[2](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; PCIE_RX_p[3](n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                   ; Destination Clock(s)                                                                                                              ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                                                               ; altera_reserved_tck                                                                                                               ; 1204.4            ;
; u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout ; u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout ; 813.2             ;
; CLOCK_50_B3B                                                                                                                      ; CLOCK_50_B3B                                                                                                                      ; 442.3             ;
; CLOCK_50_B3B                                                                                                                      ; u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout ; 323.8             ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                             ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CLOCK_50_B6A                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                ; 4.330             ;
; mw_write_buffer                                                                                                                                                                                                                                                                                                                                     ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[7]                                                                                                             ; 3.717             ;
; mw_buffer_data[0]                                                                                                                                                                                                                                                                                                                                   ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                ; 3.552             ;
; mw_buffer_data[2]                                                                                                                                                                                                                                                                                                                                   ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                ; 3.552             ;
; mw_buffer_data[6]                                                                                                                                                                                                                                                                                                                                   ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a6~porta_datain_reg0                                                                                                ; 3.552             ;
; mw_buffer_data[7]                                                                                                                                                                                                                                                                                                                                   ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a7~porta_datain_reg0                                                                                                ; 3.552             ;
; mw_buffer_data[9]                                                                                                                                                                                                                                                                                                                                   ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a9~porta_datain_reg0                                                                                                ; 3.552             ;
; mw_buffer_data[10]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a10~porta_datain_reg0                                                                                               ; 3.552             ;
; mw_buffer_data[8]                                                                                                                                                                                                                                                                                                                                   ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a8~porta_datain_reg0                                                                                                ; 3.552             ;
; mw_buffer_data[20]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a20~porta_datain_reg0                                                                                               ; 3.552             ;
; mw_buffer_data[18]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a18~porta_datain_reg0                                                                                               ; 3.552             ;
; mw_buffer_data[30]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a30~porta_datain_reg0                                                                                               ; 3.552             ;
; mw_buffer_data[1]                                                                                                                                                                                                                                                                                                                                   ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a1~porta_datain_reg0                                                                                                ; 3.542             ;
; mw_buffer_data[5]                                                                                                                                                                                                                                                                                                                                   ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                ; 3.542             ;
; mw_buffer_data[4]                                                                                                                                                                                                                                                                                                                                   ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a4~porta_datain_reg0                                                                                                ; 3.542             ;
; mw_buffer_data[3]                                                                                                                                                                                                                                                                                                                                   ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                ; 3.542             ;
; mw_buffer_data[11]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a11~porta_datain_reg0                                                                                               ; 3.542             ;
; mw_buffer_data[22]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a22~porta_datain_reg0                                                                                               ; 3.542             ;
; mw_buffer_data[21]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a21~porta_datain_reg0                                                                                               ; 3.542             ;
; mw_buffer_data[16]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                               ; 3.542             ;
; mw_buffer_data[26]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a26~porta_datain_reg0                                                                                               ; 3.542             ;
; mw_buffer_data[24]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a24~porta_datain_reg0                                                                                               ; 3.542             ;
; CLOCK_50_B7A                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                ; 3.433             ;
; mw_buffer_data[14]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a14~porta_datain_reg0                                                                                               ; 3.383             ;
; mw_buffer_data[13]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a13~porta_datain_reg0                                                                                               ; 3.383             ;
; mw_buffer_data[12]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                               ; 3.383             ;
; mw_buffer_data[15]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a15~porta_datain_reg0                                                                                               ; 3.383             ;
; mw_buffer_data[19]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a19~porta_datain_reg0                                                                                               ; 3.383             ;
; mw_buffer_data[17]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                               ; 3.383             ;
; mw_buffer_data[23]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a23~porta_datain_reg0                                                                                               ; 3.383             ;
; mw_buffer_data[29]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a29~porta_datain_reg0                                                                                               ; 3.383             ;
; mw_buffer_data[28]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a28~porta_datain_reg0                                                                                               ; 3.383             ;
; mw_buffer_data[27]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a27~porta_datain_reg0                                                                                               ; 3.383             ;
; mw_buffer_data[25]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a25~porta_datain_reg0                                                                                               ; 3.383             ;
; mw_buffer_data[31]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a31~porta_datain_reg0                                                                                               ; 3.383             ;
; CLOCK_50_B8A                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                ; 3.214             ;
; encoder_rst                                                                                                                                                                                                                                                                                                                                         ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|low_addressa[2]                                                                                                                                          ; 3.204             ;
; CLOCK_50_B5B                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                ; 3.173             ;
; mw_control_go                                                                                                                                                                                                                                                                                                                                       ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[1]                                                                                                                                                                                                                            ; 2.970             ;
; mr_control_base[5]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[5]                                                                                                                                                                                                                              ; 2.795             ;
; mr_control_base[25]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[25]                                                                                                                                                                                                                             ; 2.784             ;
; mr_control_base[15]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[15]                                                                                                                                                                                                                             ; 2.779             ;
; mr_control_base[27]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[27]                                                                                                                                                                                                                             ; 2.778             ;
; mr_control_base[13]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[13]                                                                                                                                                                                                                             ; 2.775             ;
; mr_control_base[31]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[31]                                                                                                                                                                                                                             ; 2.774             ;
; mr_control_base[26]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[26]                                                                                                                                                                                                                             ; 2.773             ;
; mr_control_base[22]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[22]                                                                                                                                                                                                                             ; 2.770             ;
; mr_control_base[7]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[7]                                                                                                                                                                                                                              ; 2.769             ;
; mr_control_base[29]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[29]                                                                                                                                                                                                                             ; 2.769             ;
; mr_control_base[11]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[11]                                                                                                                                                                                                                             ; 2.766             ;
; mr_control_base[19]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[19]                                                                                                                                                                                                                             ; 2.765             ;
; mr_control_base[21]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[21]                                                                                                                                                                                                                             ; 2.761             ;
; mr_control_base[2]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[2]                                                                                                                                                                                                                              ; 2.760             ;
; mr_control_base[24]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[24]                                                                                                                                                                                                                             ; 2.754             ;
; mr_control_base[23]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[23]                                                                                                                                                                                                                             ; 2.754             ;
; mr_control_base[4]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[4]                                                                                                                                                                                                                              ; 2.753             ;
; mr_control_base[6]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[6]                                                                                                                                                                                                                              ; 2.749             ;
; mr_control_base[3]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[3]                                                                                                                                                                                                                              ; 2.745             ;
; mr_control_base[10]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[10]                                                                                                                                                                                                                             ; 2.744             ;
; mr_control_base[16]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[16]                                                                                                                                                                                                                             ; 2.744             ;
; mr_control_base[12]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[12]                                                                                                                                                                                                                             ; 2.738             ;
; mr_control_base[18]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[18]                                                                                                                                                                                                                             ; 2.736             ;
; mr_control_base[28]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[28]                                                                                                                                                                                                                             ; 2.733             ;
; mr_control_base[20]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[20]                                                                                                                                                                                                                             ; 2.731             ;
; mr_control_base[30]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[30]                                                                                                                                                                                                                             ; 2.727             ;
; mr_control_base[8]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[8]                                                                                                                                                                                                                              ; 2.724             ;
; mr_control_base[17]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[17]                                                                                                                                                                                                                             ; 2.576             ;
; mr_control_base[9]                                                                                                                                                                                                                                                                                                                                  ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[9]                                                                                                                                                                                                                              ; 2.576             ;
; any_rstn_rr                                                                                                                                                                                                                                                                                                                                         ; q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[0]                                                                                                                  ; 2.572             ;
; mr_control_base[14]                                                                                                                                                                                                                                                                                                                                 ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[14]                                                                                                                                                                                                                             ; 2.551             ;
; mr_control_go                                                                                                                                                                                                                                                                                                                                       ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|length[5]                                                                                                                                                                                                                               ; 2.432             ;
; CLOCK_50_B3B                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]                                                                                                                                                                                                                                                                              ; 2.238             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] ; 1.854             ;
; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|low_addressa[2]                                                                                                                                                             ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|low_addressa[2]                                                                                                                                          ; 1.804             ;
; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_kgb:rd_ptr_msb|counter_reg_bit[1]                                                                                                                                      ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|low_addressa[2]                                                                                                                                          ; 1.804             ;
; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|low_addressa[1]                                                                                                                                                             ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|low_addressa[1]                                                                                                                                          ; 1.800             ;
; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_kgb:rd_ptr_msb|counter_reg_bit[0]                                                                                                                                      ; q_sys:u0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|low_addressa[1]                                                                                                                                          ; 1.800             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|empty_dff                                                                                                                                                                ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[31]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[29]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[28]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[27]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[26]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[25]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[24]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[22]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[21]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[20]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[19]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[18]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[17]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[16]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[15]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[14]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[13]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[12]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[11]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[10]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[9]                                                                                                                                                                                                                                               ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[30]                                                                                                                                                                                                                                              ; q_sys:u0|custom_master:master_write|latency_aware_write_master:a_latency_aware_write_master|length[23]                                                                                                                                                                                                                           ; 1.503             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device 5CGXFC9D6F27C7 for design "PCIe_Fundamental"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "q_sys:u0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_er22:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (184025): 9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "PCIE_TX_p[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_p[0](n)". File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 75
    Info (184026): differential I/O pin "PCIE_TX_p[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_p[1](n)". File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 75
    Info (184026): differential I/O pin "PCIE_TX_p[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_p[2](n)". File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 75
    Info (184026): differential I/O pin "PCIE_TX_p[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_p[3](n)". File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 75
    Info (184026): differential I/O pin "PCIE_REFCLK_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_REFCLK_p(n)". File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 74
    Info (184026): differential I/O pin "PCIE_RX_p[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_p[0](n)". File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 76
    Info (184026): differential I/O pin "PCIE_RX_p[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_p[1](n)". File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 76
    Info (184026): differential I/O pin "PCIE_RX_p[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_p[2](n)". File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 76
    Info (184026): differential I/O pin "PCIE_RX_p[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_p[3](n)". File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 76
Info (184020): Starting Fitter periphery placement operations
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout~CLKENA0 with 11190 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): PCIE_REFCLK_p~input~FITTER_INSERTEDCLKENA0 with 4 fanout uses global clock CLKCTRL_G2
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): CLOCK_50_B3B~inputCLKENA0 with 8032 fanout uses global clock CLKCTRL_G6
    Info (11162): q_sys:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 6172 fanout uses global clock CLKCTRL_G0
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): encoder_rst~CLKENA0 with 3901 fanout uses global clock CLKCTRL_G1
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_cal_av
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_av_edge_detect_clk -period 10 [get_registers *alt_cal_av*|*pd*_det|alt_edge_det_ff?]
        Info (332166): set_clock_groups -exclusive -group [get_clocks {alt_cal_av_edge_detect_clk}]
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'q_sys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'q_sys/synthesis/submodules/altera_pci_express.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name PCIE_REFCLK_p PCIE_REFCLK_p
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|refclk} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|refiqclk3} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout}
    Info (332110): create_clock -period 0.800 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.800 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.800 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.800 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 5 -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 5 -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 10 -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|refiqclk3} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_clock -period 8.000 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): set_min_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000
    Info (332110): set_max_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000
    Info (332110): set_min_delay -to [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000
    Info (332110): set_max_delay -to [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000
    Info (332110): set_min_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000
    Info (332110): set_max_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000
    Info (332110): set_min_delay -to [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000
    Info (332110): set_max_delay -to [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000
    Info (332110): set_min_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'q_sys/synthesis/submodules/av_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: 'PCIe_Fundamental.sdc'
Warning (332043): Overwriting existing clock: PCIE_REFCLK_p
Warning (332189): derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|pldclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst|avmmclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44
    Info (332098): From: u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst|avmmclk  to: q_sys:u0|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 60 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 alt_cal_av_edge_detect_clk
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000 CLOCK_50_B3B
    Info (332111):   20.000 CLOCK_50_B4A
    Info (332111):   20.000 CLOCK_50_B5B
    Info (332111):   20.000 CLOCK_50_B6A
    Info (332111):   20.000 CLOCK_50_B7A
    Info (332111):   20.000 CLOCK_50_B8A
    Info (332111):   10.000 PCIE_REFCLK_p
    Info (332111):   20.000 sv_reconfig_pma_testbus_clk_0
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout
    Info (332111):   10.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout
    Info (332111):    0.800 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk
    Info (332111):   10.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout
    Info (332111):    0.800 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b
    Info (332111):   10.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout
    Info (332111):    0.800 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b
    Info (332111):   10.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout
    Info (332111):    0.800 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b
    Info (332111):   10.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout
    Info (332111):    0.800 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.800 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout
    Info (332111):    0.800 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.800 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.800 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    4.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):    8.000 u0|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
Info (176235): Finished register packing
    Extra Info (176218): Packed 96 registers into blocks of type Block RAM
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARD_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CPU_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_WE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_DP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:38
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 44 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 44 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:41
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X12_Y34 to location X23_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:23
Info (11888): Total time spent on timing analysis during the Fitter is 105.17 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 57
    Info (169065): Pin PCIE_SMBCLK has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 72
    Info (169065): Pin PCIE_SMBDAT has a permanently disabled output enable File: /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/PCIe_Fundamental.v Line: 73
Info (144001): Generated suppressed messages file /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/output_files/PCIe_Fundamental.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 203 warnings
    Info: Peak virtual memory: 5073 megabytes
    Info: Processing ended: Wed Oct  2 10:33:53 2019
    Info: Elapsed time: 00:07:01
    Info: Total CPU time (on all processors): 00:29:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/net_encoder_pci/output_files/PCIe_Fundamental.fit.smsg.


