// Seed: 475121616
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7 = 1 ? id_4 : -1;
  wire  id_8;
endmodule
module module_1 #(
    parameter id_8 = 32'd65
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  input wire id_9;
  inout wire _id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_2,
      id_7,
      id_7
  );
  inout logic [7:0] id_1;
  logic [-1 : -1] id_10;
  wire id_11;
  wire id_12;
  assign id_10 = 1;
  wire [-1 : id_8  ==  1] id_13;
  assign id_12 = id_11;
  assign id_1[-1'h0] = id_3;
  wire id_14;
  assign id_13 = id_10;
endmodule
