Running: /esat/micas-data/software/xilinx_ise_14.7/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/testbench_isim_beh.exe -prj /users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/atan_cordic.vhd" into library work
Parsing VHDL file "/users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/rising_edge.vhd" into library work
Parsing VHDL file "/users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/low_pass_filter_22.vhd" into library work
Parsing VHDL file "/users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/difference_and_invert.vhd" into library work
Parsing VHDL file "/users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/atan_cordic_full_circle.vhd" into library work
Parsing VHDL file "/users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/varicode_decoder.vhd" into library work
Parsing VHDL file "/users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/full_simulation.vhd" into library work
Parsing VHDL file "/users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/counter.vhd" into library work
Parsing VHDL file "/users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/top_counter.vhd" into library work
Parsing VHDL file "/users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/top_counter_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102200 KB
Fuse CPU Usage: 1830 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package numeric_std
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity low_pass_filter_22 [low_pass_filter_22_default]
Compiling architecture behavioral of entity atan_cordic [atan_cordic_default]
Compiling architecture behavioral of entity atan_cordic_full_circle [atan_cordic_full_circle_default]
Compiling architecture behavioral of entity rising_edge_block [rising_edge_block_default]
Compiling architecture behavioral of entity difference_and_invert [difference_and_invert_default]
Compiling architecture behavioral of entity full_simulation [full_simulation_default]
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture behavioral of entity varicode_decoder [varicode_decoder_default]
Compiling architecture behavioral of entity top_counter [top_counter_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable /users/students/r0666113/Documents/gmsk100-digital/xilinx/vhdlGroup4FirstRun/testbench_isim_beh.exe
Fuse Memory Usage: 1231296 KB
Fuse CPU Usage: 2630 ms
GCC CPU Usage: 15770 ms
