#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb  9 20:34:24 2020
# Process ID: 19208
# Current directory: C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.runs/synth_1
# Command line: vivado.exe -log FifoModule_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FifoModule_tb.tcl
# Log file: C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.runs/synth_1/FifoModule_tb.vds
# Journal file: C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FifoModule_tb.tcl -notrace
Command: synth_design -top FifoModule_tb -part xc7a50tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5984 
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.srcs/sources_1/new/FifoModule.sv:36]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.srcs/sources_1/new/FifoModule.sv:41]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.srcs/sources_1/new/FifoModule.sv:46]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.srcs/sources_1/new/FifoModule.sv:51]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 517.754 ; gain = 226.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FifoModule_tb' [C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.srcs/sources_1/new/FifoModule_tb.sv:4]
	Parameter MAX_SIZE bound to: 9 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 32 - type: integer 
	Parameter ALMOST_FULL_SIZE bound to: 8 - type: integer 
	Parameter ALMOST_EMPTY_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FifoModule' [C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.srcs/sources_1/new/FifoModule.sv:4]
	Parameter MAX_SIZE bound to: 9 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 32 - type: integer 
	Parameter ALMOST_FULL_SIZE bound to: 8 - type: integer 
	Parameter ALMOST_EMPTY_SIZE bound to: 2 - type: integer 
	Parameter COUNT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FifoModule' (1#1) [C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.srcs/sources_1/new/FifoModule.sv:4]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.srcs/sources_1/new/FifoModule_tb.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'FifoModule_tb' (2#1) [C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.srcs/sources_1/new/FifoModule_tb.sv:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 565.227 ; gain = 274.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 565.227 ; gain = 274.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 565.227 ; gain = 274.281
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.srcs/sources_1/new/FifoModule.sv:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 565.227 ; gain = 274.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FifoModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element dut/queue_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 733.742 ; gain = 442.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 733.742 ; gain = 442.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 733.742 ; gain = 442.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 733.742 ; gain = 442.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 733.742 ; gain = 442.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 733.742 ; gain = 442.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 733.742 ; gain = 442.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 733.742 ; gain = 442.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 733.742 ; gain = 442.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 733.742 ; gain = 442.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 733.742 ; gain = 442.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 733.742 ; gain = 442.797
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 733.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 839.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 839.313 ; gain = 548.367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 839.313 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/arthu/Desktop/robocup-firmware/fpga_new/rc_ports/rc_ports.runs/synth_1/FifoModule_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FifoModule_tb_utilization_synth.rpt -pb FifoModule_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  9 20:34:51 2020...
