{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764281855779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764281855779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 16:17:35 2025 " "Processing started: Thu Nov 27 16:17:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764281855779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1764281855779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModoSecuencial -c ModoSecuencial --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModoSecuencial -c ModoSecuencial --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1764281855779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1764281856156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1764281856156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_general.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_general.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_General " "Found entity 1: Top_General" {  } { { "Top_General.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Top_General.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_downscale_secuencial.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_downscale_secuencial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Downscale_Secuencial " "Found entity 1: Top_Downscale_Secuencial" {  } { { "Top_Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Top_Downscale_Secuencial.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_downscale_secuencial.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_downscale_secuencial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Top_Downscale_Secuencial " "Found entity 1: tb_Top_Downscale_Secuencial" {  } { { "tb_Top_Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/tb_Top_Downscale_Secuencial.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_downscale_simd_proceso.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_downscale_simd_proceso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_downscale_SIMD_Proceso " "Found entity 1: tb_downscale_SIMD_Proceso" {  } { { "tb_downscale_SIMD_Proceso.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/tb_downscale_SIMD_Proceso.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_downscale_secuencial_proceso.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_downscale_secuencial_proceso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_downscale_Secuencial_Proceso " "Found entity 1: tb_downscale_Secuencial_Proceso" {  } { { "tb_downscale_Secuencial_Proceso.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/tb_downscale_Secuencial_Proceso.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modosecuencial.sv 1 1 " "Found 1 design units, including 1 entities, in source file modosecuencial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ModoSecuencial " "Found entity 1: ModoSecuencial" {  } { { "ModoSecuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/ModoSecuencial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modosimd.sv 1 1 " "Found 1 design units, including 1 entities, in source file modosimd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ModoSIMD " "Found entity 1: ModoSIMD" {  } { { "ModoSIMD.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/ModoSIMD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simd_registros.sv 1 1 " "Found 1 design units, including 1 entities, in source file simd_registros.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMD_Registros " "Found entity 1: SIMD_Registros" {  } { { "SIMD_Registros.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/SIMD_Registros.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_SIMD " "Found entity 1: FSM_SIMD" {  } { { "FSM_SIMD.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/FSM_SIMD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_SIMD " "Found entity 1: Top_SIMD" {  } { { "Top_SIMD.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Top_SIMD.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downscale_secuencial.sv 1 1 " "Found 1 design units, including 1 entities, in source file downscale_secuencial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Downscale_Secuencial " "Found entity 1: Downscale_Secuencial" {  } { { "Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Downscale_Secuencial.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_downscale_secuencial.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_downscale_secuencial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Downscale_Secuencial " "Found entity 1: tb_Downscale_Secuencial" {  } { { "tb_Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/tb_Downscale_Secuencial.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downscale_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file downscale_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Downscale_SIMD " "Found entity 1: Downscale_SIMD" {  } { { "Downscale_SIMD.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Downscale_SIMD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_downscale_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_downscale_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Downscale_SIMD " "Found entity 1: tb_Downscale_SIMD" {  } { { "tb_Downscale_SIMD.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/tb_Downscale_SIMD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagememory.sv 1 1 " "Found 1 design units, including 1 entities, in source file imagememory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageMemory " "Found entity 1: ImageMemory" {  } { { "ImageMemory.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/ImageMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagememory_sequentialport.sv 1 1 " "Found 1 design units, including 1 entities, in source file imagememory_sequentialport.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageMemory_SequentialPort " "Found entity 1: ImageMemory_SequentialPort" {  } { { "ImageMemory_SequentialPort.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/ImageMemory_SequentialPort.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagememory_simdport.sv 1 1 " "Found 1 design units, including 1 entities, in source file imagememory_simdport.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageMemory_SIMDPort " "Found entity 1: ImageMemory_SIMDPort" {  } { { "ImageMemory_SIMDPort.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/ImageMemory_SIMDPort.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_imagememory_simdport.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_imagememory_simdport.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ImageMemory_SIMDPort " "Found entity 1: tb_ImageMemory_SIMDPort" {  } { { "tb_ImageMemory_SIMDPort.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/tb_ImageMemory_SIMDPort.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764281862489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764281862489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Downscale_Secuencial " "Elaborating entity \"Top_Downscale_Secuencial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1764281862521 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "image_in Top_Downscale_Secuencial.sv(50) " "Verilog HDL warning at Top_Downscale_Secuencial.sv(50): object image_in used but never assigned" {  } { { "Top_Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Top_Downscale_Secuencial.sv" 50 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1764281862527 "|Top_Downscale_Secuencial"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "image_out Top_Downscale_Secuencial.sv(51) " "Verilog HDL or VHDL warning at Top_Downscale_Secuencial.sv(51): object \"image_out\" assigned a value but never read" {  } { { "Top_Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Top_Downscale_Secuencial.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1764281862527 "|Top_Downscale_Secuencial"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "image_in 0 Top_Downscale_Secuencial.sv(50) " "Net \"image_in\" at Top_Downscale_Secuencial.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "Top_Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Top_Downscale_Secuencial.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1764281862527 "|Top_Downscale_Secuencial"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "image_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"image_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1764281862527 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "image_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"image_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1764281862527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageMemory ImageMemory:mem " "Elaborating entity \"ImageMemory\" for hierarchy \"ImageMemory:mem\"" {  } { { "Top_Downscale_Secuencial.sv" "mem" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Top_Downscale_Secuencial.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764281862527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Downscale_Secuencial Downscale_Secuencial:u_seq " "Elaborating entity \"Downscale_Secuencial\" for hierarchy \"Downscale_Secuencial:u_seq\"" {  } { { "Top_Downscale_Secuencial.sv" "u_seq" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Top_Downscale_Secuencial.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764281862532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Downscale_Secuencial.sv(78) " "Verilog HDL assignment warning at Downscale_Secuencial.sv(78): truncated value with size 32 to match size of target (16)" {  } { { "Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Downscale_Secuencial.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281862568 "|Top_Downscale_Secuencial|Downscale_Secuencial:u_seq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Downscale_Secuencial.sv(79) " "Verilog HDL assignment warning at Downscale_Secuencial.sv(79): truncated value with size 32 to match size of target (16)" {  } { { "Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Downscale_Secuencial.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281862568 "|Top_Downscale_Secuencial|Downscale_Secuencial:u_seq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 Downscale_Secuencial.sv(82) " "Verilog HDL assignment warning at Downscale_Secuencial.sv(82): truncated value with size 8 to match size of target (6)" {  } { { "Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Downscale_Secuencial.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281862568 "|Top_Downscale_Secuencial|Downscale_Secuencial:u_seq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 Downscale_Secuencial.sv(83) " "Verilog HDL assignment warning at Downscale_Secuencial.sv(83): truncated value with size 8 to match size of target (6)" {  } { { "Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Downscale_Secuencial.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281862568 "|Top_Downscale_Secuencial|Downscale_Secuencial:u_seq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Downscale_Secuencial.sv(86) " "Verilog HDL assignment warning at Downscale_Secuencial.sv(86): truncated value with size 32 to match size of target (6)" {  } { { "Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Downscale_Secuencial.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281862568 "|Top_Downscale_Secuencial|Downscale_Secuencial:u_seq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Downscale_Secuencial.sv(87) " "Verilog HDL assignment warning at Downscale_Secuencial.sv(87): truncated value with size 32 to match size of target (6)" {  } { { "Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Downscale_Secuencial.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281862568 "|Top_Downscale_Secuencial|Downscale_Secuencial:u_seq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Downscale_Secuencial.sv(154) " "Verilog HDL assignment warning at Downscale_Secuencial.sv(154): truncated value with size 32 to match size of target (5)" {  } { { "Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Downscale_Secuencial.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281862568 "|Top_Downscale_Secuencial|Downscale_Secuencial:u_seq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Downscale_Secuencial.sv(156) " "Verilog HDL assignment warning at Downscale_Secuencial.sv(156): truncated value with size 32 to match size of target (5)" {  } { { "Downscale_Secuencial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Downscale_Secuencial.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1764281862568 "|Top_Downscale_Secuencial|Downscale_Secuencial:u_seq"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "image_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"image_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1764281862568 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "image_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"image_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1764281862568 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "image_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"image_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1764281862568 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "image_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"image_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1764281862568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModoSecuencial Downscale_Secuencial:u_seq\|ModoSecuencial:u_secuencial " "Elaborating entity \"ModoSecuencial\" for hierarchy \"Downscale_Secuencial:u_seq\|ModoSecuencial:u_secuencial\"" {  } { { "Downscale_Secuencial.sv" "u_secuencial" { Text "C:/Users/gabri/OneDrive/Desktop/PrograProyectoArqui/Arqui2-Proyecto/Downscale_Secuencial.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1764281862570 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1764281863027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764281863064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 16:17:43 2025 " "Processing ended: Thu Nov 27 16:17:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764281863064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764281863064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764281863064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1764281863064 ""}
