Source:
  description:
    Description:
      definitions:
      - Module:
          default_nettype: WIRE
          filename: ../test/passes/transformations/testcases/module0.v
          line: 2
          name: module0
          ports:
          - Ioport:
              filename: ''
              first:
                Input:
                  filename: ../test/passes/transformations/testcases/module0.v
                  line: 3
                  name: reset
                  sign: false
              line: 0
              second:
                Wire:
                  filename: ../test/passes/transformations/testcases/module0.v
                  ldelay:
                    DelayStatement: null
                  line: 8
                  name: reset
                  rdelay:
                    DelayStatement: null
                  right:
                    Rvalue: null
                  sign: false
          - Ioport:
              filename: ''
              first:
                Input:
                  filename: ../test/passes/transformations/testcases/module0.v
                  line: 4
                  name: clk
                  sign: false
              line: 0
              second:
                Wire:
                  filename: ../test/passes/transformations/testcases/module0.v
                  ldelay:
                    DelayStatement: null
                  line: 8
                  name: clk
                  rdelay:
                    DelayStatement: null
                  right:
                    Rvalue: null
                  sign: false
          - Ioport:
              filename: ''
              first:
                Input:
                  filename: ../test/passes/transformations/testcases/module0.v
                  line: 5
                  name: in0
                  sign: false
                  widths:
                  - Width:
                      filename: ../test/passes/transformations/testcases/module0.v
                      line: 5
                      lsb:
                        IntConstN:
                          base: 10
                          filename: ../test/passes/transformations/testcases/module0.v
                          line: 5
                          sign: false
                          size: -1
                          value: 0
                      msb:
                        IntConstN:
                          base: 10
                          filename: ../test/passes/transformations/testcases/module0.v
                          line: 5
                          sign: false
                          size: -1
                          value: 7
              line: 0
              second:
                Wire:
                  filename: ../test/passes/transformations/testcases/module0.v
                  ldelay:
                    DelayStatement: null
                  line: 9
                  name: in0
                  rdelay:
                    DelayStatement: null
                  right:
                    Rvalue: null
                  sign: false
                  widths:
                  - Width:
                      filename: ../test/passes/transformations/testcases/module0.v
                      line: 9
                      lsb:
                        IntConstN:
                          base: 10
                          filename: ../test/passes/transformations/testcases/module0.v
                          line: 9
                          sign: false
                          size: -1
                          value: 0
                      msb:
                        IntConstN:
                          base: 10
                          filename: ../test/passes/transformations/testcases/module0.v
                          line: 9
                          sign: false
                          size: -1
                          value: 7
          - Ioport:
              filename: ''
              first:
                Input:
                  filename: ../test/passes/transformations/testcases/module0.v
                  line: 5
                  name: in1
                  sign: false
                  widths:
                  - Width:
                      filename: ../test/passes/transformations/testcases/module0.v
                      line: 5
                      lsb:
                        IntConstN:
                          base: 10
                          filename: ../test/passes/transformations/testcases/module0.v
                          line: 5
                          sign: false
                          size: -1
                          value: 0
                      msb:
                        IntConstN:
                          base: 10
                          filename: ../test/passes/transformations/testcases/module0.v
                          line: 5
                          sign: false
                          size: -1
                          value: 7
              line: 0
              second:
                Wire:
                  filename: ../test/passes/transformations/testcases/module0.v
                  ldelay:
                    DelayStatement: null
                  line: 9
                  name: in1
                  rdelay:
                    DelayStatement: null
                  right:
                    Rvalue: null
                  sign: false
                  widths:
                  - Width:
                      filename: ../test/passes/transformations/testcases/module0.v
                      line: 9
                      lsb:
                        IntConstN:
                          base: 10
                          filename: ../test/passes/transformations/testcases/module0.v
                          line: 9
                          sign: false
                          size: -1
                          value: 0
                      msb:
                        IntConstN:
                          base: 10
                          filename: ../test/passes/transformations/testcases/module0.v
                          line: 9
                          sign: false
                          size: -1
                          value: 7
          - Ioport:
              filename: ''
              first:
                Output:
                  filename: ../test/passes/transformations/testcases/module0.v
                  line: 6
                  name: out
                  sign: false
              line: 0
              second:
                Wire:
                  filename: ''
                  ldelay:
                    DelayStatement: null
                  line: 0
                  name: out
                  rdelay:
                    DelayStatement: null
                  right:
                    Rvalue: null
                  sign: false
                  widths: []
      filename: ../test/passes/transformations/testcases/module0.v
      line: 2
  filename: ../test/passes/transformations/testcases/module0.v
  line: 2

