Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : axi_lite_mux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:37:18 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : axi_lite_mux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:37:18 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: i_dut/gen_mux.i_w_fifo/read_pointer_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: i_dut/gen_mux.i_b_fifo/status_cnt_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  i_dut/gen_mux.i_w_fifo/read_pointer_q_reg[2]/CLK (SC7P5T_DFFRQX4_CSC28L)     0.00     0.00     0.00 r
  i_dut/gen_mux.i_w_fifo/read_pointer_q_reg[2]/Q (SC7P5T_DFFRQX4_CSC28L)    12.80    81.59    81.59 f
  i_dut/gen_mux.i_w_fifo/n1 (net)               7                   0.00      81.59 f
  i_dut/gen_mux.i_w_fifo/U47/Z (SC7P5T_CKBUFX4_CSC28L)     7.52    22.19     103.78 f
  i_dut/gen_mux.i_w_fifo/n25 (net)              3                   0.00     103.78 f
  i_dut/gen_mux.i_w_fifo/U11/Z (SC7P5T_NR2IAX4_CSC28L)     6.62    11.97     115.75 r
  i_dut/gen_mux.i_w_fifo/n154 (net)             1                   0.00     115.75 r
  i_dut/gen_mux.i_w_fifo/U132/Z (SC7P5T_AOI211X2_CSC28L)    14.16    11.14   126.89 f
  i_dut/gen_mux.i_w_fifo/n156 (net)             1                   0.00     126.89 f
  i_dut/gen_mux.i_w_fifo/U54/Z (SC7P5T_AOI311X3_CSC28L)    22.29    30.91    157.79 r
  i_dut/gen_mux.i_w_fifo/data_o[2] (net)        2                   0.00     157.79 r
  i_dut/gen_mux.i_w_fifo/data_o[2] (fifo_v3_0_00000008_2)           0.00     157.79 r
  i_dut/N8 (net)                                                    0.00     157.79 r
  i_dut/U719/Z (SC7P5T_CKBUFX4_CSC28L)                   16.48     33.96     191.75 r
  i_dut/n613 (net)                             15                   0.00     191.75 r
  i_dut/U181/Z (SC7P5T_OAI211X2_CSC28L)                  15.97     24.65     216.40 f
  i_dut/n362 (net)                              1                   0.00     216.40 f
  i_dut/U178/Z (SC7P5T_OAI211X2_CSC28L)                  14.65     15.08     231.48 r
  i_dut/n360 (net)                              1                   0.00     231.48 r
  i_dut/U148/Z (SC7P5T_ND2X2_CSC28L)                     15.36     20.67     252.15 f
  i_dut/N26 (net)                               2                   0.00     252.15 f
  i_dut/U134/Z (SC7P5T_ND2IAX4_A_CSC28L)                  8.57     14.81     266.96 r
  i_dut/n637 (net)                              1                   0.00     266.96 r
  i_dut/U5/Z (SC7P5T_CKINVX6_CSC28L)                      6.93     10.84     277.80 f
  i_dut/n643 (net)                              5                   0.00     277.80 f
  i_dut/gen_mux.i_b_fifo/push_i (fifo_v3_0_00000008_1)              0.00     277.80 f
  i_dut/gen_mux.i_b_fifo/push_i (net)                               0.00     277.80 f
  i_dut/gen_mux.i_b_fifo/U100/Z (SC7P5T_CKINVX1_CSC28L)     5.46     9.26    287.06 r
  i_dut/gen_mux.i_b_fifo/net16767 (net)         1                   0.00     287.06 r
  i_dut/gen_mux.i_b_fifo/U75/Z (SC7P5T_ND3X1_CSC28L)     22.34     23.04     310.10 f
  i_dut/gen_mux.i_b_fifo/net16758 (net)         2                   0.00     310.10 f
  i_dut/gen_mux.i_b_fifo/U74/Z (SC7P5T_CKINVX1_CSC28L)     9.28    16.38     326.48 r
  i_dut/gen_mux.i_b_fifo/net16754 (net)         1                   0.00     326.48 r
  i_dut/gen_mux.i_b_fifo/U64/Z (SC7P5T_OAI32X1_CSC28L)    18.38    22.55     349.03 f
  i_dut/gen_mux.i_b_fifo/net16734 (net)         2                   0.00     349.03 f
  i_dut/gen_mux.i_b_fifo/U78/Z (SC7P5T_NR2X1_MR_CSC28L)    10.80    20.82    369.85 r
  i_dut/gen_mux.i_b_fifo/net16751 (net)         1                   0.00     369.85 r
  i_dut/gen_mux.i_b_fifo/U93/Z (SC7P5T_MUXI2X1_L_CSC28L)    19.24    24.44   394.29 f
  i_dut/gen_mux.i_b_fifo/n130 (net)             1                   0.00     394.29 f
  i_dut/gen_mux.i_b_fifo/status_cnt_q_reg[1]/D (SC7P5T_DFFRQX2_CSC28L)    19.24     0.00   394.29 f
  data arrival time                                                          394.29

  clock clk_i[0] (rise edge)                                      415.00     415.00
  clock network delay (ideal)                                       0.00     415.00
  i_dut/gen_mux.i_b_fifo/status_cnt_q_reg[1]/CLK (SC7P5T_DFFRQX2_CSC28L)     0.00   415.00 r
  library setup time                                              -20.65     394.35
  data required time                                                         394.35
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         394.35
  data arrival time                                                         -394.29
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.06


1
 
****************************************
Report : area
Design : axi_lite_mux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:37:18 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         4157
Number of nets:                          6949
Number of cells:                         3271
Number of combinational cells:           2830
Number of sequential cells:               421
Number of macros/black boxes:               0
Number of buf/inv:                       1151
Number of references:                       2

Combinational area:                954.494408
Buf/Inv area:                      196.828802
Noncombinational area:             677.347215
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1631.841623
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ------------------------------------------
axi_lite_mux_wrapper              1631.8416    100.0    0.1392     0.0000  0.0000  axi_lite_mux_wrapper
i_dut                             1631.7024    100.0  191.0520     1.6008  0.0000  axi_lite_mux_00000008_00000008_0_1_1_1_1_1
i_dut/gen_mux.i_ar_arbiter         145.0464      8.9  118.5984    19.4880  0.0000  rr_arb_tree_00000008_1_1_1
i_dut/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower    3.1320     0.2   3.1320    0.0000 0.0000 lzc_00000008_0_0
i_dut/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper    3.8280     0.2   3.8280    0.0000 0.0000 lzc_00000008_0_1
i_dut/gen_mux.i_ar_spill_reg       181.8648     11.1    0.1392     0.0000  0.0000  spill_register_0_3
i_dut/gen_mux.i_ar_spill_reg/spill_register_flushable_i  181.7256    11.1  66.4680  115.2576 0.0000 spill_register_flushable_0_3
i_dut/gen_mux.i_aw_arbiter         148.0392      9.1  121.5216    19.4880  0.0000  rr_arb_tree_00000008_1_1
i_dut/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower    3.1320     0.2   3.1320    0.0000 0.0000 lzc_00000008_0_2
i_dut/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper    3.8976     0.2   3.8976    0.0000 0.0000 lzc_00000008_0_3
i_dut/gen_mux.i_aw_spill_reg       187.7808     11.5    0.1392     0.0000  0.0000  spill_register_0
i_dut/gen_mux.i_aw_spill_reg/spill_register_flushable_i  187.6416    11.5  72.3840  115.2576 0.0000 spill_register_flushable_0
i_dut/gen_mux.i_b_fifo             125.7672      7.7   70.7832    54.9840  0.0000  fifo_v3_0_00000008_1
i_dut/gen_mux.i_b_spill_reg         16.0776      1.0    0.1392     0.0000  0.0000  spill_register_0_2
i_dut/gen_mux.i_b_spill_reg/spill_register_flushable_i   15.9384     1.0   6.3336    9.6048 0.0000 spill_register_flushable_0_2
i_dut/gen_mux.i_r_fifo             118.7376      7.3   63.4752    55.2624  0.0000  fifo_v3_0_00000008_0
i_dut/gen_mux.i_r_spill_reg        191.3304     11.7    0.1392     0.0000  0.0000  spill_register_0_4
i_dut/gen_mux.i_r_spill_reg/spill_register_flushable_i  191.1912    11.7  79.1352  112.0560 0.0000 spill_register_flushable_0_4
i_dut/gen_mux.i_w_fifo             122.2872      7.5   66.5376    55.7496  0.0000  fifo_v3_0_00000008_2
i_dut/gen_mux.i_w_spill_reg        202.1184     12.4    0.1392     0.0000  0.0000  spill_register_0_1
i_dut/gen_mux.i_w_spill_reg/spill_register_flushable_i  201.9792    12.4  83.3808  118.5984 0.0000 spill_register_flushable_0_1
--------------------------------  ---------  -------  --------  ---------  ------  ------------------------------------------
Total                                                 954.4944   677.3472  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : axi_lite_mux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:37:21 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
axi_lite_mux_wrapper                      0.230    2.777    0.615    3.008 100.0
  i_dut (axi_lite_mux_00000008_00000008_0_1_1_1_1_1)    0.230    2.777    0.615    3.008 100.0
    gen_mux.i_r_spill_reg (spill_register_0_4) 2.35e-02    0.437 7.46e-02    0.460  15.3
      spill_register_flushable_i (spill_register_flushable_0_4) 2.35e-02    0.437 7.45e-02    0.460  15.3
    gen_mux.i_ar_spill_reg (spill_register_0_3) 2.48e-02    0.471 6.77e-02    0.495  16.5
      spill_register_flushable_i (spill_register_flushable_0_3) 2.48e-02    0.471 6.76e-02    0.495  16.5
    gen_mux.i_r_fifo (fifo_v3_0_00000008_0) 1.73e-02    0.219 4.54e-02    0.237   7.9
    gen_mux.i_ar_arbiter (rr_arb_tree_00000008_1_1_1) 3.14e-02    0.108 4.78e-02    0.140   4.6
      gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower (lzc_00000008_0_0) 4.59e-04 7.47e-04 1.16e-03 1.21e-03   0.0
      gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper (lzc_00000008_0_1) 8.47e-04 1.21e-03 1.20e-03 2.06e-03   0.1
    gen_mux.i_b_spill_reg (spill_register_0_2) 1.85e-03 3.72e-02 5.90e-03 3.90e-02   1.3
      spill_register_flushable_i (spill_register_flushable_0_2) 1.85e-03 3.72e-02 5.89e-03 3.90e-02   1.3
    gen_mux.i_w_spill_reg (spill_register_0_1) 1.98e-02    0.456 7.82e-02    0.476  15.8
      spill_register_flushable_i (spill_register_flushable_0_1) 1.98e-02    0.456 7.82e-02    0.476  15.8
    gen_mux.i_b_fifo (fifo_v3_0_00000008_1) 1.05e-02    0.213 5.08e-02    0.224   7.4
    gen_mux.i_aw_spill_reg (spill_register_0) 2.59e-02    0.469 6.90e-02    0.494  16.4
      spill_register_flushable_i (spill_register_flushable_0) 2.59e-02    0.469 6.90e-02    0.494  16.4
    gen_mux.i_w_fifo (fifo_v3_0_00000008_2) 1.87e-02    0.220 4.77e-02    0.239   7.9
    gen_mux.i_aw_arbiter (rr_arb_tree_00000008_1_1) 3.14e-02    0.110 4.95e-02    0.141   4.7
      gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower (lzc_00000008_0_2) 4.17e-04 7.14e-04 1.08e-03 1.13e-03   0.0
      gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper (lzc_00000008_0_3) 8.82e-04 1.29e-03 1.19e-03 2.18e-03   0.1
1
 
****************************************
Report : saif
Design : axi_lite_mux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 01:37:21 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          932(67.98%)       439(32.02%)        1371
 Ports        0(0.00%)          931(67.96%)       439(32.04%)        1370
 Pins         0(0.00%)          1(100.00%)        0(0.00%)           1
--------------------------------------------------------------------------------
1
