INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond_Sum_Adder
INFO: [VRFC 10-2458] undeclared symbol cout3, assumed default net type wire [C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/Cond_Sum_Adder.v:161]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/imports/SSTU/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sources_1/new/fourBcond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBcond
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/semester_project/project_1/project_1.srcs/sim_1/new/cond_sum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_sum_tb
