00:Syntax: *BreakClr [<addr|reg>]
01:Syntax: *BreakList
02:Syntax: *BreakSet <addr|reg>
03:Syntax: *Continue
04:Syntax: *Debug
05:Syntax: *InitStore
06:Syntax: *Memory [B] <addr1|reg1> [[+|-] <addr2|reg2> [+ <addr3|reg3>]]
07:Syntax: *MemoryA [B] <addr|reg1> [<data|reg2>]
08:Syntax: *MemoryI <addr1|reg1> [[+|-] <addr2|reg2> [+ <addr3|reg3>]]\r\
09:Syntax: *ShowRegs
