# RV32IF Datapath Design with Floating Point Unit (FPU)

**Course**: EECE 321 â€“ Computer Organization  
**Professor**: Dr. Mazen Saghir  
**Team Members**: Serena Stephan, Tony Abi Haidar, Joud Senan  

---

## ğŸ›  Overview

This project extends the RV32I single-cycle datapath by integrating a **Floating Point Unit (FPU)** to support IEEE-754 single-precision operations. It introduces separate datapath components for floating-point arithmetic and register management and supports basic operations such as add, sub, mul, min, max, comparisons, and special-case handling for NaNs and infinities.

---

## ğŸ”§ Tools Used

- **Vivado 2023.1**: Design, synthesis, simulation
- **Vivado Text Editor**: Code editing
- **Vivado XSim**: Simulation
- **Venus Simulator**: Assembly compilation

---

## ğŸ“‚ Project Structure

- `fpu.v`: Implements floating-point operations (`add_fp`, `sub_fp`, `mul_fp`, `max_fp`, `min_fp`, `eq_fp`, `lt_fp`, `le_fp`)
- `float_regfile.v`: Floating-point register file (32 registers)
- `control_unit.v`: Control logic for integer and floating-point instructions
- `archer_rv32if.v`: Top-level single-cycle processor integrating FPU
- `RV32IFtest.s`: Assembly test program
- `RV32IFtest.o`: Machine code (compiled from `RV32IFtest.s`)
- `RV32IF_test_rom.v`: ROM module for loading test program
- `fpu_tb.v`: Testbench for FPU verification

---

## âœ… Key Features

### âœ… Modular FPU Design

- Handles corner cases: Â±0, Â±âˆ, NaN, subnormal/normalized numbers
- Returns results in IEEE-754 32-bit format
- Verified via standalone testbench

### âœ… Custom Control Unit

- Dynamically identifies and handles RV32IF instructions
- Generates dedicated signals:
  - `FPUOp`, `FPStart`, `FPRegWrite`, `FPToReg`

### âœ… Dual Register Files

- `regfile.v`: Integer registers (x0 hardwired to zero)
- `float_regfile.v`: Floating-point registers (f0 writable)

### âœ… Full Datapath Integration

- Handles fetch, decode, execute, and write-back stages
- Supports both integer and floating-point logic
- Uses `mux2to1`, `branch_cmp`, `alu`, `immgen`, `rom`, `pc`, `add4`, `sram`, `lmb`

---

## ğŸ“ˆ Simulation & Verification

- Verified correct FPU operation via:
  - Standalone FPU testbench
  - Assembly-level test program
- Test waveforms generated in Vivado simulator
- Special cases handled and validated (e.g., NaNs, Â±0, Â±âˆ)

---

## ğŸ” Component Descriptions

### ğŸ“Œ Control Unit

- Inputs: `instruction`, `BranchCond`
- Outputs: RV32I and FPU control signals (`Jump`, `Lui`, `PCSrc`, `RegWrite`, `FPUOp`, etc.)
- Decodes instruction and manages control flow and operation type (integer vs floating-point)

### ğŸ“Œ FPU

- Inputs: `inputA`, `inputB`, `imm`, `FPU_OP`
- Output: `result`
- Supports IEEE-754 compliant 32-bit operations with edge-case handling

### ğŸ“Œ Floating-Point Register File

- Inputs: `clk`, `rst_in`, `FRegWrite`, `rs1`, `rs2`, `rd`, `datain`
- Outputs: `regA`, `regB`
- 32 registers; f0 is writable

### ğŸ“Œ Top-Level Processor

- Inputs: `clk`, `rst_n`
- Manages full datapath, memory access, branching, and both ALU/FPU logic

---

## ğŸ“œ License

This project was created for educational purposes under the EECE 321 course at AUB. Please cite the original authors when referencing or reusing any part of this work.
