Clock clk
   0.24 source latency T11Y79__R1_DFBBP_0/CLK ^
  -0.23 target latency T13Y77__R1_DFBBP_0/CLK ^
   0.25 clock uncertainty
   0.00 CRPR
--------------
   0.26 setup skew

