Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Nov 16 11:09:28 2023
| Host         : fox-4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file stop_watch_timing_summary_routed.rpt -rpx stop_watch_timing_summary_routed.rpx
| Design       : stop_watch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.091        0.000                      0                  132        0.242        0.000                      0                  132        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.091        0.000                      0                  132        0.242        0.000                      0                  132        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.920ns (20.764%)  route 3.511ns (79.236%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    Counter_1/CLK
    SLICE_X84Y82         FDCE                                         r  Counter_1/cnt_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.518     5.842 f  Counter_1/cnt_q_reg[10]/Q
                         net (fo=2, routed)           0.948     6.790    Counter_1/cnt_q[10]
    SLICE_X82Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.914 f  Counter_1/cnt_q[19]_i_4/O
                         net (fo=1, routed)           0.817     7.731    Counter_1/cnt_q[19]_i_4_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.855 r  Counter_1/cnt_q[19]_i_3/O
                         net (fo=21, routed)          1.191     9.046    FSM_1/current_state_reg[1]_0
    SLICE_X86Y83         LUT3 (Prop_lut3_I2_O)        0.154     9.200 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.554     9.754    Counter_1/current_state_reg[0][0]
    SLICE_X86Y85         FDCE                                         r  Counter_1/cnt_frac_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.607    15.030    Counter_1/CLK
    SLICE_X86Y85         FDCE                                         r  Counter_1/cnt_frac_q_reg[5]/C
                         clock pessimism              0.259    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X86Y85         FDCE (Setup_fdce_C_CE)      -0.408    14.845    Counter_1/cnt_frac_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.920ns (20.764%)  route 3.511ns (79.236%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    Counter_1/CLK
    SLICE_X84Y82         FDCE                                         r  Counter_1/cnt_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.518     5.842 f  Counter_1/cnt_q_reg[10]/Q
                         net (fo=2, routed)           0.948     6.790    Counter_1/cnt_q[10]
    SLICE_X82Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.914 f  Counter_1/cnt_q[19]_i_4/O
                         net (fo=1, routed)           0.817     7.731    Counter_1/cnt_q[19]_i_4_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.855 r  Counter_1/cnt_q[19]_i_3/O
                         net (fo=21, routed)          1.191     9.046    FSM_1/current_state_reg[1]_0
    SLICE_X86Y83         LUT3 (Prop_lut3_I2_O)        0.154     9.200 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.554     9.754    Counter_1/current_state_reg[0][0]
    SLICE_X86Y85         FDCE                                         r  Counter_1/cnt_frac_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.607    15.030    Counter_1/CLK
    SLICE_X86Y85         FDCE                                         r  Counter_1/cnt_frac_q_reg[6]/C
                         clock pessimism              0.259    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X86Y85         FDCE (Setup_fdce_C_CE)      -0.408    14.845    Counter_1/cnt_frac_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.920ns (20.999%)  route 3.461ns (79.001%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    Counter_1/CLK
    SLICE_X84Y82         FDCE                                         r  Counter_1/cnt_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.518     5.842 f  Counter_1/cnt_q_reg[10]/Q
                         net (fo=2, routed)           0.948     6.790    Counter_1/cnt_q[10]
    SLICE_X82Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.914 f  Counter_1/cnt_q[19]_i_4/O
                         net (fo=1, routed)           0.817     7.731    Counter_1/cnt_q[19]_i_4_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.855 r  Counter_1/cnt_q[19]_i_3/O
                         net (fo=21, routed)          1.191     9.046    FSM_1/current_state_reg[1]_0
    SLICE_X86Y83         LUT3 (Prop_lut3_I2_O)        0.154     9.200 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.505     9.705    Counter_1/current_state_reg[0][0]
    SLICE_X86Y84         FDCE                                         r  Counter_1/cnt_frac_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.606    15.029    Counter_1/CLK
    SLICE_X86Y84         FDCE                                         r  Counter_1/cnt_frac_q_reg[2]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X86Y84         FDCE (Setup_fdce_C_CE)      -0.408    14.844    Counter_1/cnt_frac_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.920ns (21.447%)  route 3.370ns (78.553%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    Counter_1/CLK
    SLICE_X84Y82         FDCE                                         r  Counter_1/cnt_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.518     5.842 f  Counter_1/cnt_q_reg[10]/Q
                         net (fo=2, routed)           0.948     6.790    Counter_1/cnt_q[10]
    SLICE_X82Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.914 f  Counter_1/cnt_q[19]_i_4/O
                         net (fo=1, routed)           0.817     7.731    Counter_1/cnt_q[19]_i_4_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.855 r  Counter_1/cnt_q[19]_i_3/O
                         net (fo=21, routed)          1.191     9.046    FSM_1/current_state_reg[1]_0
    SLICE_X86Y83         LUT3 (Prop_lut3_I2_O)        0.154     9.200 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.413     9.613    Counter_1/current_state_reg[0][0]
    SLICE_X86Y83         FDCE                                         r  Counter_1/cnt_frac_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.605    15.028    Counter_1/CLK
    SLICE_X86Y83         FDCE                                         r  Counter_1/cnt_frac_q_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X86Y83         FDCE (Setup_fdce_C_CE)      -0.408    14.843    Counter_1/cnt_frac_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.920ns (21.447%)  route 3.370ns (78.553%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    Counter_1/CLK
    SLICE_X84Y82         FDCE                                         r  Counter_1/cnt_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.518     5.842 f  Counter_1/cnt_q_reg[10]/Q
                         net (fo=2, routed)           0.948     6.790    Counter_1/cnt_q[10]
    SLICE_X82Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.914 f  Counter_1/cnt_q[19]_i_4/O
                         net (fo=1, routed)           0.817     7.731    Counter_1/cnt_q[19]_i_4_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.855 r  Counter_1/cnt_q[19]_i_3/O
                         net (fo=21, routed)          1.191     9.046    FSM_1/current_state_reg[1]_0
    SLICE_X86Y83         LUT3 (Prop_lut3_I2_O)        0.154     9.200 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.413     9.613    Counter_1/current_state_reg[0][0]
    SLICE_X86Y83         FDCE                                         r  Counter_1/cnt_frac_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.605    15.028    Counter_1/CLK
    SLICE_X86Y83         FDCE                                         r  Counter_1/cnt_frac_q_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X86Y83         FDCE (Setup_fdce_C_CE)      -0.408    14.843    Counter_1/cnt_frac_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.920ns (21.447%)  route 3.370ns (78.553%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    Counter_1/CLK
    SLICE_X84Y82         FDCE                                         r  Counter_1/cnt_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.518     5.842 f  Counter_1/cnt_q_reg[10]/Q
                         net (fo=2, routed)           0.948     6.790    Counter_1/cnt_q[10]
    SLICE_X82Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.914 f  Counter_1/cnt_q[19]_i_4/O
                         net (fo=1, routed)           0.817     7.731    Counter_1/cnt_q[19]_i_4_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.855 r  Counter_1/cnt_q[19]_i_3/O
                         net (fo=21, routed)          1.191     9.046    FSM_1/current_state_reg[1]_0
    SLICE_X86Y83         LUT3 (Prop_lut3_I2_O)        0.154     9.200 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.413     9.613    Counter_1/current_state_reg[0][0]
    SLICE_X86Y83         FDCE                                         r  Counter_1/cnt_frac_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.605    15.028    Counter_1/CLK
    SLICE_X86Y83         FDCE                                         r  Counter_1/cnt_frac_q_reg[3]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X86Y83         FDCE (Setup_fdce_C_CE)      -0.408    14.843    Counter_1/cnt_frac_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 Counter_1/cnt_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.920ns (21.447%)  route 3.370ns (78.553%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    Counter_1/CLK
    SLICE_X84Y82         FDCE                                         r  Counter_1/cnt_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDCE (Prop_fdce_C_Q)         0.518     5.842 f  Counter_1/cnt_q_reg[10]/Q
                         net (fo=2, routed)           0.948     6.790    Counter_1/cnt_q[10]
    SLICE_X82Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.914 f  Counter_1/cnt_q[19]_i_4/O
                         net (fo=1, routed)           0.817     7.731    Counter_1/cnt_q[19]_i_4_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.855 r  Counter_1/cnt_q[19]_i_3/O
                         net (fo=21, routed)          1.191     9.046    FSM_1/current_state_reg[1]_0
    SLICE_X86Y83         LUT3 (Prop_lut3_I2_O)        0.154     9.200 r  FSM_1/cnt_frac_q[6]_i_1/O
                         net (fo=7, routed)           0.413     9.613    Counter_1/current_state_reg[0][0]
    SLICE_X86Y83         FDCE                                         r  Counter_1/cnt_frac_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.605    15.028    Counter_1/CLK
    SLICE_X86Y83         FDCE                                         r  Counter_1/cnt_frac_q_reg[4]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X86Y83         FDCE (Setup_fdce_C_CE)      -0.408    14.843    Counter_1/cnt_frac_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 debouncer_2/count_q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_2/count_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.050ns (24.120%)  route 3.303ns (75.880%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.710     5.313    debouncer_2/CLK
    SLICE_X80Y78         FDCE                                         r  debouncer_2/count_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDCE (Prop_fdce_C_Q)         0.478     5.791 f  debouncer_2/count_q_reg[18]/Q
                         net (fo=3, routed)           0.841     6.632    debouncer_2/count_q_reg_n_0_[18]
    SLICE_X80Y79         LUT4 (Prop_lut4_I1_O)        0.295     6.927 r  debouncer_2/count_q[20]_i_4__0/O
                         net (fo=2, routed)           0.824     7.751    debouncer_2/count_q[20]_i_4__0_n_0
    SLICE_X79Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.875 f  debouncer_2/count_q[16]_i_2__0/O
                         net (fo=14, routed)          1.136     9.012    debouncer_2/count_q[16]_i_2__0_n_0
    SLICE_X80Y76         LUT2 (Prop_lut2_I1_O)        0.153     9.165 r  debouncer_2/count_q[0]_i_1__0/O
                         net (fo=1, routed)           0.501     9.666    debouncer_2/count_q[0]_i_1__0_n_0
    SLICE_X81Y76         FDCE                                         r  debouncer_2/count_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.588    15.011    debouncer_2/CLK
    SLICE_X81Y76         FDCE                                         r  debouncer_2/count_q_reg[0]/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X81Y76         FDCE (Setup_fdce_C_D)       -0.312    14.939    debouncer_2/count_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 debouncer_2/count_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_2/count_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 2.188ns (49.636%)  route 2.220ns (50.364%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.706     5.309    debouncer_2/CLK
    SLICE_X80Y76         FDCE                                         r  debouncer_2/count_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDCE (Prop_fdce_C_Q)         0.478     5.787 r  debouncer_2/count_q_reg[2]/Q
                         net (fo=2, routed)           1.123     6.910    debouncer_2/count_q_reg_n_0_[2]
    SLICE_X81Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.755 r  debouncer_2/count_in0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.755    debouncer_2/count_in0_carry_n_0
    SLICE_X81Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.869 r  debouncer_2/count_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.869    debouncer_2/count_in0_carry__0_n_0
    SLICE_X81Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.983 r  debouncer_2/count_in0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.983    debouncer_2/count_in0_carry__1_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.317 r  debouncer_2/count_in0_carry__2/O[1]
                         net (fo=1, routed)           1.097     9.414    debouncer_2/count_in0_carry__2_n_6
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.303     9.717 r  debouncer_2/count_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.717    debouncer_2/count_q[14]_i_1__0_n_0
    SLICE_X80Y76         FDCE                                         r  debouncer_2/count_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.588    15.011    debouncer_2/CLK
    SLICE_X80Y76         FDCE                                         r  debouncer_2/count_q_reg[14]/C
                         clock pessimism              0.298    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X80Y76         FDCE (Setup_fdce_C_D)        0.081    15.354    debouncer_2/count_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 debouncer_2/count_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_2/count_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 2.328ns (54.442%)  route 1.948ns (45.558%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.706     5.309    debouncer_2/CLK
    SLICE_X80Y76         FDCE                                         r  debouncer_2/count_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDCE (Prop_fdce_C_Q)         0.478     5.787 r  debouncer_2/count_q_reg[2]/Q
                         net (fo=2, routed)           1.123     6.910    debouncer_2/count_q_reg_n_0_[2]
    SLICE_X81Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.755 r  debouncer_2/count_in0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.755    debouncer_2/count_in0_carry_n_0
    SLICE_X81Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.869 r  debouncer_2/count_in0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.869    debouncer_2/count_in0_carry__0_n_0
    SLICE_X81Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.983 r  debouncer_2/count_in0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.983    debouncer_2/count_in0_carry__1_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.097 r  debouncer_2/count_in0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.097    debouncer_2/count_in0_carry__2_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.431 r  debouncer_2/count_in0_carry__3/O[1]
                         net (fo=1, routed)           0.825     9.256    debouncer_2/count_in0_carry__3_n_6
    SLICE_X80Y78         LUT3 (Prop_lut3_I1_O)        0.329     9.585 r  debouncer_2/count_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000     9.585    debouncer_2/count_q[18]_i_1__0_n_0
    SLICE_X80Y78         FDCE                                         r  debouncer_2/count_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.591    15.014    debouncer_2/CLK
    SLICE_X80Y78         FDCE                                         r  debouncer_2/count_q_reg[18]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X80Y78         FDCE (Setup_fdce_C_D)        0.118    15.372    debouncer_2/count_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Counter_1/cnt_frac_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_1/cnt_frac_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.602     1.521    Counter_1/CLK
    SLICE_X86Y83         FDCE                                         r  Counter_1/cnt_frac_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDCE (Prop_fdce_C_Q)         0.128     1.649 r  Counter_1/cnt_frac_q_reg[3]/Q
                         net (fo=13, routed)          0.107     1.756    Counter_1/sec_frac_int[3]
    SLICE_X86Y83         LUT6 (Prop_lut6_I4_O)        0.099     1.855 r  Counter_1/cnt_frac_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.855    Counter_1/cnt_frac_q[4]_i_1_n_0
    SLICE_X86Y83         FDCE                                         r  Counter_1/cnt_frac_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    Counter_1/CLK
    SLICE_X86Y83         FDCE                                         r  Counter_1/cnt_frac_q_reg[4]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X86Y83         FDCE (Hold_fdce_C_D)         0.092     1.613    Counter_1/cnt_frac_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.597     1.516    SevenSegment_1/CLK
    SLICE_X89Y78         FDCE                                         r  SevenSegment_1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  SevenSegment_1/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.766    SevenSegment_1/counter_reg_n_0_[11]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  SevenSegment_1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    SevenSegment_1/counter_reg[8]_i_1_n_4
    SLICE_X89Y78         FDCE                                         r  SevenSegment_1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.867     2.032    SevenSegment_1/CLK
    SLICE_X89Y78         FDCE                                         r  SevenSegment_1/counter_reg[11]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X89Y78         FDCE (Hold_fdce_C_D)         0.105     1.621    SevenSegment_1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.595     1.514    SevenSegment_1/CLK
    SLICE_X89Y76         FDCE                                         r  SevenSegment_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  SevenSegment_1/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.764    SevenSegment_1/counter_reg_n_0_[3]
    SLICE_X89Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  SevenSegment_1/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    SevenSegment_1/counter_reg[0]_i_1_n_4
    SLICE_X89Y76         FDCE                                         r  SevenSegment_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     2.029    SevenSegment_1/CLK
    SLICE_X89Y76         FDCE                                         r  SevenSegment_1/counter_reg[3]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X89Y76         FDCE (Hold_fdce_C_D)         0.105     1.619    SevenSegment_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.597     1.516    SevenSegment_1/CLK
    SLICE_X89Y77         FDCE                                         r  SevenSegment_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  SevenSegment_1/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.766    SevenSegment_1/counter_reg_n_0_[7]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  SevenSegment_1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    SevenSegment_1/counter_reg[4]_i_1_n_4
    SLICE_X89Y77         FDCE                                         r  SevenSegment_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.866     2.031    SevenSegment_1/CLK
    SLICE_X89Y77         FDCE                                         r  SevenSegment_1/counter_reg[7]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X89Y77         FDCE (Hold_fdce_C_D)         0.105     1.621    SevenSegment_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.598     1.517    SevenSegment_1/CLK
    SLICE_X89Y79         FDCE                                         r  SevenSegment_1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  SevenSegment_1/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.767    SevenSegment_1/counter_reg_n_0_[15]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  SevenSegment_1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    SevenSegment_1/counter_reg[12]_i_1_n_4
    SLICE_X89Y79         FDCE                                         r  SevenSegment_1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.868     2.033    SevenSegment_1/CLK
    SLICE_X89Y79         FDCE                                         r  SevenSegment_1/counter_reg[15]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X89Y79         FDCE (Hold_fdce_C_D)         0.105     1.622    SevenSegment_1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.597     1.516    SevenSegment_1/CLK
    SLICE_X89Y77         FDCE                                         r  SevenSegment_1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  SevenSegment_1/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.763    SevenSegment_1/counter_reg_n_0_[4]
    SLICE_X89Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  SevenSegment_1/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    SevenSegment_1/counter_reg[4]_i_1_n_7
    SLICE_X89Y77         FDCE                                         r  SevenSegment_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.866     2.031    SevenSegment_1/CLK
    SLICE_X89Y77         FDCE                                         r  SevenSegment_1/counter_reg[4]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X89Y77         FDCE (Hold_fdce_C_D)         0.105     1.621    SevenSegment_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.597     1.516    SevenSegment_1/CLK
    SLICE_X89Y78         FDCE                                         r  SevenSegment_1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  SevenSegment_1/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.763    SevenSegment_1/counter_reg_n_0_[8]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  SevenSegment_1/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    SevenSegment_1/counter_reg[8]_i_1_n_7
    SLICE_X89Y78         FDCE                                         r  SevenSegment_1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.867     2.032    SevenSegment_1/CLK
    SLICE_X89Y78         FDCE                                         r  SevenSegment_1/counter_reg[8]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X89Y78         FDCE (Hold_fdce_C_D)         0.105     1.621    SevenSegment_1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.598     1.517    SevenSegment_1/CLK
    SLICE_X89Y79         FDCE                                         r  SevenSegment_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  SevenSegment_1/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.764    SevenSegment_1/counter_reg_n_0_[12]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  SevenSegment_1/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    SevenSegment_1/counter_reg[12]_i_1_n_7
    SLICE_X89Y79         FDCE                                         r  SevenSegment_1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.868     2.033    SevenSegment_1/CLK
    SLICE_X89Y79         FDCE                                         r  SevenSegment_1/counter_reg[12]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X89Y79         FDCE (Hold_fdce_C_D)         0.105     1.622    SevenSegment_1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.597     1.516    SevenSegment_1/CLK
    SLICE_X89Y78         FDCE                                         r  SevenSegment_1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  SevenSegment_1/counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.767    SevenSegment_1/counter_reg_n_0_[10]
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  SevenSegment_1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    SevenSegment_1/counter_reg[8]_i_1_n_5
    SLICE_X89Y78         FDCE                                         r  SevenSegment_1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.867     2.032    SevenSegment_1/CLK
    SLICE_X89Y78         FDCE                                         r  SevenSegment_1/counter_reg[10]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X89Y78         FDCE (Hold_fdce_C_D)         0.105     1.621    SevenSegment_1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegment_1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegment_1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.595     1.514    SevenSegment_1/CLK
    SLICE_X89Y76         FDCE                                         r  SevenSegment_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  SevenSegment_1/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.765    SevenSegment_1/counter_reg_n_0_[2]
    SLICE_X89Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  SevenSegment_1/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    SevenSegment_1/counter_reg[0]_i_1_n_5
    SLICE_X89Y76         FDCE                                         r  SevenSegment_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     2.029    SevenSegment_1/CLK
    SLICE_X89Y76         FDCE                                         r  SevenSegment_1/counter_reg[2]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X89Y76         FDCE (Hold_fdce_C_D)         0.105     1.619    SevenSegment_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y83    Counter_1/cnt_frac_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y83    Counter_1/cnt_frac_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y84    Counter_1/cnt_frac_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y83    Counter_1/cnt_frac_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y83    Counter_1/cnt_frac_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y85    Counter_1/cnt_frac_q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y85    Counter_1/cnt_frac_q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y85    Counter_1/cnt_int_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y83    Counter_1/cnt_int_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    Counter_1/cnt_frac_q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    Counter_1/cnt_frac_q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    Counter_1/cnt_int_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    Counter_1/cnt_int_q_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    Counter_1/cnt_int_q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    Counter_1/cnt_int_q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    debouncer_2/count_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    debouncer_2/count_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    debouncer_2/count_q_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    debouncer_2/count_q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y81    Counter_1/cnt_q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    Counter_1/cnt_q_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    Counter_1/cnt_q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y81    Counter_1/cnt_q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    SevenSegment_1/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    SevenSegment_1/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    SevenSegment_1/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    debouncer_1/count_q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    debouncer_1/count_q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    debouncer_1/count_q_reg[16]/C



