#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c251c64ba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c251c64d30 .scope module, "ALU" "ALU" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 8 "result";
o000001c251c8a288 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001c251cdebc0_0 .net "A", 7 0, o000001c251c8a288;  0 drivers
o000001c251c8a2b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001c251cded00_0 .net "B", 7 0, o000001c251c8a2b8;  0 drivers
L_000001c251d20118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c251cde760_0 .net/2s *"_ivl_0", 31 0, L_000001c251d20118;  1 drivers
L_000001c251d201f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c251cdf2a0_0 .net/2s *"_ivl_4", 31 0, L_000001c251d201f0;  1 drivers
v000001c251cdec60_0 .net "and_result", 7 0, L_000001c251ce08b0;  1 drivers
o000001c251c8a7c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001c251cddc20_0 .net "op", 3 0, o000001c251c8a7c8;  0 drivers
v000001c251cde800_0 .net "or_result", 7 0, L_000001c251cdf4b0;  1 drivers
v000001c251cdeda0_0 .var "result", 7 0;
E_000001c251c5c7d0 .event anyedge, v000001c251cddc20_0, v000001c251cde620_0, v000001c251c84bc0_0;
L_000001c251ce0c70 .part L_000001c251d20118, 0, 1;
L_000001c251ce0130 .part L_000001c251d201f0, 0, 1;
S_000001c251c77dd0 .scope module, "and_instance" "and_or" 3 6, 4 1 0, S_000001c251c64d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "selection";
    .port_info 3 /OUTPUT 8 "result";
L_000001c251c7e860 .functor AND 8, o000001c251c8a288, o000001c251c8a2b8, C4<11111111>, C4<11111111>;
L_000001c251c7db40 .functor OR 8, o000001c251c8a288, o000001c251c8a2b8, C4<00000000>, C4<00000000>;
v000001c251c84300_0 .net "A", 7 0, o000001c251c8a288;  alias, 0 drivers
v000001c251c84580_0 .net "B", 7 0, o000001c251c8a2b8;  alias, 0 drivers
v000001c251c84a80_0 .net *"_ivl_0", 31 0, L_000001c251ce0b30;  1 drivers
v000001c251c849e0_0 .net *"_ivl_10", 7 0, L_000001c251c7db40;  1 drivers
L_000001c251d20088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c251c84620_0 .net *"_ivl_3", 30 0, L_000001c251d20088;  1 drivers
L_000001c251d200d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c251c83fe0_0 .net/2u *"_ivl_4", 31 0, L_000001c251d200d0;  1 drivers
v000001c251c84080_0 .net *"_ivl_6", 0 0, L_000001c251ce0f90;  1 drivers
v000001c251c844e0_0 .net *"_ivl_8", 7 0, L_000001c251c7e860;  1 drivers
v000001c251c84bc0_0 .net "result", 7 0, L_000001c251ce08b0;  alias, 1 drivers
v000001c251c841c0_0 .net "selection", 0 0, L_000001c251ce0c70;  1 drivers
L_000001c251ce0b30 .concat [ 1 31 0 0], L_000001c251ce0c70, L_000001c251d20088;
L_000001c251ce0f90 .cmp/eq 32, L_000001c251ce0b30, L_000001c251d200d0;
L_000001c251ce08b0 .functor MUXZ 8, L_000001c251c7db40, L_000001c251c7e860, L_000001c251ce0f90, C4<>;
S_000001c251c77590 .scope module, "or_instance" "and_or" 3 7, 4 1 0, S_000001c251c64d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "selection";
    .port_info 3 /OUTPUT 8 "result";
L_000001c251c7dbb0 .functor AND 8, o000001c251c8a288, o000001c251c8a2b8, C4<11111111>, C4<11111111>;
L_000001c251c7dc20 .functor OR 8, o000001c251c8a288, o000001c251c8a2b8, C4<00000000>, C4<00000000>;
v000001c251c846c0_0 .net "A", 7 0, o000001c251c8a288;  alias, 0 drivers
v000001c251c84b20_0 .net "B", 7 0, o000001c251c8a2b8;  alias, 0 drivers
v000001c251c84760_0 .net *"_ivl_0", 31 0, L_000001c251ce1210;  1 drivers
v000001c251c848a0_0 .net *"_ivl_10", 7 0, L_000001c251c7dc20;  1 drivers
L_000001c251d20160 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c251c84c60_0 .net *"_ivl_3", 30 0, L_000001c251d20160;  1 drivers
L_000001c251d201a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c251c84940_0 .net/2u *"_ivl_4", 31 0, L_000001c251d201a8;  1 drivers
v000001c251c84da0_0 .net *"_ivl_6", 0 0, L_000001c251ce10d0;  1 drivers
v000001c251c84ee0_0 .net *"_ivl_8", 7 0, L_000001c251c7dbb0;  1 drivers
v000001c251cde620_0 .net "result", 7 0, L_000001c251cdf4b0;  alias, 1 drivers
v000001c251cddb80_0 .net "selection", 0 0, L_000001c251ce0130;  1 drivers
L_000001c251ce1210 .concat [ 1 31 0 0], L_000001c251ce0130, L_000001c251d20160;
L_000001c251ce10d0 .cmp/eq 32, L_000001c251ce1210, L_000001c251d201a8;
L_000001c251cdf4b0 .functor MUXZ 8, L_000001c251c7dc20, L_000001c251c7dbb0, L_000001c251ce10d0, C4<>;
S_000001c251c77b50 .scope module, "tutorial_tb" "tutorial_tb" 5 2;
 .timescale -9 -11;
P_000001c251c77ce0 .param/l "T0" 0 5 17, C4<0010>;
P_000001c251c77d18 .param/l "T1" 0 5 17, C4<0011>;
P_000001c251c77d50 .param/l "T2" 0 5 17, C4<0100>;
P_000001c251c77d88 .param/l "init" 0 5 17, C4<0001>;
v000001c251cdf410_0 .var "AddImmediate", 7 0;
v000001c251cdfff0_0 .var "RAin", 0 0;
v000001c251ce0a90_0 .var "RAout", 0 0;
v000001c251cdf9b0_0 .var "RBin", 0 0;
v000001c251ce0090_0 .var "RBout", 0 0;
v000001c251ce03b0_0 .var "RZin", 0 0;
v000001c251cdf730_0 .var "RZout", 0 0;
v000001c251cdf550_0 .var "RegisterAImmediate", 7 0;
v000001c251ce0e50_0 .var "clear", 0 0;
v000001c251ce0590_0 .var "clock", 0 0;
v000001c251ce0ef0_0 .var "present_state", 3 0;
E_000001c251c5c850 .event anyedge, v000001c251ce0ef0_0;
E_000001c251c5ce50 .event negedge, v000001c251cde120_0;
S_000001c251c77720 .scope module, "DP" "DataPath" 5 9, 6 1 0, S_000001c251c77b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "RegisterAImmediate";
    .port_info 4 /INPUT 1 "RZout";
    .port_info 5 /INPUT 1 "RAout";
    .port_info 6 /INPUT 1 "RBout";
    .port_info 7 /INPUT 1 "RAin";
    .port_info 8 /INPUT 1 "RBin";
    .port_info 9 /INPUT 1 "RZin";
v000001c251cddae0_0 .net "A", 7 0, v000001c251cdf410_0;  1 drivers
v000001c251cdde00_0 .net "BusMuxInRA", 7 0, L_000001c251c7dd00;  1 drivers
v000001c251cddd60_0 .net "BusMuxInRB", 7 0, L_000001c251c7e0f0;  1 drivers
v000001c251cde4e0_0 .net "BusMuxInRZ", 7 0, L_000001c251c7e550;  1 drivers
v000001c251cddea0_0 .net "BusMuxOut", 7 0, L_000001c251c7dd70;  1 drivers
v000001c251cddf40_0 .net "RAin", 0 0, v000001c251cdfff0_0;  1 drivers
v000001c251cde080_0 .net "RAout", 0 0, v000001c251ce0a90_0;  1 drivers
v000001c251cde260_0 .net "RBin", 0 0, v000001c251cdf9b0_0;  1 drivers
v000001c251cde300_0 .net "RBout", 0 0, v000001c251ce0090_0;  1 drivers
v000001c251cdfcd0_0 .net "RZin", 0 0, v000001c251ce03b0_0;  1 drivers
v000001c251cdfeb0_0 .net "RZout", 0 0, v000001c251cdf730_0;  1 drivers
v000001c251ce0310_0 .net "RegisterAImmediate", 7 0, v000001c251cdf550_0;  1 drivers
v000001c251ce0bd0_0 .net "Zregin", 7 0, v000001c251cdd5e0_0;  1 drivers
v000001c251cdfc30_0 .net "clear", 0 0, v000001c251ce0e50_0;  1 drivers
v000001c251ce0db0_0 .net "clock", 0 0, v000001c251ce0590_0;  1 drivers
S_000001c251c778b0 .scope module, "RA" "register" 6 14, 7 1 0, S_000001c251c77720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clear";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "BusMuxOut";
    .port_info 4 /OUTPUT 8 "BusMuxIn";
P_000001c251c77f60 .param/l "DATA_WIDTH_IN" 0 7 1, +C4<00000000000000000000000000001000>;
P_000001c251c77f98 .param/l "DATA_WIDTH_OUT" 0 7 1, +C4<00000000000000000000000000001000>;
P_000001c251c77fd0 .param/l "INIT" 0 7 1, C4<00000000>;
L_000001c251c7dd00 .functor BUFZ 8, v000001c251cdd540_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c251cde6c0_0 .net "BusMuxIn", 7 0, L_000001c251c7dd00;  alias, 1 drivers
v000001c251cde8a0_0 .net "BusMuxOut", 7 0, v000001c251cdf550_0;  alias, 1 drivers
v000001c251cdeee0_0 .net "clear", 0 0, v000001c251ce0e50_0;  alias, 1 drivers
v000001c251cde120_0 .net "clock", 0 0, v000001c251ce0590_0;  alias, 1 drivers
v000001c251cde940_0 .net "enable", 0 0, v000001c251cdfff0_0;  alias, 1 drivers
v000001c251cdd540_0 .var "q", 7 0;
E_000001c251c5c090 .event posedge, v000001c251cde120_0;
S_000001c251c1e5f0 .scope module, "RB" "register" 6 15, 7 1 0, S_000001c251c77720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clear";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "BusMuxOut";
    .port_info 4 /OUTPUT 8 "BusMuxIn";
P_000001c251c741f0 .param/l "DATA_WIDTH_IN" 0 7 1, +C4<00000000000000000000000000001000>;
P_000001c251c74228 .param/l "DATA_WIDTH_OUT" 0 7 1, +C4<00000000000000000000000000001000>;
P_000001c251c74260 .param/l "INIT" 0 7 1, C4<00000000>;
L_000001c251c7e0f0 .functor BUFZ 8, v000001c251cdf160_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c251cdee40_0 .net "BusMuxIn", 7 0, L_000001c251c7e0f0;  alias, 1 drivers
v000001c251cde3a0_0 .net "BusMuxOut", 7 0, L_000001c251c7dd70;  alias, 1 drivers
v000001c251cde1c0_0 .net "clear", 0 0, v000001c251ce0e50_0;  alias, 1 drivers
v000001c251cddcc0_0 .net "clock", 0 0, v000001c251ce0590_0;  alias, 1 drivers
v000001c251cdd9a0_0 .net "enable", 0 0, v000001c251cdf9b0_0;  alias, 1 drivers
v000001c251cdf160_0 .var "q", 7 0;
S_000001c251c1e780 .scope module, "RZ" "register" 6 19, 7 1 0, S_000001c251c77720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clear";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "BusMuxOut";
    .port_info 4 /OUTPUT 8 "BusMuxIn";
P_000001c251c6b640 .param/l "DATA_WIDTH_IN" 0 7 1, +C4<00000000000000000000000000001000>;
P_000001c251c6b678 .param/l "DATA_WIDTH_OUT" 0 7 1, +C4<00000000000000000000000000001000>;
P_000001c251c6b6b0 .param/l "INIT" 0 7 1, C4<00000000>;
L_000001c251c7e550 .functor BUFZ 8, v000001c251cde9e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c251cdef80_0 .net "BusMuxIn", 7 0, L_000001c251c7e550;  alias, 1 drivers
v000001c251cde440_0 .net "BusMuxOut", 7 0, v000001c251cdd5e0_0;  alias, 1 drivers
v000001c251cdda40_0 .net "clear", 0 0, v000001c251ce0e50_0;  alias, 1 drivers
v000001c251cdf020_0 .net "clock", 0 0, v000001c251ce0590_0;  alias, 1 drivers
v000001c251cdf0c0_0 .net "enable", 0 0, v000001c251ce03b0_0;  alias, 1 drivers
v000001c251cde9e0_0 .var "q", 7 0;
S_000001c251c1e910 .scope module, "add" "adder" 6 18, 8 2 0, S_000001c251c77720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "Result";
v000001c251cdea80_0 .net "A", 7 0, v000001c251cdf410_0;  alias, 1 drivers
v000001c251cdf200_0 .net "B", 7 0, L_000001c251c7dd70;  alias, 1 drivers
v000001c251cdd400_0 .var "LocalCarry", 8 0;
v000001c251cdd5e0_0 .var "Result", 7 0;
v000001c251cdd720_0 .var/i "i", 31 0;
E_000001c251c5ca90 .event anyedge, v000001c251cde3a0_0, v000001c251cdea80_0;
S_000001c251c32a50 .scope module, "bus" "Bus" 6 22, 9 1 0, S_000001c251c77720;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "BusMuxInRZ";
    .port_info 1 /INPUT 8 "BusMuxInRA";
    .port_info 2 /INPUT 8 "BusMuxInRB";
    .port_info 3 /INPUT 1 "RZout";
    .port_info 4 /INPUT 1 "RAout";
    .port_info 5 /INPUT 1 "RBout";
    .port_info 6 /OUTPUT 8 "BusMuxOut";
L_000001c251c7dd70 .functor BUFZ 8, v000001c251cdd900_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c251cdd4a0_0 .net "BusMuxInRA", 7 0, L_000001c251c7dd00;  alias, 1 drivers
v000001c251cdd680_0 .net "BusMuxInRB", 7 0, L_000001c251c7e0f0;  alias, 1 drivers
v000001c251cdeb20_0 .net "BusMuxInRZ", 7 0, L_000001c251c7e550;  alias, 1 drivers
v000001c251cde580_0 .net "BusMuxOut", 7 0, L_000001c251c7dd70;  alias, 1 drivers
v000001c251cddfe0_0 .net "RAout", 0 0, v000001c251ce0a90_0;  alias, 1 drivers
v000001c251cdd7c0_0 .net "RBout", 0 0, v000001c251ce0090_0;  alias, 1 drivers
v000001c251cdd860_0 .net "RZout", 0 0, v000001c251cdf730_0;  alias, 1 drivers
v000001c251cdd900_0 .var "q", 7 0;
E_000001c251c5ce90/0 .event anyedge, v000001c251cdd860_0, v000001c251cdef80_0, v000001c251cddfe0_0, v000001c251cde6c0_0;
E_000001c251c5ce90/1 .event anyedge, v000001c251cdd7c0_0, v000001c251cdee40_0;
E_000001c251c5ce90 .event/or E_000001c251c5ce90/0, E_000001c251c5ce90/1;
    .scope S_000001c251c64d30;
T_0 ;
    %wait E_000001c251c5c7d0;
    %load/vec4 v000001c251cddc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %load/vec4 v000001c251cdec60_0;
    %store/vec4 v000001c251cdeda0_0, 0, 8;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000001c251cde800_0;
    %store/vec4 v000001c251cdeda0_0, 0, 8;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000001c251cdec60_0;
    %store/vec4 v000001c251cdeda0_0, 0, 8;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c251c778b0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c251cdd540_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_000001c251c778b0;
T_2 ;
    %wait E_000001c251c5c090;
    %load/vec4 v000001c251cdeee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c251cdd540_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c251cde940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001c251cde8a0_0;
    %assign/vec4 v000001c251cdd540_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c251c1e5f0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c251cdf160_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_000001c251c1e5f0;
T_4 ;
    %wait E_000001c251c5c090;
    %load/vec4 v000001c251cde1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c251cdf160_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c251cdd9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001c251cde3a0_0;
    %assign/vec4 v000001c251cdf160_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c251c1e910;
T_5 ;
    %wait E_000001c251c5ca90;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001c251cdd400_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c251cdd720_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c251cdd720_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c251cdea80_0;
    %load/vec4 v000001c251cdd720_0;
    %part/s 1;
    %load/vec4 v000001c251cdf200_0;
    %load/vec4 v000001c251cdd720_0;
    %part/s 1;
    %xor;
    %load/vec4 v000001c251cdd400_0;
    %load/vec4 v000001c251cdd720_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v000001c251cdd720_0;
    %store/vec4 v000001c251cdd5e0_0, 4, 1;
    %load/vec4 v000001c251cdea80_0;
    %load/vec4 v000001c251cdd720_0;
    %part/s 1;
    %load/vec4 v000001c251cdf200_0;
    %load/vec4 v000001c251cdd720_0;
    %part/s 1;
    %and;
    %load/vec4 v000001c251cdd400_0;
    %load/vec4 v000001c251cdd720_0;
    %part/s 1;
    %load/vec4 v000001c251cdea80_0;
    %load/vec4 v000001c251cdd720_0;
    %part/s 1;
    %load/vec4 v000001c251cdf200_0;
    %load/vec4 v000001c251cdd720_0;
    %part/s 1;
    %or;
    %and;
    %or;
    %load/vec4 v000001c251cdd720_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v000001c251cdd400_0, 4, 1;
    %load/vec4 v000001c251cdd720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c251cdd720_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c251c1e780;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c251cde9e0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_000001c251c1e780;
T_7 ;
    %wait E_000001c251c5c090;
    %load/vec4 v000001c251cdda40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c251cde9e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c251cdf0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c251cde440_0;
    %assign/vec4 v000001c251cde9e0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c251c32a50;
T_8 ;
    %wait E_000001c251c5ce90;
    %load/vec4 v000001c251cdd860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001c251cdeb20_0;
    %store/vec4 v000001c251cdd900_0, 0, 8;
T_8.0 ;
    %load/vec4 v000001c251cddfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001c251cdd4a0_0;
    %store/vec4 v000001c251cdd900_0, 0, 8;
T_8.2 ;
    %load/vec4 v000001c251cdd7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000001c251cdd680_0;
    %store/vec4 v000001c251cdd900_0, 0, 8;
T_8.4 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c251c77b50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c251ce0590_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c251ce0ef0_0, 0, 4;
    %end;
    .thread T_9;
    .scope S_000001c251c77b50;
T_10 ;
    %delay 1000, 0;
    %load/vec4 v000001c251ce0590_0;
    %inv;
    %store/vec4 v000001c251ce0590_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c251c77b50;
T_11 ;
    %wait E_000001c251c5ce50;
    %load/vec4 v000001c251ce0ef0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001c251ce0ef0_0, 0, 4;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c251c77b50;
T_12 ;
    %wait E_000001c251c5c850;
    %load/vec4 v000001c251ce0ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c251ce0e50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c251cdf410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c251cdf550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251cdf730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251ce0a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251ce0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251cdfff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251cdf9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251ce03b0_0, 0;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251ce0e50_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v000001c251cdf550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c251cdfff0_0, 0;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c251cdf550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251cdfff0_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c251ce0a90_0, 0;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v000001c251cdf410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c251ce03b0_0, 0;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251ce0a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251ce03b0_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c251cdf730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c251cdf9b0_0, 0;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251cdf730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c251cdf9b0_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001c251c77b50;
T_13 ;
    %vpi_call/w 5 52 "$dumpfile", "waveforms.vcd" {0 0 0};
    %vpi_call/w 5 53 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001c251c77b50;
T_14 ;
    %delay 12750000, 0;
    %vpi_call/w 5 58 "$display", "Simulation complete." {0 0 0};
    %vpi_call/w 5 59 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "ALU.v";
    "and_or.v";
    "tutorial_tb.v";
    "DataPath.v";
    "register.v";
    "adder.v";
    "Bus.v";
