// Seed: 1252749293
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 - id_2;
  supply0 id_3;
  assign id_1 = 1;
  assign id_1 = id_3;
  assign id_3 = id_2;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input uwire id_8,
    output wand id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    output wire id_13,
    input wire id_14,
    input wire id_15,
    output wire id_16,
    input tri0 id_17,
    output supply1 id_18,
    input wire id_19,
    input uwire id_20
);
  wire id_22;
  module_0(
      id_22, id_22
  );
  assign id_11 = id_4;
  assign id_16 = ~1 & 1;
endmodule
