module dff_sync_reset (
    input wire clk,
    input wire rst,
    input wire d,
    output wire q
);

always @(posedge clk ) begin
    if(rst)
        q <= 1'b0;
    else
        q <= d;
end
    
endmodule
