// Seed: 795344439
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  for (
      id_4 = id_2;
      id_3;
      id_4 = id_4#(
          .id_2(-1),
          .id_2(1),
          .id_4(1'd0)
      )
  )
  wire id_5;
  ;
endmodule
module module_1 (
    output logic id_0
);
  assign id_0 = 1;
  localparam id_2 = 1 ? 1 == 1 : 1;
  always_ff id_0 = id_2;
  uwire id_3, id_4;
  assign id_0 = id_4;
  assign id_3 = id_2;
  assign id_3 = 1 & -1'b0 & 1;
  assign id_3 = id_2;
  wire id_5;
  wire id_6 ["" : -1];
  assign id_4 = -1;
  wire id_7[-1 : 1 'd0];
  wire [-1 : 1] id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
endmodule
