
NRF24L01mega88test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003aa  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000065  00800100  00800100  0000041e  2**0
                  ALLOC
  2 .comment      00000030  00000000  00000000  0000041e  2**0
                  CONTENTS, READONLY
  3 .debug_aranges 00000090  00000000  00000000  0000044e  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   00000a53  00000000  00000000  000004de  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 00000320  00000000  00000000  00000f31  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   000002fc  00000000  00000000  00001251  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00000194  00000000  00000000  00001550  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    000003d9  00000000  00000000  000016e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000004b8  00000000  00000000  00001abd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000080  00000000  00000000  00001f75  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
   2:	28 c0       	rjmp	.+80     	; 0x54 <__bad_interrupt>
   4:	27 c0       	rjmp	.+78     	; 0x54 <__bad_interrupt>
   6:	26 c0       	rjmp	.+76     	; 0x54 <__bad_interrupt>
   8:	25 c0       	rjmp	.+74     	; 0x54 <__bad_interrupt>
   a:	24 c0       	rjmp	.+72     	; 0x54 <__bad_interrupt>
   c:	23 c0       	rjmp	.+70     	; 0x54 <__bad_interrupt>
   e:	22 c0       	rjmp	.+68     	; 0x54 <__bad_interrupt>
  10:	21 c0       	rjmp	.+66     	; 0x54 <__bad_interrupt>
  12:	20 c0       	rjmp	.+64     	; 0x54 <__bad_interrupt>
  14:	1f c0       	rjmp	.+62     	; 0x54 <__bad_interrupt>
  16:	1e c0       	rjmp	.+60     	; 0x54 <__bad_interrupt>
  18:	1d c0       	rjmp	.+58     	; 0x54 <__bad_interrupt>
  1a:	1c c0       	rjmp	.+56     	; 0x54 <__bad_interrupt>
  1c:	1b c0       	rjmp	.+54     	; 0x54 <__bad_interrupt>
  1e:	1a c0       	rjmp	.+52     	; 0x54 <__bad_interrupt>
  20:	19 c0       	rjmp	.+50     	; 0x54 <__bad_interrupt>
  22:	18 c0       	rjmp	.+48     	; 0x54 <__bad_interrupt>
  24:	3c c0       	rjmp	.+120    	; 0x9e <__vector_18>
  26:	16 c0       	rjmp	.+44     	; 0x54 <__bad_interrupt>
  28:	15 c0       	rjmp	.+42     	; 0x54 <__bad_interrupt>
  2a:	14 c0       	rjmp	.+40     	; 0x54 <__bad_interrupt>
  2c:	13 c0       	rjmp	.+38     	; 0x54 <__bad_interrupt>
  2e:	12 c0       	rjmp	.+36     	; 0x54 <__bad_interrupt>
  30:	11 c0       	rjmp	.+34     	; 0x54 <__bad_interrupt>
  32:	10 c0       	rjmp	.+32     	; 0x54 <__bad_interrupt>

00000034 <__ctors_end>:
  34:	11 24       	eor	r1, r1
  36:	1f be       	out	0x3f, r1	; 63
  38:	cf ef       	ldi	r28, 0xFF	; 255
  3a:	d4 e0       	ldi	r29, 0x04	; 4
  3c:	de bf       	out	0x3e, r29	; 62
  3e:	cd bf       	out	0x3d, r28	; 61

00000040 <__do_clear_bss>:
  40:	21 e0       	ldi	r18, 0x01	; 1
  42:	a0 e0       	ldi	r26, 0x00	; 0
  44:	b1 e0       	ldi	r27, 0x01	; 1
  46:	01 c0       	rjmp	.+2      	; 0x4a <.do_clear_bss_start>

00000048 <.do_clear_bss_loop>:
  48:	1d 92       	st	X+, r1

0000004a <.do_clear_bss_start>:
  4a:	a5 36       	cpi	r26, 0x65	; 101
  4c:	b2 07       	cpc	r27, r18
  4e:	e1 f7       	brne	.-8      	; 0x48 <.do_clear_bss_loop>
  50:	69 d1       	rcall	.+722    	; 0x324 <main>
  52:	a9 c1       	rjmp	.+850    	; 0x3a6 <_exit>

00000054 <__bad_interrupt>:
  54:	d5 cf       	rjmp	.-86     	; 0x0 <__vectors>

00000056 <_Z12readCircbuffPV10CircBuff_t>:
//Then head is incremented to the next spot
//Wrapping is handled with modulus of BUFF_SIZE
//NO OVERFLOW CHECKING IMPLEMENTED
unsigned char readCircbuff(volatile CircBuff_t *cBuff)
{
	unsigned char readVal = cBuff->Data[cBuff->Head];
  56:	fc 01       	movw	r30, r24
  58:	e0 5c       	subi	r30, 0xC0	; 192
  5a:	ff 4f       	sbci	r31, 0xFF	; 255
  5c:	20 81       	ld	r18, Z
  5e:	dc 01       	movw	r26, r24
  60:	a2 0f       	add	r26, r18
  62:	b1 1d       	adc	r27, r1
  64:	4c 91       	ld	r20, X
	cBuff->Head= (cBuff->Head+1)%BUFF_SIZE;
  66:	20 81       	ld	r18, Z
  68:	30 e0       	ldi	r19, 0x00	; 0
  6a:	2f 5f       	subi	r18, 0xFF	; 255
  6c:	3f 4f       	sbci	r19, 0xFF	; 255
  6e:	2f 73       	andi	r18, 0x3F	; 63
  70:	30 78       	andi	r19, 0x80	; 128
  72:	20 83       	st	Z, r18
	return readVal;
}
  74:	84 2f       	mov	r24, r20
  76:	08 95       	ret

00000078 <_Z13writeCircBuffPV10CircBuff_th>:
//Then tail is incremented by 1
//Wrapping is handled by modulus of BUFF_SIZE
//NO OVERFLOW CHECKING IMPLEMENTED
void writeCircBuff(volatile CircBuff_t *cBuff, unsigned char val)
{
	cBuff->Data[cBuff->Head] = val;
  78:	fc 01       	movw	r30, r24
  7a:	e0 5c       	subi	r30, 0xC0	; 192
  7c:	ff 4f       	sbci	r31, 0xFF	; 255
  7e:	20 81       	ld	r18, Z
  80:	fc 01       	movw	r30, r24
  82:	e2 0f       	add	r30, r18
  84:	f1 1d       	adc	r31, r1
  86:	60 83       	st	Z, r22
	cBuff->Tail = (cBuff->Tail+1)%BUFF_SIZE;
  88:	fc 01       	movw	r30, r24
  8a:	ef 5b       	subi	r30, 0xBF	; 191
  8c:	ff 4f       	sbci	r31, 0xFF	; 255
  8e:	20 81       	ld	r18, Z
  90:	30 e0       	ldi	r19, 0x00	; 0
  92:	2f 5f       	subi	r18, 0xFF	; 255
  94:	3f 4f       	sbci	r19, 0xFF	; 255
  96:	2f 73       	andi	r18, 0x3F	; 63
  98:	30 78       	andi	r19, 0x80	; 128
  9a:	20 83       	st	Z, r18
  9c:	08 95       	ret

0000009e <__vector_18>:
/* Interrupt Service Routine for Receive Complete 
NOTE: vector name changes with different AVRs see AVRStudio -
Help - AVR-Libc reference - Library Reference - <avr/interrupt.h>: Interrupts
for vector names other than USART_RXC_vect for ATmega32 */

ISR(USART_RX_vect){
  9e:	1f 92       	push	r1
  a0:	0f 92       	push	r0
  a2:	0f b6       	in	r0, 0x3f	; 63
  a4:	0f 92       	push	r0
  a6:	11 24       	eor	r1, r1
  a8:	2f 93       	push	r18
  aa:	3f 93       	push	r19
  ac:	4f 93       	push	r20
  ae:	5f 93       	push	r21
  b0:	6f 93       	push	r22
  b2:	7f 93       	push	r23
  b4:	8f 93       	push	r24
  b6:	9f 93       	push	r25
  b8:	af 93       	push	r26
  ba:	bf 93       	push	r27
  bc:	ef 93       	push	r30
  be:	ff 93       	push	r31
 
   cli(); // Turn off interrupts temporarily to make sure the data gets stored in the ring buffer
  c0:	f8 94       	cli
   value = UDR0;             //read UART register into value
  c2:	80 91 c6 00 	lds	r24, 0x00C6
  c6:	80 93 64 01 	sts	0x0164, r24
   writeCircBuff(&rBuff,value); //Write the data into the ring buffer, this isn't interrupted because ints are off
  ca:	60 91 64 01 	lds	r22, 0x0164
  ce:	80 e2       	ldi	r24, 0x20	; 32
  d0:	91 e0       	ldi	r25, 0x01	; 1
  d2:	d2 df       	rcall	.-92     	; 0x78 <_Z13writeCircBuffPV10CircBuff_th>
   sei();  //Reenable interrupts
  d4:	78 94       	sei
}
  d6:	ff 91       	pop	r31
  d8:	ef 91       	pop	r30
  da:	bf 91       	pop	r27
  dc:	af 91       	pop	r26
  de:	9f 91       	pop	r25
  e0:	8f 91       	pop	r24
  e2:	7f 91       	pop	r23
  e4:	6f 91       	pop	r22
  e6:	5f 91       	pop	r21
  e8:	4f 91       	pop	r20
  ea:	3f 91       	pop	r19
  ec:	2f 91       	pop	r18
  ee:	0f 90       	pop	r0
  f0:	0f be       	out	0x3f, r0	; 63
  f2:	0f 90       	pop	r0
  f4:	1f 90       	pop	r1
  f6:	18 95       	reti

000000f8 <_Z10USART_Initv>:
  to change use UCSRC, see AVR datasheet*/ 

  // Enable receiver and transmitter and receive complete interrupt 
  //UCSR0B = ((1<<TXEN0)|(1<<RXEN0) | (1<<RXCIE0));
  
  	UCSR0A = (1 << U2X0);
  f8:	82 e0       	ldi	r24, 0x02	; 2
  fa:	80 93 c0 00 	sts	0x00C0, r24

  	/* Turn on the transmission and reception circuitry. */
  	UCSR0B = (1 << RXEN0) | (1 << TXEN0);
  fe:	e1 ec       	ldi	r30, 0xC1	; 193
 100:	f0 e0       	ldi	r31, 0x00	; 0
 102:	88 e1       	ldi	r24, 0x18	; 24
 104:	80 83       	st	Z, r24
  	/* Use 8-bit character sizes. */
  	//UCSR0C = (1 << UCSZ00) | (1 << UCSZ01);

  	/* BAUD prescale */
  	UBRR0 = 12;
 106:	8c e0       	ldi	r24, 0x0C	; 12
 108:	90 e0       	ldi	r25, 0x00	; 0
 10a:	90 93 c5 00 	sts	0x00C5, r25
 10e:	80 93 c4 00 	sts	0x00C4, r24
  	/* Load upper 8-bits of the baud rate value into the high byte of the UBRR register. */
  	//UBRR0H = (BAUD_PRESCALE >> 8);
  	/* Load lower 8-bits of the baud rate value into the low byte of the UBRR register. */
  	//UBRR0L = BAUD_PRESCALE;

  	UCSR0B |= (1 << RXCIE0);
 112:	80 81       	ld	r24, Z
 114:	80 68       	ori	r24, 0x80	; 128
 116:	80 83       	st	Z, r24

  	sei();
 118:	78 94       	sei
 11a:	08 95       	ret

0000011c <_Z14USART_SendByteh>:


void USART_SendByte(uint8_t u8Data){

  // Wait until last byte has been transmitted
  while((UCSR0A &(1<<UDRE0)) == 0);
 11c:	e0 ec       	ldi	r30, 0xC0	; 192
 11e:	f0 e0       	ldi	r31, 0x00	; 0
 120:	90 81       	ld	r25, Z
 122:	95 ff       	sbrs	r25, 5
 124:	fd cf       	rjmp	.-6      	; 0x120 <_Z14USART_SendByteh+0x4>

  // Transmit data
  UDR0 = u8Data;
 126:	80 93 c6 00 	sts	0x00C6, r24
 12a:	08 95       	ret

0000012c <_Z8Led_initv>:

//This assumes that an led is attached to Port B pin 0
//+ side on pin 0, - side connected to resistor connecting to ground.
void Led_init(void){
	//outputs, PB0 on
	DDRB |= 0x01;       
 12c:	20 9a       	sbi	0x04, 0	; 4
	PORTB |= 0x01;        
 12e:	28 9a       	sbi	0x05, 0	; 5
 130:	08 95       	ret

00000132 <_Z7InitSPIv>:

void InitSPI(void)
{
	//Set SCK (PB5), MOSI (PB3) , CSN (SS & PB2) & C  as outport
	//OBS!!! Has to be set before SPI-Enable below
	DDRB |= (1<<DDB5) | (1<<DDB3) | (1<<DDB2) |(1<<DDB1);
 132:	84 b1       	in	r24, 0x04	; 4
 134:	8e 62       	ori	r24, 0x2E	; 46
 136:	84 b9       	out	0x04, r24	; 4
	DDRB &= (~(1<<DDB4));
 138:	24 98       	cbi	0x04, 4	; 4
	
	// Enable SPI, Master, set clock rate fck/16 .. clock rate not to important..
	SPCR |= (1<<SPE)|(1<<MSTR) |(1<<SPR0); // |(1<<SPR1);
 13a:	8c b5       	in	r24, 0x2c	; 44
 13c:	81 65       	ori	r24, 0x51	; 81
 13e:	8c bd       	out	0x2c, r24	; 44
	
	//PORTB |= (1 <<2);
	SETBIT(PORTB, 2);	//CSN IR_High to start with, nothing to be sent to the nRF yet!
 140:	2a 9a       	sbi	0x05, 2	; 5
	//PORTB &= (~(1<<1)); 
	CLEARBIT(PORTB, 1);	//CE low to start with, nothing to send/receive yet!
 142:	29 98       	cbi	0x05, 1	; 5
 144:	08 95       	ret

00000146 <_Z12WriteByteSPIh>:

//Sends and receives a byte through SPI
unsigned char WriteByteSPI(unsigned char cData)
{
	//Load byte to Data register
	SPDR = cData;
 146:	8e bd       	out	0x2e, r24	; 46
	
	/* Wait for transmission complete */
	while(!(SPSR)&(1<<SPIF));
 148:	8d b5       	in	r24, 0x2d	; 45
	
	//Return what's received from the nRF
	return SPDR;
 14a:	8e b5       	in	r24, 0x2e	; 46
}
 14c:	08 95       	ret

0000014e <_Z6GetRegh>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 14e:	95 e0       	ldi	r25, 0x05	; 5
 150:	9a 95       	dec	r25
 152:	f1 f7       	brne	.-4      	; 0x150 <_Z6GetRegh+0x2>
uint8_t GetReg(uint8_t reg)
{
	//make sure last command was a while ago
	_delay_us(15);
	//PORTB &= (~(1<<2)); 
	CLEARBIT(PORTB, 2);	//CSN low - nRF starts to listen for command
 154:	2a 98       	cbi	0x05, 2	; 5
 156:	95 e0       	ldi	r25, 0x05	; 5
 158:	9a 95       	dec	r25
 15a:	f1 f7       	brne	.-4      	; 0x158 <_Z6GetRegh+0xa>
	_delay_us(15);
	WriteByteSPI(R_REGISTER + reg);	//R_Register = set the nRF to reading mode, "reg" = this register well be read back
 15c:	f4 df       	rcall	.-24     	; 0x146 <_Z12WriteByteSPIh>
 15e:	85 e0       	ldi	r24, 0x05	; 5
 160:	8a 95       	dec	r24
 162:	f1 f7       	brne	.-4      	; 0x160 <_Z6GetRegh+0x12>
	_delay_us(15);
	reg = WriteByteSPI(NOP);	//Send NOP (dummy byte) once to receive back the first byte in the "reg" register
 164:	8f ef       	ldi	r24, 0xFF	; 255
 166:	ef df       	rcall	.-34     	; 0x146 <_Z12WriteByteSPIh>
 168:	95 e0       	ldi	r25, 0x05	; 5
 16a:	9a 95       	dec	r25
 16c:	f1 f7       	brne	.-4      	; 0x16a <_Z6GetRegh+0x1c>
	_delay_us(15);
	//PORTB |= (1<<2); 
	SETBIT(PORTB, 2);	//CSN Hi - nRF goes back to doing nothing
 16e:	2a 9a       	sbi	0x05, 2	; 5
	return reg;	// Return the read register
}
 170:	08 95       	ret

00000172 <_Z10WriteToNrfhhPhh>:

uint8_t *WriteToNrf(uint8_t ReadWrite, uint8_t reg, uint8_t *val, uint8_t antVal)	//tar in "ReadWrite" (W el R), "reg" (ett register), "*val" (en array) & "antVal" (antal integer i variabeln)
{
 172:	cf 92       	push	r12
 174:	df 92       	push	r13
 176:	ef 92       	push	r14
 178:	ff 92       	push	r15
 17a:	0f 93       	push	r16
 17c:	1f 93       	push	r17
 17e:	cf 93       	push	r28
 180:	df 93       	push	r29
 182:	d8 2e       	mov	r13, r24
 184:	c6 2e       	mov	r12, r22
 186:	7a 01       	movw	r14, r20
 188:	02 2f       	mov	r16, r18
	cli();	//disable global interrupt
 18a:	f8 94       	cli
	
	if (ReadWrite == W)	//if "W" then you want to write to the nRF (read mode "R" == 0x00, so skipping that one)
 18c:	81 e0       	ldi	r24, 0x01	; 1
 18e:	d8 12       	cpse	r13, r24
 190:	02 c0       	rjmp	.+4      	; 0x196 <_Z10WriteToNrfhhPhh+0x24>
	{
		reg = W_REGISTER + reg;	//ex: reg = EN_AA: 0b0010 0000 + 0b0000 0001 = 0b0010 0001
 192:	80 e2       	ldi	r24, 0x20	; 32
 194:	c8 0e       	add	r12, r24
 196:	83 e0       	ldi	r24, 0x03	; 3
 198:	8a 95       	dec	r24
 19a:	f1 f7       	brne	.-4      	; 0x198 <_Z10WriteToNrfhhPhh+0x26>
 19c:	00 00       	nop
	//Create an array to be returned at the end.
	//Static uint8_t is needed to be able to return an array
	static uint8_t ret[32];	
	
	_delay_us(10);		//make sure the last command was a while ago
	CLEARBIT(PORTB, 2);	//CSN low = nRF starts to listen for command
 19e:	2a 98       	cbi	0x05, 2	; 5
 1a0:	83 e0       	ldi	r24, 0x03	; 3
 1a2:	8a 95       	dec	r24
 1a4:	f1 f7       	brne	.-4      	; 0x1a2 <_Z10WriteToNrfhhPhh+0x30>
 1a6:	00 00       	nop
	_delay_us(10);
	WriteByteSPI(reg);	//set the nRF to Write or read mode of "reg"
 1a8:	8c 2d       	mov	r24, r12
 1aa:	cd df       	rcall	.-102    	; 0x146 <_Z12WriteByteSPIh>
 1ac:	83 e0       	ldi	r24, 0x03	; 3
 1ae:	8a 95       	dec	r24
 1b0:	f1 f7       	brne	.-4      	; 0x1ae <_Z10WriteToNrfhhPhh+0x3c>
 1b2:	00 00       	nop
	_delay_us(10);
	
	int i;
	for(i=0; i<antVal; i++)
 1b4:	10 e0       	ldi	r17, 0x00	; 0
 1b6:	10 16       	cp	r1, r16
 1b8:	11 06       	cpc	r1, r17
 1ba:	fc f4       	brge	.+62     	; 0x1fa <_Z10WriteToNrfhhPhh+0x88>
 1bc:	c0 e0       	ldi	r28, 0x00	; 0
 1be:	d0 e0       	ldi	r29, 0x00	; 0
	{
		if (ReadWrite == R && reg != W_TX_PAYLOAD)
 1c0:	d1 10       	cpse	r13, r1
 1c2:	0e c0       	rjmp	.+28     	; 0x1e0 <_Z10WriteToNrfhhPhh+0x6e>
 1c4:	80 ea       	ldi	r24, 0xA0	; 160
 1c6:	c8 16       	cp	r12, r24
 1c8:	59 f0       	breq	.+22     	; 0x1e0 <_Z10WriteToNrfhhPhh+0x6e>
		{
			ret[i]=WriteByteSPI(NOP);	//send dummy bytes to read out the data
 1ca:	8f ef       	ldi	r24, 0xFF	; 255
 1cc:	bc df       	rcall	.-136    	; 0x146 <_Z12WriteByteSPIh>
 1ce:	fe 01       	movw	r30, r28
 1d0:	e0 50       	subi	r30, 0x00	; 0
 1d2:	ff 4f       	sbci	r31, 0xFF	; 255
 1d4:	80 83       	st	Z, r24
 1d6:	83 e0       	ldi	r24, 0x03	; 3
 1d8:	8a 95       	dec	r24
 1da:	f1 f7       	brne	.-4      	; 0x1d8 <_Z10WriteToNrfhhPhh+0x66>
 1dc:	00 00       	nop
 1de:	09 c0       	rjmp	.+18     	; 0x1f2 <_Z10WriteToNrfhhPhh+0x80>
 1e0:	f7 01       	movw	r30, r14
 1e2:	ec 0f       	add	r30, r28
 1e4:	fd 1f       	adc	r31, r29
			_delay_us(10);
		}
		else
		{
			WriteByteSPI(val[i]);	//Send the commands to the nRF once at a time
 1e6:	80 81       	ld	r24, Z
 1e8:	ae df       	rcall	.-164    	; 0x146 <_Z12WriteByteSPIh>
 1ea:	83 e0       	ldi	r24, 0x03	; 3
 1ec:	8a 95       	dec	r24
 1ee:	f1 f7       	brne	.-4      	; 0x1ec <_Z10WriteToNrfhhPhh+0x7a>
 1f0:	00 00       	nop
	_delay_us(10);
	WriteByteSPI(reg);	//set the nRF to Write or read mode of "reg"
	_delay_us(10);
	
	int i;
	for(i=0; i<antVal; i++)
 1f2:	21 96       	adiw	r28, 0x01	; 1
 1f4:	c0 17       	cp	r28, r16
 1f6:	d1 07       	cpc	r29, r17
 1f8:	1c f3       	brlt	.-58     	; 0x1c0 <_Z10WriteToNrfhhPhh+0x4e>
		{
			WriteByteSPI(val[i]);	//Send the commands to the nRF once at a time
			_delay_us(10);
		}
	}
	SETBIT(PORTB, 2);	//CSN Hi - nRF goes back to doing nothing.
 1fa:	2a 9a       	sbi	0x05, 2	; 5
	
	sei(); //enable global interrupt
 1fc:	78 94       	sei
	
	return ret;	//returnerar en array
}
 1fe:	80 e0       	ldi	r24, 0x00	; 0
 200:	91 e0       	ldi	r25, 0x01	; 1
 202:	df 91       	pop	r29
 204:	cf 91       	pop	r28
 206:	1f 91       	pop	r17
 208:	0f 91       	pop	r16
 20a:	ff 90       	pop	r15
 20c:	ef 90       	pop	r14
 20e:	df 90       	pop	r13
 210:	cf 90       	pop	r12
 212:	08 95       	ret

00000214 <_Z13nrf24L01_initv>:

//Initializes the nRF.
void nrf24L01_init(void)
{
 214:	1f 93       	push	r17
 216:	cf 93       	push	r28
 218:	df 93       	push	r29
 21a:	00 d0       	rcall	.+0      	; 0x21c <_Z13nrf24L01_initv+0x8>
 21c:	00 d0       	rcall	.+0      	; 0x21e <_Z13nrf24L01_initv+0xa>
 21e:	1f 92       	push	r1
 220:	cd b7       	in	r28, 0x3d	; 61
 222:	de b7       	in	r29, 0x3e	; 62
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 224:	87 ea       	ldi	r24, 0xA7	; 167
 226:	91 e6       	ldi	r25, 0x61	; 97
 228:	01 97       	sbiw	r24, 0x01	; 1
 22a:	f1 f7       	brne	.-4      	; 0x228 <_Z13nrf24L01_initv+0x14>
 22c:	00 c0       	rjmp	.+0      	; 0x22e <_Z13nrf24L01_initv+0x1a>
 22e:	00 00       	nop
	
	uint8_t val[5];	//An array of integers to send to the *WriteToNrf function
	
	//EN_AA - (auto-acknowledgements) - Transmitter gets automatic response from receiver when successful transmission! (lovely function!)
	//Only works if Transmitter has identical RF_Address on its channel ex: RX_ADDR_P0 = TX_ADDR
	val[0]=0x01;	//Set value
 230:	11 e0       	ldi	r17, 0x01	; 1
 232:	19 83       	std	Y+1, r17	; 0x01
	WriteToNrf(W, EN_AA, val, 1);	//W=write mode, EN_AA=register to write to, val=data to write, 1 = number of data bytes.
 234:	21 e0       	ldi	r18, 0x01	; 1
 236:	ae 01       	movw	r20, r28
 238:	4f 5f       	subi	r20, 0xFF	; 255
 23a:	5f 4f       	sbci	r21, 0xFF	; 255
 23c:	61 e0       	ldi	r22, 0x01	; 1
 23e:	81 e0       	ldi	r24, 0x01	; 1
 240:	98 df       	rcall	.-208    	; 0x172 <_Z10WriteToNrfhhPhh>
	
	//Sets number of retries and retry delay
	val[0]=0x2F;	//0b0010 00011 "2" sets it up to 750uS delay between every retry (at least 500us at 250kbps and if payload >5bytes in 1Mbps, and if payload >15byte in 2Mbps) "F" is number of retries (1-15, now 15)
 242:	8f e2       	ldi	r24, 0x2F	; 47
 244:	89 83       	std	Y+1, r24	; 0x01
	WriteToNrf(W, SETUP_RETR, val, 1);
 246:	21 e0       	ldi	r18, 0x01	; 1
 248:	ae 01       	movw	r20, r28
 24a:	4f 5f       	subi	r20, 0xFF	; 255
 24c:	5f 4f       	sbci	r21, 0xFF	; 255
 24e:	64 e0       	ldi	r22, 0x04	; 4
 250:	81 e0       	ldi	r24, 0x01	; 1
 252:	8f df       	rcall	.-226    	; 0x172 <_Z10WriteToNrfhhPhh>
	
	////Choose number of enabled data pipes (1-5)
	val[0]=0x01;
 254:	19 83       	std	Y+1, r17	; 0x01
	WriteToNrf(W, EN_RXADDR, val, 1); //enable data pipe 0
 256:	21 e0       	ldi	r18, 0x01	; 1
 258:	ae 01       	movw	r20, r28
 25a:	4f 5f       	subi	r20, 0xFF	; 255
 25c:	5f 4f       	sbci	r21, 0xFF	; 255
 25e:	62 e0       	ldi	r22, 0x02	; 2
 260:	81 e0       	ldi	r24, 0x01	; 1
 262:	87 df       	rcall	.-242    	; 0x172 <_Z10WriteToNrfhhPhh>
	
	//RF_Address width setup (how many bytes is the receiver address, the more the merrier 1-5)
	val[0]=0x03;
 264:	83 e0       	ldi	r24, 0x03	; 3
 266:	89 83       	std	Y+1, r24	; 0x01
	WriteToNrf(W, SETUP_AW, val, 1); //0b0000 00011 5 bytes RF_Address
 268:	21 e0       	ldi	r18, 0x01	; 1
 26a:	ae 01       	movw	r20, r28
 26c:	4f 5f       	subi	r20, 0xFF	; 255
 26e:	5f 4f       	sbci	r21, 0xFF	; 255
 270:	63 e0       	ldi	r22, 0x03	; 3
 272:	81 e0       	ldi	r24, 0x01	; 1
 274:	7e df       	rcall	.-260    	; 0x172 <_Z10WriteToNrfhhPhh>
	
	//RF channel setup - choose frequency 2,400 - 2,527GHz 1MHz/step
	val[0]=0x01;
 276:	19 83       	std	Y+1, r17	; 0x01
	WriteToNrf(W, RF_CH, val, 1); //RF channel registry 0b0000 0001 = 2,401GHz (same on TX and RX)
 278:	21 e0       	ldi	r18, 0x01	; 1
 27a:	ae 01       	movw	r20, r28
 27c:	4f 5f       	subi	r20, 0xFF	; 255
 27e:	5f 4f       	sbci	r21, 0xFF	; 255
 280:	65 e0       	ldi	r22, 0x05	; 5
 282:	81 e0       	ldi	r24, 0x01	; 1
 284:	76 df       	rcall	.-276    	; 0x172 <_Z10WriteToNrfhhPhh>
	
	//RF setup	- choose power mode and data speed. Here is the difference with the (+) version!!!
	val[0]=0x07;
 286:	87 e0       	ldi	r24, 0x07	; 7
 288:	89 83       	std	Y+1, r24	; 0x01
	WriteToNrf(W, RF_SETUP, val, 1); //00000111 bit 3="0" 1Mbps=longer range, bit 2-1 power mode ("11" = -0db; 00 = -18db)
 28a:	21 e0       	ldi	r18, 0x01	; 1
 28c:	ae 01       	movw	r20, r28
 28e:	4f 5f       	subi	r20, 0xFF	; 255
 290:	5f 4f       	sbci	r21, 0xFF	; 255
 292:	66 e0       	ldi	r22, 0x06	; 6
 294:	81 e0       	ldi	r24, 0x01	; 1
 296:	6d df       	rcall	.-294    	; 0x172 <_Z10WriteToNrfhhPhh>
	
	//RX RF_Adress setup 5 byte - Set Receiver Address (set RX_ADDR_P0 = TX_ADDR if EN_AA is enabled!!!)
	int i;
	for(i=0; i<5; i++)
	{
		val[i]=0x12;	//0x12 x 5 to get a long secure address
 298:	12 e1       	ldi	r17, 0x12	; 18
 29a:	19 83       	std	Y+1, r17	; 0x01
 29c:	1a 83       	std	Y+2, r17	; 0x02
 29e:	1b 83       	std	Y+3, r17	; 0x03
 2a0:	1c 83       	std	Y+4, r17	; 0x04
 2a2:	1d 83       	std	Y+5, r17	; 0x05
	}
	WriteToNrf(W, RX_ADDR_P0, val, 5); //0b0010 1010 write registry
 2a4:	25 e0       	ldi	r18, 0x05	; 5
 2a6:	ae 01       	movw	r20, r28
 2a8:	4f 5f       	subi	r20, 0xFF	; 255
 2aa:	5f 4f       	sbci	r21, 0xFF	; 255
 2ac:	6a e0       	ldi	r22, 0x0A	; 10
 2ae:	81 e0       	ldi	r24, 0x01	; 1
 2b0:	60 df       	rcall	.-320    	; 0x172 <_Z10WriteToNrfhhPhh>
	
	//TX RF_Adress setup 5 byte -  Set Transmitter address (not used in a receiver but can be set anyway)
	//int i; //återanvänder föregående i...
	for(i=0; i<5; i++)
	{
		val[i]=0x12;	//0x12 x 5 same on the receiver chip and the RX-RF_Address above if EN_AA is enabled!!!
 2b2:	19 83       	std	Y+1, r17	; 0x01
 2b4:	1a 83       	std	Y+2, r17	; 0x02
 2b6:	1b 83       	std	Y+3, r17	; 0x03
 2b8:	1c 83       	std	Y+4, r17	; 0x04
 2ba:	1d 83       	std	Y+5, r17	; 0x05
	}
	WriteToNrf(W, TX_ADDR, val, 5);
 2bc:	25 e0       	ldi	r18, 0x05	; 5
 2be:	ae 01       	movw	r20, r28
 2c0:	4f 5f       	subi	r20, 0xFF	; 255
 2c2:	5f 4f       	sbci	r21, 0xFF	; 255
 2c4:	60 e1       	ldi	r22, 0x10	; 16
 2c6:	81 e0       	ldi	r24, 0x01	; 1
 2c8:	54 df       	rcall	.-344    	; 0x172 <_Z10WriteToNrfhhPhh>
	
	// payload width setup - 1-32byte (how many bytes to send per transmission)
	val[0]=5;		//Send 5 bytes per package this time (same on receiver and transmitter)
 2ca:	85 e0       	ldi	r24, 0x05	; 5
 2cc:	89 83       	std	Y+1, r24	; 0x01
	WriteToNrf(W, RX_PW_P0, val, 1);
 2ce:	21 e0       	ldi	r18, 0x01	; 1
 2d0:	ae 01       	movw	r20, r28
 2d2:	4f 5f       	subi	r20, 0xFF	; 255
 2d4:	5f 4f       	sbci	r21, 0xFF	; 255
 2d6:	61 e1       	ldi	r22, 0x11	; 17
 2d8:	81 e0       	ldi	r24, 0x01	; 1
 2da:	4b df       	rcall	.-362    	; 0x172 <_Z10WriteToNrfhhPhh>
	
	//CONFIG reg setup - Now it's time to boot up the nRF and choose if it's supposed to be a transmitter or receiver
	val[0]=0x1E;  //0b0000 1110 - bit 0="0":transmitter bit 0="1":Receiver, bit 1="1"power up,
 2dc:	8e e1       	ldi	r24, 0x1E	; 30
 2de:	89 83       	std	Y+1, r24	; 0x01
					//bit 4="1": mask_Max_RT i.e. IRQ-interrupt is not triggered if transmission failed.
	WriteToNrf(W, CONFIG, val, 1);
 2e0:	21 e0       	ldi	r18, 0x01	; 1
 2e2:	ae 01       	movw	r20, r28
 2e4:	4f 5f       	subi	r20, 0xFF	; 255
 2e6:	5f 4f       	sbci	r21, 0xFF	; 255
 2e8:	60 e0       	ldi	r22, 0x00	; 0
 2ea:	81 e0       	ldi	r24, 0x01	; 1
 2ec:	42 df       	rcall	.-380    	; 0x172 <_Z10WriteToNrfhhPhh>
 2ee:	87 ea       	ldi	r24, 0xA7	; 167
 2f0:	91 e6       	ldi	r25, 0x61	; 97
 2f2:	01 97       	sbiw	r24, 0x01	; 1
 2f4:	f1 f7       	brne	.-4      	; 0x2f2 <_Z13nrf24L01_initv+0xde>
 2f6:	00 c0       	rjmp	.+0      	; 0x2f8 <_Z13nrf24L01_initv+0xe4>
 2f8:	00 00       	nop
	
	//device need 1.5ms to reach standby mode
	_delay_ms(100);
	
	//sei();
}
 2fa:	0f 90       	pop	r0
 2fc:	0f 90       	pop	r0
 2fe:	0f 90       	pop	r0
 300:	0f 90       	pop	r0
 302:	0f 90       	pop	r0
 304:	df 91       	pop	r29
 306:	cf 91       	pop	r28
 308:	1f 91       	pop	r17
 30a:	08 95       	ret

0000030c <_Z12SendHexiByteh>:


void SendHexiByte(uint8_t byte)
{
 30c:	cf 93       	push	r28
 30e:	c8 2f       	mov	r28, r24
	char upper = (byte & 0b11110000 );
	char lower = (byte & 0b00001111 );
	
	upper = ((upper >> 4) & 0b00001111);
 310:	82 95       	swap	r24
 312:	8f 70       	andi	r24, 0x0F	; 15
	
	USART_SendByte(upper + 'A');
 314:	8f 5b       	subi	r24, 0xBF	; 191
 316:	02 df       	rcall	.-508    	; 0x11c <_Z14USART_SendByteh>


void SendHexiByte(uint8_t byte)
{
	char upper = (byte & 0b11110000 );
	char lower = (byte & 0b00001111 );
 318:	8c 2f       	mov	r24, r28
 31a:	8f 70       	andi	r24, 0x0F	; 15
	
	upper = ((upper >> 4) & 0b00001111);
	
	USART_SendByte(upper + 'A');
	USART_SendByte(lower + 'A');
 31c:	8f 5b       	subi	r24, 0xBF	; 191
 31e:	fe de       	rcall	.-516    	; 0x11c <_Z14USART_SendByteh>
}
 320:	cf 91       	pop	r28
 322:	08 95       	ret

00000324 <main>:
/*
* Initializes the head and tail state for the ring buffer
*/
void initCircBuff(volatile CircBuff_t *cBuff)
{
	cBuff->Head = 0; //Points to the first valid byte in the buffer
 324:	10 92 60 01 	sts	0x0160, r1
	cBuff->Tail = 1; //points to next empty byte
 328:	81 e0       	ldi	r24, 0x01	; 1
 32a:	80 93 61 01 	sts	0x0161, r24
	cBuff->OverRun = 0; //true false overrun
 32e:	10 92 63 01 	sts	0x0163, r1
 332:	10 92 62 01 	sts	0x0162, r1



int main(void){
   initCircBuff(&rBuff);
   USART_Init();  // Initialize USART
 336:	e0 de       	rcall	.-576    	; 0xf8 <_Z10USART_Initv>
   Led_init();    // init LEDs for testing
 338:	f9 de       	rcall	.-526    	; 0x12c <_Z8Led_initv>
   InitSPI();
 33a:	fb de       	rcall	.-522    	; 0x132 <_Z7InitSPIv>
   nrf24L01_init();
 33c:	6b df       	rcall	.-298    	; 0x214 <_Z13nrf24L01_initv>
   value = 'A'; //0x41;    
 33e:	81 e4       	ldi	r24, 0x41	; 65
 340:	80 93 64 01 	sts	0x0164, r24
   PORTB |= 0x01; // 0 = LED on
 344:	28 9a       	sbi	0x05, 0	; 5
	else
	{
		PORTB &= (~(0x01));
	}
			 
	if((rBuff.Head+1)%BUFF_SIZE != rBuff.Tail)
 346:	00 e6       	ldi	r16, 0x60	; 96
 348:	11 e0       	ldi	r17, 0x01	; 1
 34a:	c1 e6       	ldi	r28, 0x61	; 97
 34c:	d1 e0       	ldi	r29, 0x01	; 1
	}
	else if(value == 0x45)
	{
		PORTB |= 0x01;
		SendHexiByte(GetReg(STATUS));
		value = 0x43;
 34e:	0f 2e       	mov	r0, r31
 350:	f3 e4       	ldi	r31, 0x43	; 67
 352:	ff 2e       	mov	r15, r31
 354:	f0 2d       	mov	r31, r0
   value = 'A'; //0x41;    
   PORTB |= 0x01; // 0 = LED on
   
   for(;;){    // Repeat indefinitely
             
	if(value == 0x41)
 356:	80 91 64 01 	lds	r24, 0x0164
 35a:	81 34       	cpi	r24, 0x41	; 65
 35c:	39 f4       	brne	.+14     	; 0x36c <main+0x48>
	{
		PORTB |= 0x01;
 35e:	28 9a       	sbi	0x05, 0	; 5
		SendHexiByte(GetReg(EN_AA));
 360:	81 e0       	ldi	r24, 0x01	; 1
 362:	f5 de       	rcall	.-534    	; 0x14e <_Z6GetRegh>
 364:	d3 df       	rcall	.-90     	; 0x30c <_Z12SendHexiByteh>
		value = 0x43;
 366:	f0 92 64 01 	sts	0x0164, r15
 36a:	0c c0       	rjmp	.+24     	; 0x384 <main+0x60>
	}
	else if(value == 0x45)
 36c:	80 91 64 01 	lds	r24, 0x0164
 370:	85 34       	cpi	r24, 0x45	; 69
 372:	39 f4       	brne	.+14     	; 0x382 <main+0x5e>
	{
		PORTB |= 0x01;
 374:	28 9a       	sbi	0x05, 0	; 5
		SendHexiByte(GetReg(STATUS));
 376:	87 e0       	ldi	r24, 0x07	; 7
 378:	ea de       	rcall	.-556    	; 0x14e <_Z6GetRegh>
 37a:	c8 df       	rcall	.-112    	; 0x30c <_Z12SendHexiByteh>
		value = 0x43;
 37c:	f0 92 64 01 	sts	0x0164, r15
 380:	01 c0       	rjmp	.+2      	; 0x384 <main+0x60>
	}
	else
	{
		PORTB &= (~(0x01));
 382:	28 98       	cbi	0x05, 0	; 5
	}
			 
	if((rBuff.Head+1)%BUFF_SIZE != rBuff.Tail)
 384:	f8 01       	movw	r30, r16
 386:	20 81       	ld	r18, Z
 388:	88 81       	ld	r24, Y
 38a:	30 e0       	ldi	r19, 0x00	; 0
 38c:	2f 5f       	subi	r18, 0xFF	; 255
 38e:	3f 4f       	sbci	r19, 0xFF	; 255
 390:	2f 73       	andi	r18, 0x3F	; 63
 392:	30 78       	andi	r19, 0x80	; 128
 394:	90 e0       	ldi	r25, 0x00	; 0
 396:	28 17       	cp	r18, r24
 398:	39 07       	cpc	r19, r25
 39a:	e9 f2       	breq	.-70     	; 0x356 <main+0x32>
	{
		USART_SendByte(readCircbuff(&rBuff));  // send value
 39c:	80 e2       	ldi	r24, 0x20	; 32
 39e:	91 e0       	ldi	r25, 0x01	; 1
 3a0:	5a de       	rcall	.-844    	; 0x56 <_Z12readCircbuffPV10CircBuff_t>
 3a2:	bc de       	rcall	.-648    	; 0x11c <_Z14USART_SendByteh>
 3a4:	d8 cf       	rjmp	.-80     	; 0x356 <main+0x32>

000003a6 <_exit>:
 3a6:	f8 94       	cli

000003a8 <__stop_program>:
 3a8:	ff cf       	rjmp	.-2      	; 0x3a8 <__stop_program>
