Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Michi\Desktop\1.Semester_ESD\PRO1\CarreraAI.git\trunk\Playgrounds\Michi\SoCSystem\fpga-rtl\soc_system.qsys --block-symbol-file --output-directory=C:\Users\Michi\Desktop\1.Semester_ESD\PRO1\CarreraAI.git\trunk\Playgrounds\Michi\SoCSystem\fpga-rtl\soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading fpga-rtl/soc_system.qsys
Progress: Reading input file
Progress: Adding AvalonToOpticalSensor_Communication_0 [AvalonToOpticalSensor_Communication 1.1]
Progress: Parameterizing module AvalonToOpticalSensor_Communication_0
Progress: Adding CarLeds [altera_avalon_pio 15.0]
Progress: Parameterizing module CarLeds
Progress: Adding CarSensors [altera_avalon_pio 15.0]
Progress: Parameterizing module CarSensors
Progress: Adding Motor_Control_0 [Motor_Control 1.0]
Progress: Parameterizing module Motor_Control_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_led [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_led
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.CarSensors: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Michi\Desktop\1.Semester_ESD\PRO1\CarreraAI.git\trunk\Playgrounds\Michi\SoCSystem\fpga-rtl\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\Michi\Desktop\1.Semester_ESD\PRO1\CarreraAI.git\trunk\Playgrounds\Michi\SoCSystem\fpga-rtl\soc_system\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading fpga-rtl/soc_system.qsys
Progress: Reading input file
Progress: Adding AvalonToOpticalSensor_Communication_0 [AvalonToOpticalSensor_Communication 1.1]
Progress: Parameterizing module AvalonToOpticalSensor_Communication_0
Progress: Adding CarLeds [altera_avalon_pio 15.0]
Progress: Parameterizing module CarLeds
Progress: Adding CarSensors [altera_avalon_pio 15.0]
Progress: Parameterizing module CarSensors
Progress: Adding Motor_Control_0 [Motor_Control 1.0]
Progress: Parameterizing module Motor_Control_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_led [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_led
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.CarSensors: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: AvalonToOpticalSensor_Communication_0: "soc_system" instantiated AvalonToOpticalSensor_Communication "AvalonToOpticalSensor_Communication_0"
Info: CarLeds: Starting RTL generation for module 'soc_system_CarLeds'
Info: CarLeds:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_CarLeds --dir=C:/Users/Michi/AppData/Local/Temp/alt7310_4257807349727093569.dir/0002_CarLeds_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Michi/AppData/Local/Temp/alt7310_4257807349727093569.dir/0002_CarLeds_gen//soc_system_CarLeds_component_configuration.pl  --do_build_sim=0  ]
Info: CarLeds: Done RTL generation for module 'soc_system_CarLeds'
Info: CarLeds: "soc_system" instantiated altera_avalon_pio "CarLeds"
Info: CarSensors: Starting RTL generation for module 'soc_system_CarSensors'
Info: CarSensors:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_CarSensors --dir=C:/Users/Michi/AppData/Local/Temp/alt7310_4257807349727093569.dir/0003_CarSensors_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Michi/AppData/Local/Temp/alt7310_4257807349727093569.dir/0003_CarSensors_gen//soc_system_CarSensors_component_configuration.pl  --do_build_sim=0  ]
Info: CarSensors: Done RTL generation for module 'soc_system_CarSensors'
Info: CarSensors: "soc_system" instantiated altera_avalon_pio "CarSensors"
Info: Motor_Control_0: "soc_system" instantiated Motor_Control "Motor_Control_0"
Warning: Overwriting different file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/Global-p.vhd
Warning: Overwriting different file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/StrobeGen-e.vhd
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/StrobeGen-Rtl-a.vhd
Info: fpga_only_master: "soc_system" instantiated altera_jtag_avalon_master "fpga_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Michi/AppData/Local/Temp/alt7310_4257807349727093569.dir/0006_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Michi/AppData/Local/Temp/alt7310_4257807349727093569.dir/0006_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Michi/AppData/Local/Temp/alt7310_4257807349727093569.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Michi/AppData/Local/Temp/alt7310_4257807349727093569.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'
Info: pio_led:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=C:/Users/Michi/AppData/Local/Temp/alt7310_4257807349727093569.dir/0008_pio_led_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Michi/AppData/Local/Temp/alt7310_4257807349727093569.dir/0008_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'soc_system_pio_led'
Info: pio_led: "soc_system" instantiated altera_avalon_pio "pio_led"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "fpga_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "fpga_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "fpga_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "fpga_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "fpga_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "fpga_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "fpga_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "fpga_only_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: fpga_only_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fpga_only_master_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: fpga_only_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fpga_only_master_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: fpga_only_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "fpga_only_master_master_limiter"
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Michi/Desktop/1.Semester_ESD/PRO1/CarreraAI.git/trunk/Playgrounds/Michi/SoCSystem/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 61 modules, 145 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
