#include <uicr/uicr.h>

/* gpio6 pin 0: CTRLSEL = 4*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 0, 4);
/* gpio6 pin 2: CTRLSEL = 4*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 2, 4);
/* gpio6 pin 3: CTRLSEL = 4*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 3, 4);
/* gpio6 pin 4: CTRLSEL = 4*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 4, 4);
/* gpio6 pin 5: CTRLSEL = 4*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 5, 4);
/* gpio6 pin 6: CTRLSEL = 4*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 6, 4);
/* gpio6 pin 7: CTRLSEL = 4*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 7, 4);
/* gpio6 pin 8: CTRLSEL = 4*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 8, 4);
/* gpio6 pin 9: CTRLSEL = 4*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 9, 4);
/* gpio6 pin 10: CTRLSEL = 4*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 10, 4);
/* gpio6 pin 11: CTRLSEL = 4*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 11, 4);
/* gpio9 pin 0: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f939200UL, 0, 0);
/* gpio9 pin 1: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f939200UL, 1, 0);
/* gpio9 pin 2: CTRLSEL = 2*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f939200UL, 2, 2);
/* gpio9 pin 3: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f939200UL, 3, 0);
/* gpio2 pin 4: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938400UL, 4, 0);
/* gpio2 pin 5: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938400UL, 5, 0);
/* gpio2 pin 6: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938400UL, 6, 0);
/* gpio2 pin 7: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938400UL, 7, 0);
/* gpio0 pin 8: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938000UL, 8, 0);
/* gpio0 pin 9: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938000UL, 9, 0);
/* gpio0 pin 10: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938000UL, 10, 0);
/* gpio0 pin 11: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938000UL, 11, 0);
/* gpio1 pin 7: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938200UL, 7, 0);
/* gpio1 pin 9: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938200UL, 9, 0);
/* gpio1 pin 10: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938200UL, 10, 0);
/* gpio1 pin 11: CTRLSEL = 0*/
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938200UL, 11, 0);
/* usbhs IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(NRFX_IRQ_NUMBER_GET(0x5f086000UL), NRF_PROCESSOR_APPLICATION);
/* exmif IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(NRFX_IRQ_NUMBER_GET(0x5f095000UL), NRF_PROCESSOR_APPLICATION);
/* adc IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(NRFX_IRQ_NUMBER_GET(0x5f982000UL), NRF_PROCESSOR_APPLICATION);
/* nfct IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(NRFX_IRQ_NUMBER_GET(0x5f985000UL), NRF_PROCESSOR_APPLICATION);
/* pwm130 IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(NRFX_IRQ_NUMBER_GET(0x5f9a4000UL), NRF_PROCESSOR_APPLICATION);
/* uart136 IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(NRFX_IRQ_NUMBER_GET(0x5f9d5000UL), NRF_PROCESSOR_APPLICATION);
/* uart135 IRQ => RADIOCORE */
UICR_IRQMAP_IRQ_SINK_SET(NRFX_IRQ_NUMBER_GET(0x5f9c6000UL), NRF_PROCESSOR_RADIOCORE);
/* RADIOCORE IPCT ch. 2 => GLOBALSLOW IPCT ch. 2 */
UICR_IPCMAP_CHANNEL_CFG(0, NRF_DOMAIN_RADIOCORE, 2, NRF_DOMAIN_GLOBALSLOW, 2);
/* GLOBALSLOW IPCT ch. 0 => RADIOCORE IPCT ch. 0 */
UICR_IPCMAP_CHANNEL_CFG(1, NRF_DOMAIN_GLOBALSLOW, 0, NRF_DOMAIN_RADIOCORE, 0);
/* GLOBALSLOW IPCT ch. 2 => RADIOCORE IPCT ch. 2 */
UICR_IPCMAP_CHANNEL_CFG(2, NRF_DOMAIN_GLOBALSLOW, 2, NRF_DOMAIN_RADIOCORE, 2);
/* PPIB133 ch. 0 => PPIB130 ch. 8 */
UICR_PPIB_SUBSCRIBE_SEND_ENABLE(0x5f99d000UL, 0);
UICR_PPIB_PUBLISH_RECEIVE_ENABLE(0x5f925000UL, 8);
/* PPIB133 ch. 2 => PPIB130 ch. 10 */
UICR_PPIB_SUBSCRIBE_SEND_ENABLE(0x5f99d000UL, 2);
UICR_PPIB_PUBLISH_RECEIVE_ENABLE(0x5f925000UL, 10);
/* PPIB130 ch. 11 => PPIB133 ch. 3 */
UICR_PPIB_SUBSCRIBE_SEND_ENABLE(0x5f925000UL, 11);
UICR_PPIB_PUBLISH_RECEIVE_ENABLE(0x5f99d000UL, 3);