
---------- Begin Simulation Statistics ----------
simSeconds                                   0.458303                       # Number of seconds simulated (Second)
simTicks                                 458303193306                       # Number of ticks simulated (Tick)
finalTick                                458303193306                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  64553.33                       # Real time elapsed on the host (Second)
hostTickRate                                  7099605                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3155800                       # Number of bytes of host memory used (Byte)
simInsts                                   2112566494                       # Number of instructions simulated (Count)
simOps                                     3444920617                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    32726                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      53365                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        76219729                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.958660                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.510553                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      132012506                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                 1616812                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     122834867                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued              14949992                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            68144057                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined        121203697                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved            1426145                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           75969186                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.616904                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.070607                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 34053719     44.83%     44.83% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 14602101     19.22%     64.05% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  6807685      8.96%     73.01% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  6143802      8.09%     81.10% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  4872519      6.41%     87.51% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  4032239      5.31%     92.82% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  3004008      3.95%     96.77% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1114233      1.47%     98.24% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1338880      1.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             75969186                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  94669      1.89%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                821034     16.37%     18.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     18.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                 11183      0.22%     18.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc              1072567     21.39%     39.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     39.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     39.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     39.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift               40117      0.80%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                1      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     40.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                416061      8.30%     48.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               395776      7.89%     56.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          2156040     42.99%     99.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite            7439      0.15%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass     11065840      9.01%      9.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     49687160     40.45%     49.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       133835      0.11%     49.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        95916      0.08%     49.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      1716770      1.40%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc           56      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     51.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd     12834663     10.45%     61.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       688685      0.56%     62.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp        22344      0.02%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          106      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc      6536735      5.32%     67.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult       273714      0.22%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift      1066963      0.87%     68.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     68.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     68.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd          277      0.00%     68.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           15      0.00%     68.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt          259      0.00%     68.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           15      0.00%     68.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult          237      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     68.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      8404943      6.84%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      5064164      4.12%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     21433996     17.45%     96.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      3808174      3.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     122834867                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.611589                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            5014887                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.040826                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               219279941                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              110207551                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       54587279                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                122323858                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                91576279                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        32710553                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   60776104                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    56007810                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                  1175687                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           2378                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         250543                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                  1482634671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      23780986                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     17635517                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       533052                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       416499                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch          255      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return       493569      8.65%      8.65% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect       187326      3.28%     11.94% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect       293392      5.14%     17.08% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond      4561956     79.93%     97.01% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond       160632      2.81%     99.82% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.82% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         9997      0.18%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total       5707127                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch          255      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return       100958      2.79%      2.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect        46006      1.27%      4.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect        42096      1.16%      5.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      3398957     93.83%     99.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond        33644      0.93%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          539      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total      3622455                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch           68      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return          224      0.29%      0.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect         2244      2.86%      3.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect         1145      1.46%      4.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond        74054     94.27%     98.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          657      0.84%     99.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     99.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          160      0.20%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total        78552                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return       392611     18.83%     18.83% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect       141320      6.78%     25.61% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect       251296     12.05%     37.67% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond      1162998     55.79%     93.45% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond       126988      6.09%     99.55% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     99.55% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond         9458      0.45%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total      2084671                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            3      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect         1673      2.19%      2.19% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect         1051      1.38%      3.57% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond        73169     95.79%     99.36% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          336      0.44%     99.80% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.80% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          156      0.20%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total        76388                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget       967881     16.96%     16.96% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      3948380     69.18%     86.14% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS       493569      8.65%     94.79% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect       297297      5.21%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total      5707127                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch        19590     26.45%     26.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return        54228     73.22%     99.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect          224      0.30%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           21      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total        74063                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted          4562211                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      3606915                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect            78552                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss          3206                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted        21521                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted        57031                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups             5707127                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates               19924                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                4480997                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.785158                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           4430                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups         303389                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits            297297                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            6092                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch          255      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return       493569      8.65%      8.65% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect       187326      3.28%     11.94% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect       293392      5.14%     17.08% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond      4561956     79.93%     97.01% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond       160632      2.81%     99.82% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.82% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         9997      0.18%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total      5707127                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch          154      0.01%      0.01% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return       483371     39.42%     39.44% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect         3041      0.25%     39.68% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect       293392     23.93%     63.61% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond       435276     35.50%     99.11% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          899      0.07%     99.18% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     99.18% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         9997      0.82%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total      1226130                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect         2244     11.26%     11.26% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     11.26% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond        17023     85.44%     96.70% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          657      3.30%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total        19924                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect         2244     11.26%     11.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond        17023     85.44%     96.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          657      3.30%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total        19924                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups       303389                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits       297297                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         6092                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords         1305                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords       304694                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.loop_predictor.used        63988                       # Number of times the loop predictor is the provider. (Count)
system.cpu0.branchPred.loop_predictor.correct        61795                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.loop_predictor.wrong         2193                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.ras.pushes              581676                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                581671                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes            189060                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                392611                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct             392608                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                3                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.statistical_corrector.correct       477064                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.statistical_corrector.wrong       685934                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect       391082                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect        25568                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect         1303                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect       602857                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong        38139                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong        14719                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong          311                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong         2999                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit         2185                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit        11090                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2        26610                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6        83698                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::9        25711                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::10        15666                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::11         4914                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::12         4007                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::13        29210                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::14        12611                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::15         7458                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::16        13420                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::17        10457                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::18         7824                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::19         7802                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::20         9784                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::21        14641                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::22        16850                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::24        19157                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::26        40856                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::28        23057                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::32        24877                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::36        70898                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0        41590                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2        80475                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6        33257                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::9        21164                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::10        16604                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::11         9439                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::12        11020                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::13         7915                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::14        11935                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::15         7016                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::16        10601                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::17        13571                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::18        11841                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::19        10066                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::20        11892                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::21        13746                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::22        14224                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::24        34262                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::26        17370                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::28        25052                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::32        66468                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu0.clk_domain.clock                      294                       # Clock period in ticks (Tick)
system.cpu0.commit.commitSquashedInsts       46892563                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls         190667                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            75747                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     69981780                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.935747                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.973487                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       49563451     70.82%     70.82% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        7341769     10.49%     81.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        4085330      5.84%     87.15% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1102488      1.58%     88.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        3118760      4.46%     93.18% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         332477      0.48%     93.66% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        1297956      1.85%     95.51% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         376191      0.54%     96.05% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        2763358      3.95%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     69981780                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                       5034                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls               392616                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       337354      0.52%      0.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     27794545     42.44%     42.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       131460      0.20%     43.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        95819      0.15%     43.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      1638269      2.50%     45.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     45.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     45.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     45.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     45.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     45.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc           56      0.00%     45.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     45.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd     12824450     19.58%     65.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       656970      1.00%     66.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp        22344      0.03%     66.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt           82      0.00%     66.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc      6530995      9.97%     76.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult       273714      0.42%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift      1056693      1.61%     78.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     78.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     78.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd          244      0.00%     78.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           13      0.00%     78.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt          192      0.00%     78.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           13      0.00%     78.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult          203      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     78.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      5078607      7.76%     86.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      3015959      4.61%     90.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      4480676      6.84%     97.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1546597      2.36%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     65485255                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      2763358                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commit.memoryViolations              9812                       # Number of memory violations (Cycle)
system.cpu0.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu0.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu0.commit.protStores                 3873525                       # [Protean] Number of protected stores (Count)
system.cpu0.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu0.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu0.commit.xmitTaints                 8677883                       # [Protean] Number of x-taint primitives (Count)
system.cpu0.commit.predAccess                 7905280                       # [Protean] Correctly predicted access loads (Count)
system.cpu0.commit.predNoAccess               1122214                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu0.commit.mispredAccess               474738                       # [Protean] Mispredicted access loads (Count)
system.cpu0.commit.mispredNoAccess              57051                       # [Protean] Mispredicted no-access loads (Count)
system.cpu0.commitStats0.numInsts            38914225                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps              65485255                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP      38914225                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP        65485255                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.958660                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.510553                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          14121839                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts          32537139                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         38586290                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts         9559283                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts        4562556                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       337354      0.52%      0.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu     27794545     42.44%     42.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       131460      0.20%     43.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv        95819      0.15%     43.31% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd      1638269      2.50%     45.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     45.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     45.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     45.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     45.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     45.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc           56      0.00%     45.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     45.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd     12824450     19.58%     65.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu       656970      1.00%     66.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp        22344      0.03%     66.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt           82      0.00%     66.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc      6530995      9.97%     76.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult       273714      0.42%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift      1056693      1.61%     78.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     78.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd          244      0.00%     78.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp           13      0.00%     78.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt          192      0.00%     78.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv           13      0.00%     78.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.43% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult          203      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     78.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead      5078607      7.76%     86.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite      3015959      4.61%     90.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead      4480676      6.84%     97.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      1546597      2.36%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total     65485255                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl      2084671                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      1431306                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       653365                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      1162998                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl       921673                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       392616                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       392611                       # Class of control type instructions committed (Count)
system.cpu0.decltab0.hits                     1475660                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab0.misses                   7807862                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab0.averagePubBytes             6734                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab0.averageBytes                7891                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab0.averageSamples               759                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab1.averageSamples               759                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab2.averageSamples               759                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab3.averageSamples               759                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decode.idleCycles                 7792798                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             42995864                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 19929555                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              4817415                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                433554                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             3865866                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 2946                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             138719392                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                12484                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts           97580617                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches         4565297                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts        9916315                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts       4653837                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.280254                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      25687842                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     28395430                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads      64043032                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites     31070396                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads     73954323                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     45643972                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         14570152                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     23422575                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites           67                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           4739246                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     64678743                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 872924                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 341                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          968                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles         3757                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 10337921                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes               139092                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          75969186                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.873410                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.617303                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                48035098     63.23%     63.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1324305      1.74%     64.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 1510379      1.99%     66.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 2033422      2.68%     69.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1355828      1.78%     71.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 3808121      5.01%     76.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                17902033     23.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            75969186                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts             87187577                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.143898                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches           5707127                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.074877                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     10848915                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   433554                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  15720743                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 1726229                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             133629318                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                4681                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                23780986                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               17635517                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts              1606801                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   655128                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  155947                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents         10563                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2995                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         4553                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                7548                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                97471440                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               87297832                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 67231914                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                135928519                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.145344                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.494612                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                     536911                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu0.lsq0.squashedLoads               14221703                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 107                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation              10563                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores              13072961                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads               95447                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   479                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9559283                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           103.556533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          120.615282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               2976159     31.13%     31.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              460653      4.82%     35.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              325083      3.40%     39.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              300258      3.14%     42.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              324338      3.39%     45.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              354656      3.71%     49.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69              224694      2.35%     51.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              169185      1.77%     53.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89              230197      2.41%     56.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99              339770      3.55%     59.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109            348026      3.64%     63.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119            360482      3.77%     67.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129            256079      2.68%     69.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139            289941      3.03%     72.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            176428      1.85%     74.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159            187776      1.96%     76.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169            130495      1.37%     77.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179            158520      1.66%     79.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189            127554      1.33%     80.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             96789      1.01%     81.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            134717      1.41%     83.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            125043      1.31%     84.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             67781      0.71%     85.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             84566      0.88%     86.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             77466      0.81%     87.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             66860      0.70%     87.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             77513      0.81%     88.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             84949      0.89%     89.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             99163      1.04%     90.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             70836      0.74%     91.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          833306      8.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1707                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9559283                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu0.lsq0.proteanUnprotUnprotForwards       156637                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu0.lsq0.proteanProtUnprotForwards        11947                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu0.lsq0.proteanProtProtForwards       321051                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu0.lsq0.proteanUnprotProtForwards        47276                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu0.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu0.lsq0.delayedWritebackTicks      232175067                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu0.lsq0.delayedWritebackCount          47566                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               10041778                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                4659583                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     4695                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                    20337                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               10338064                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1312                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             16                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 54486824448.250000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 24924511163.332954                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            5     62.50%     62.50% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::5e+10-1e+11            3     37.50%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value  30143951418                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value  98587988102                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  22408597720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 435894595586                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                433554                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 9253857                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               28998681                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         11099                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 22271804                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             15000191                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             136747513                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                  508                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              10110777                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents               2069404                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents        1681841                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          171124743                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  393349765                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               114109469                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 86941077                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             91725978                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                79398756                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    199                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                200                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 20570667                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       175072422                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      230743678                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                38914225                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  65485255                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  294                       # Number of system calls (Count)
system.cpu1.numCycles                       355320602                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              2.132933                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.468838                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      429105716                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                  586490                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     381236259                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued              11915617                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined           171351943                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined        557433142                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved             146898                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          355218897                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.073243                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.394860                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                157662701     44.38%     44.38% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                106356413     29.94%     74.33% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 42950109     12.09%     86.42% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 25980054      7.31%     93.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                 11066930      3.12%     96.85% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  5163150      1.45%     98.30% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  3016560      0.85%     99.15% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1327204      0.37%     99.52% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  1695776      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            355218897                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 388922      9.46%      9.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      9.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      9.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      9.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      9.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      9.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      9.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      9.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      9.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      9.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      9.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                842805     20.50%     29.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     29.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                213028      5.18%     35.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     35.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   850      0.02%     35.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc               557813     13.57%     48.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                 1794      0.04%     48.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     48.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     48.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift              115103      2.80%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     51.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead               1011331     24.60%     76.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               624351     15.19%     91.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           320980      7.81%     99.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           34065      0.83%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       652481      0.17%      0.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu    215905443     56.63%     56.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult       260153      0.07%     56.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv           44      0.00%     56.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       708114      0.19%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc          920      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd     11597599      3.04%     60.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu       942580      0.25%     60.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp        66240      0.02%     60.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt       182297      0.05%     60.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc      7810104      2.05%     62.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult       652154      0.17%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift      2267722      0.59%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt          920      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     80522695     21.12%     84.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite     49095127     12.88%     97.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      7849046      2.06%     99.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2720780      0.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     381236259                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.072936                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            4111042                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.010783                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads              1048658185                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              544447103                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses      275223403                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 85059889                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                56621052                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        35907465                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                  341622378                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    43072442                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                   748023                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            672                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         101705                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     4587164                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads      67099442                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     43879626                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads     11747025                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores     13914597                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            3      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return      4455254     17.07%     17.07% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect      4114727     15.76%     32.83% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect       491796      1.88%     34.72% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond     15457968     59.22%     93.93% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond      1505239      5.77%     99.70% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     99.70% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond        78307      0.30%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total      26103294                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return      1694418     14.53%     14.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect      1715680     14.71%     29.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect       130005      1.11%     30.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond      7351215     63.02%     93.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond       750738      6.44%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond        23255      0.20%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total     11665314                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            5      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect         5330      0.69%      0.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect        30163      3.93%      4.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond       725242     94.54%     99.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond         3321      0.43%     99.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     99.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond         3033      0.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total       767094                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return      2760836     19.12%     19.12% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect      2399047     16.62%     35.74% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect       361791      2.51%     38.24% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond      8106753     56.15%     94.39% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond       754501      5.23%     99.62% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     99.62% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond        55052      0.38%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total     14437980                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            1      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect         3982      0.53%      0.53% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect        26162      3.51%      4.04% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond       709823     95.21%     99.25% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond         2570      0.34%     99.59% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.59% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond         3021      0.41%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total       745559                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget      8904268     34.11%     34.11% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB     12289705     47.08%     81.19% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS      4455252     17.07%     98.26% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect       454069      1.74%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total     26103294                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch       421013     54.88%     54.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return       340306     44.36%     99.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            5      0.00%     99.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect         5770      0.75%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total       767094                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted         15457971                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken      6702851                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect           767094                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss         16913                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted       426822                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted       340272                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups            26103294                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates              393621                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits               23839234                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.913265                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted          18192                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups         570103                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits            454069                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses          116034                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            3      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return      4455254     17.07%     17.07% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect      4114727     15.76%     32.83% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect       491796      1.88%     34.72% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond     15457968     59.22%     93.93% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond      1505239      5.77%     99.70% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.70% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond        78307      0.30%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total     26103294                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            3      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return      1236707     54.62%     54.62% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect         8797      0.39%     55.01% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect       491786     21.72%     76.73% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond       444927     19.65%     96.39% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond         3533      0.16%     96.54% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     96.54% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond        78307      3.46%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total      2264060                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect         5330      1.35%      1.35% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      1.35% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond       384970     97.80%     99.16% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond         3321      0.84%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total       393621                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect         5330      1.35%      1.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond       384970     97.80%     99.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond         3321      0.84%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total       393621                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups       570103                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits       454069                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses       116034                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords        33196                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords       603299                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.loop_predictor.used        40357                       # Number of times the loop predictor is the provider. (Count)
system.cpu1.branchPred.loop_predictor.correct        38253                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.loop_predictor.wrong         2104                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.ras.pushes             6300941                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops               6300939                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes           3540103                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used               2760836                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct            2760835                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.statistical_corrector.correct      4747233                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.statistical_corrector.wrong      3359520                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect      5982451                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect       209670                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect         7534                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect      1052400                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong       379462                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong        88481                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong         2476                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong         8202                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit        91385                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit        60340                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2       320913                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6       620347                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::9       364813                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::10       393042                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::11       477382                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::12       474010                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::13       449342                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::14       485354                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::15       496468                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::16       470860                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::17       398614                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::18       397102                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::19       293086                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::20       315891                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::21       192257                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::22       195637                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::24       126268                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::26        75764                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::28        76974                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::32        26904                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::36         9036                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0       881878                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2       493612                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6       763204                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::9       457071                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::10       516865                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::11       559021                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::12       527792                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::13       400835                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::14       507718                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::15       395093                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::16       312667                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::17       196408                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::18       242811                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::19       104810                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::20       117492                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::21        43631                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::22        44363                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::24        48040                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::26        31005                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::28        13499                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::32         2249                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.commitSquashedInsts      168877331                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls         439592                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts           758800                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    333615541                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.774365                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.643905                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      225447139     67.58%     67.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       58247485     17.46%     85.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       19526337      5.85%     90.89% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        5870690      1.76%     92.65% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        9492068      2.85%     95.49% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        2076204      0.62%     96.12% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        3993366      1.20%     97.31% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         579470      0.17%     97.49% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        8382782      2.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    333615541                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        198                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls              2760838                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass       531822      0.21%      0.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu    167344273     64.78%     64.98% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult       216763      0.08%     65.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv           28      0.00%     65.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       663740      0.26%     65.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc          920      0.00%     65.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     65.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd     10476192      4.06%     69.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu       904753      0.35%     69.73% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp        66240      0.03%     69.75% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt       181684      0.07%     69.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc      7001633      2.71%     72.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult       652154      0.25%     72.79% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.79% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.79% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift      1690030      0.65%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt          920      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     73.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     37620126     14.56%     88.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite     25501696      9.87%     97.88% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3850757      1.49%     99.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1634692      0.63%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    258340263                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      8382782                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commit.memoryViolations             19256                       # Number of memory violations (Cycle)
system.cpu1.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu1.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu1.commit.protStores                25742942                       # [Protean] Number of protected stores (Count)
system.cpu1.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu1.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu1.commit.xmitTaints                55173502                       # [Protean] Number of x-taint primitives (Count)
system.cpu1.commit.predAccess                38258854                       # [Protean] Correctly predicted access loads (Count)
system.cpu1.commit.predNoAccess               1559871                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu1.commit.mispredAccess              1542279                       # [Protean] Mispredicted access loads (Count)
system.cpu1.commit.mispredNoAccess             109879                       # [Protean] Mispredicted no-access loads (Count)
system.cpu1.commitStats0.numInsts           166587762                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps             258340263                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP     166587762                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP       258340263                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 2.132933                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.468838                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs          68607271                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts          31788480                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts        231706325                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts        41470883                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts       27136388                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass       531822      0.21%      0.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu    167344273     64.78%     64.98% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult       216763      0.08%     65.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv           28      0.00%     65.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd       663740      0.26%     65.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     65.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     65.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     65.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     65.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc          920      0.00%     65.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd     10476192      4.06%     69.38% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.38% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu       904753      0.35%     69.73% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp        66240      0.03%     69.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt       181684      0.07%     69.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc      7001633      2.71%     72.54% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult       652154      0.25%     72.79% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.79% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.79% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift      1690030      0.65%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     73.44% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead     37620126     14.56%     88.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite     25501696      9.87%     97.88% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      3850757      1.49%     99.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite      1634692      0.63%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total    258340263                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl     14437980                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl     11260301                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl      3177679                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      8106753                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl      6331227                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall      2760838                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn      2760836                       # Class of control type instructions committed (Count)
system.cpu1.decltab0.hits                     3010575                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab0.misses                  36712999                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab0.averagePubBytes              128                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab0.averageBytes               41564                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab0.averageSamples              3552                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab1.averageSamples              3552                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab2.averageSamples              3552                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab3.averageSamples              3552                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decode.idleCycles                29419277                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            244271371                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 52951572                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             27749793                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                826884                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            11690257                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 8765                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             436797444                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                32601                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts          311397293                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches        17453017                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts       43150400                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts      27692481                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           0.876384                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads     119107385                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites    154880709                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads      76281940                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites     34042573                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads    365204514                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites    220826489                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs         70842881                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads    108411917                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches          17199026                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    310900318                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                1671102                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 380                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         2408                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles          183                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                 40162309                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes               161965                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         355218897                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.277700                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.261626                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               256882592     72.32%     72.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 6969619      1.96%     74.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                11063797      3.11%     77.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                10921555      3.07%     80.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 8368455      2.36%     82.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 7549926      2.13%     84.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                53462953     15.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           355218897                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts            293253130                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.825320                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches          26103294                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.073464                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles     43480057                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   826884                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  63655019                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 6735701                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             429692206                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts               14457                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                67099442                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               43879626                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts               586014                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                  3478262                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   24918                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents         24150                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         16413                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        60496                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               76909                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               311275543                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              311130868                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                223024128                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                479033833                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.875634                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.465571                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                    3383469                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu1.lsq0.squashedLoads               25628559                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                3715                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation              24150                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores              16743238                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads               43092                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                    35                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          41454323                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           121.030600                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          155.346513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              10233021     24.69%     24.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19             2367701      5.71%     30.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29             6111174     14.74%     45.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              854463      2.06%     47.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49             1214026      2.93%     50.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59             2762635      6.66%     56.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              989708      2.39%     59.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79             1850855      4.46%     63.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89              551618      1.33%     64.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99              796160      1.92%     66.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109           1633082      3.94%     70.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119            250325      0.60%     71.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129            184664      0.45%     71.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139            200466      0.48%     72.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149            261850      0.63%     73.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159            237556      0.57%     73.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169            226434      0.55%     74.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179            348874      0.84%     74.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189            346467      0.84%     75.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199            337015      0.81%     76.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209            273216      0.66%     77.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219            247304      0.60%     77.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229            201081      0.49%     78.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239            213722      0.52%     78.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249            206459      0.50%     79.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259            201495      0.49%     79.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269            198014      0.48%     80.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279            201167      0.49%     80.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289            239830      0.58%     81.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299            259340      0.63%     82.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows         7454601     17.98%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2626                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            41454323                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu1.lsq0.proteanUnprotUnprotForwards       218159                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu1.lsq0.proteanProtUnprotForwards       153732                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu1.lsq0.proteanProtProtForwards      2697244                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu1.lsq0.proteanUnprotProtForwards       314334                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu1.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu1.lsq0.delayedWritebackTicks      498624196                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu1.lsq0.delayedWritebackCount          83318                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               43189449                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               27707178                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      942                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     3257                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               40162707                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     1895                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                826884                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                35719278                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles              160695491                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles       1427982                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 67403936                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             89145326                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             433470770                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                 5500                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              76091490                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.SQFullEvents                263133                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents        7092610                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands          798649874                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                 1580044015                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               582973805                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 94435625                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            463339095                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps               335310779                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                   1009                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing               1009                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                131271257                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       751815615                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      876040341                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               166587762                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 258340263                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu10.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu10.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu10.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu10.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu10.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu10.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu10.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu10.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu10.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu10.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu10.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu10.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu10.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu10.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu10.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu10.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu10.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu10.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu10.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu10.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu10.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu11.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu11.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu11.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu11.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu11.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu11.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu11.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu11.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu11.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu11.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu11.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu11.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu11.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu11.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu11.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu11.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu11.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu11.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu11.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu11.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu11.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu12.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu12.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu12.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu12.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu12.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu12.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu12.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu12.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu12.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu12.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu12.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu12.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu12.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu12.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu12.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu12.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu12.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu12.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu12.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu12.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu12.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu12.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu13.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu13.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu13.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu13.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu13.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu13.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu13.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu13.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu13.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu13.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu13.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu13.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu13.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu13.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu13.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu13.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu13.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu13.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu13.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu13.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu13.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu13.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu14.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu14.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu14.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu14.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu14.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu14.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu14.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu14.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu14.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu14.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu14.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu14.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu14.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu14.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu14.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu14.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu14.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu14.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu14.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu14.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu14.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu15.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu15.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu15.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu15.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu15.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu15.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu15.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu15.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu15.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu15.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu15.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu15.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu15.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu15.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu15.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu15.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu15.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu15.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu15.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu15.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu15.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                       526819008                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              2.243456                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.445741                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                      625870267                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                 1124491                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                     553390320                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued              19221428                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined           253361760                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined        803811754                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved             428705                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          526764602                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              1.050546                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.400371                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                240692414     45.69%     45.69% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                155693266     29.56%     75.25% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                 60220411     11.43%     86.68% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                 36475751      6.92%     93.61% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                 17040316      3.23%     96.84% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  7428801      1.41%     98.25% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  4627362      0.88%     99.13% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1930710      0.37%     99.50% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  2655571      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            526764602                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                 501547      7.29%      7.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd               1474943     21.43%     28.72% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     28.72% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                221666      3.22%     31.94% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     31.94% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                   884      0.01%     31.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc              1287953     18.72%     50.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                 1156      0.02%     50.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     50.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     50.69% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift              159440      2.32%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     53.01% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead               1339886     19.47%     72.48% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite               761127     11.06%     83.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead          1108050     16.10%     99.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           24574      0.36%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass       954489      0.17%      0.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu    298293127     53.90%     54.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult       534738      0.10%     54.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          918      0.00%     54.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      2174495      0.39%     54.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     54.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     54.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     54.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     54.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     54.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc          920      0.00%     54.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     54.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd     27800851      5.02%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu      1264021      0.23%     59.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp        96389      0.02%     59.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt       300388      0.05%     59.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc     12783725      2.31%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult       940042      0.17%     62.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift      2775949      0.50%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt          920      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     62.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead    110873900     20.04%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite     64137935     11.59%     94.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead     26485300      4.79%     99.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      3970373      0.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total     553390320                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        1.050437                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            6881226                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.012435                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads              1478181817                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites              774164911                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses      377658052                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                181466079                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites               106252285                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        72074909                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                  467599509                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    91717548                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                  1182383                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                            864                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          54406                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    48813387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads     105715523                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     61356688                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads     15692210                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores     19067760                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            5      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return      5775770     16.17%     16.17% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect      5251431     14.70%     30.87% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect       930253      2.60%     33.47% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond     21347788     59.76%     93.24% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond      2304344      6.45%     99.69% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     99.69% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond       111293      0.31%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total      35720884                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            5      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return      2264975     13.71%     13.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect      2292682     13.88%     27.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect       378205      2.29%     29.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond     10350731     62.64%     92.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond      1199408      7.26%     99.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     99.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond        37341      0.23%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total     16523347                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return         1478      0.12%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect        16804      1.36%      1.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect        94918      7.67%      9.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond      1096551     88.64%     97.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond        17072      1.38%     99.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     99.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond        10211      0.83%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total      1237034                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return      3510795     18.29%     18.29% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect      2958749     15.41%     33.70% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect       552048      2.88%     36.58% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond     10997057     57.28%     93.86% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond      1104936      5.76%     99.61% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     99.61% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond        73952      0.39%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total     19197537                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return          116      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect         8291      0.70%      0.71% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect        76616      6.51%      7.23% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond      1075052     91.39%     98.62% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond         6031      0.51%     99.13% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.13% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond        10204      0.87%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total      1176310                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget     13635627     38.17%     38.17% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB     15660684     43.84%     82.01% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS      5775768     16.17%     98.18% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect       648805      1.82%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total     35720884                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch       704141     56.93%     56.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return       523711     42.34%     99.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect         1478      0.12%     99.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect         7616      0.62%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total      1236946                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted         21347806                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken      8242939                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect          1237034                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss         67149                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted       715214                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted       521820                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups            35720884                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates              608607                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits               31867628                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.892129                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted          72061                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups        1041541                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits            648805                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses          392736                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            5      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return      5775770     16.17%     16.17% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect      5251431     14.70%     30.87% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect       930253      2.60%     33.47% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond     21347788     59.76%     93.24% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond      2304344      6.45%     99.69% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     99.69% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond       111293      0.31%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total     35720884                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            5      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return      1713006     44.46%     44.46% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect        20442      0.53%     44.99% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect       929463     24.12%     69.11% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond      1060833     27.53%     96.64% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond        18214      0.47%     97.11% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     97.11% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond       111293      2.89%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total      3853256                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect        16804      2.76%      2.76% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      2.76% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond       574731     94.43%     97.19% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond        17072      2.81%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total       608607                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect        16804      2.76%      2.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond       574731     94.43%     97.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond        17072      2.81%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total       608607                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups      1041541                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits       648805                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses       392736                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords       105129                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords      1146675                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.loop_predictor.used        46749                       # Number of times the loop predictor is the provider. (Count)
system.cpu2.branchPred.loop_predictor.correct        44127                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.loop_predictor.wrong         2622                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.ras.pushes             8446659                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops               8446657                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes           4935862                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used               3510795                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct            3510679                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect              116                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.statistical_corrector.correct      6650069                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.statistical_corrector.wrong      4346988                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect      7807715                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect       300992                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect        12785                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect      1613947                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong       561141                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong       122572                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong         4526                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong        15639                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit       132736                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit        81148                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2       428677                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6       908032                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::9       540654                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::10       554250                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::11       765851                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::12       728169                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::13       596009                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::14       610738                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::15       618120                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::16       486253                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::17       550906                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::18       529432                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::19       432410                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::20       399631                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::21       206492                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::22       209323                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::24       136105                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::26        51186                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::28        27926                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::32         9496                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::36         2760                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0      1278675                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2       712992                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6      1233491                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::9       660281                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::10       652266                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::11       679600                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::12       629702                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::13       490913                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::14       566735                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::15       503187                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::16       365084                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::17       359990                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::18       271180                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::19       124098                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::20       139602                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::21        45868                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::22        44850                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::24        21313                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::26         9896                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::28         2492                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::32          205                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.commitSquashedInsts      250888445                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls         695786                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts          1202379                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    494554941                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.755493                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.628626                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      338004408     68.35%     68.35% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1       84644103     17.12%     85.46% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2       28039773      5.67%     91.13% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        8429322      1.70%     92.83% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4       13406138      2.71%     95.55% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        3137622      0.63%     96.18% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6        5925065      1.20%     97.38% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         989749      0.20%     97.58% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8       11978761      2.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    494554941                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        390                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls              3510797                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass       805798      0.22%      0.22% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu    227750307     60.96%     61.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult       471643      0.13%     61.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          902      0.00%     61.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1789883      0.48%     61.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     61.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     61.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     61.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     61.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc          920      0.00%     61.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     61.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd     26677361      7.14%     68.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.92% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu      1135267      0.30%     69.22% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp        96389      0.03%     69.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt       285404      0.08%     69.32% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc     11892472      3.18%     72.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult       940042      0.25%     72.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift      2213264      0.59%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt          920      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     73.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead     51307242     13.73%     87.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite     33292154      8.91%     95.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead     12603150      3.37%     99.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2368040      0.63%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total    373632998                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples     11978761                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commit.memoryViolations             47759                       # Number of memory violations (Cycle)
system.cpu2.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu2.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu2.commit.protStores                33918451                       # [Protean] Number of protected stores (Count)
system.cpu2.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu2.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu2.commit.xmitTaints                78881110                       # [Protean] Number of x-taint primitives (Count)
system.cpu2.commit.predAccess                59631296                       # [Protean] Correctly predicted access loads (Count)
system.cpu2.commit.predNoAccess               2186716                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu2.commit.mispredAccess              1915611                       # [Protean] Mispredicted access loads (Count)
system.cpu2.commit.mispredNoAccess             176769                       # [Protean] Mispredicted no-access loads (Count)
system.cpu2.commitStats0.numInsts           234824776                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps             373632998                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP     234824776                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP       373632998                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 2.243456                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.445741                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs          99570586                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts          67317301                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts        320861113                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts        63910392                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts       35660194                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass       805798      0.22%      0.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu    227750307     60.96%     61.17% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult       471643      0.13%     61.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv          902      0.00%     61.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd      1789883      0.48%     61.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc          920      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd     26677361      7.14%     68.92% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.92% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu      1135267      0.30%     69.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp        96389      0.03%     69.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt       285404      0.08%     69.32% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc     11892472      3.18%     72.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult       940042      0.25%     72.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift      2213264      0.59%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     73.35% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead     51307242     13.73%     87.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite     33292154      8.91%     95.99% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead     12603150      3.37%     99.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite      2368040      0.63%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total    373632998                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl     19197537                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl     15060742                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl      4136795                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl     10997057                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl      8200480                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall      3510797                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn      3510795                       # Class of control type instructions committed (Count)
system.cpu2.decltab0.hits                     4121425                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab0.misses                  58106026                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab0.averagePubBytes               40                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab0.averageBytes               33152                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab0.averageSamples              5267                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab1.averageSamples              5267                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab2.averageSamples              5267                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab3.averageSamples              5267                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decode.idleCycles                43476478                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            364330194                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                 78323577                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles             39335351                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles               1299002                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved            14855563                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                35552                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             637934559                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts               116823                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts          450109460                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches        23573471                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts       66549136                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts      36400568                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           0.854391                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads     162197441                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites    205882060                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads     139303010                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites     69290424                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads    508088549                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites    305193042                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs        102949704                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads    154097447                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches          22085257                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    464204577                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                2667910                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 414                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         2697                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                 55175411                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes               257651                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         526764602                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.261662                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.265148                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               384850037     73.06%     73.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 9366948      1.78%     74.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                15373844      2.92%     77.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                15648543      2.97%     80.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                11204101      2.13%     82.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                 9204734      1.75%     84.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                81116395     15.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           526764602                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts            419981634                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.797203                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches          35720884                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.067805                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles     61222844                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                  1299002                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                 100475641                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 9494744                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts             626994758                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts               29022                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts               105715523                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               61356688                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts              1122968                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                  4526674                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                   24327                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents         61059                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect         21079                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect       133720                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts              154799                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit               449916113                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount              449732961                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                330449003                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                693681823                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.853676                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.476370                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                    4287627                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu2.lsq0.squashedLoads               41805131                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                3086                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation              61059                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores              25696494                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads               30147                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                    49                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples          63879112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           145.555163                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          175.368213                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9              15773392     24.69%     24.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19             3269974      5.12%     29.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29             7648581     11.97%     41.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39             1113193      1.74%     43.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49             1922385      3.01%     46.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59             3712849      5.81%     52.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69             1251413      1.96%     54.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79             2404281      3.76%     58.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89              736396      1.15%     59.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99             1168039      1.83%     61.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109           2334974      3.66%     64.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119            502157      0.79%     65.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129            486971      0.76%     66.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139            399129      0.62%     66.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149            521144      0.82%     67.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159            441382      0.69%     68.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169            422319      0.66%     69.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179            521600      0.82%     69.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189            502734      0.79%     70.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199            481398      0.75%     71.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209            455555      0.71%     72.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219            478047      0.75%     72.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229            310418      0.49%     73.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239            276797      0.43%     73.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249            303590      0.48%     74.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259            363663      0.57%     74.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269            345622      0.54%     75.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279            392642      0.61%     75.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289            357946      0.56%     76.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299            417855      0.65%     77.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows        14562666     22.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            3337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total            63879112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu2.lsq0.proteanUnprotUnprotForwards       180425                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu2.lsq0.proteanProtUnprotForwards       178381                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu2.lsq0.proteanProtProtForwards      3554157                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu2.lsq0.proteanUnprotProtForwards       374664                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu2.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu2.lsq0.delayedWritebackTicks      825948364                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu2.lsq0.delayedWritebackCount         125694                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               67427391                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               36415098                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                    63309                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                    17732                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               55175844                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                    53346                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              6                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean   3373488790                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 2175092852.255274                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value    862446354                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value   4674046986                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 448182726936                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  10120466370                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles               1299002                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                52347170                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles              249465468                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles       1551049                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                 98218385                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            123883528                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts             632772959                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                10191                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents             106993929                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.SQFullEvents                245526                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents        6790246                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands         1118073677                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                 2245429957                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups               829582929                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                167397400                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps            643467841                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps               474605836                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                   1857                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing               1857                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                187688322                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                      1106462456                       # The number of ROB reads (Count)
system.cpu2.rob.writes                     1281258204                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts               234824776                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                 373632998                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       576742241                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              2.345722                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.426308                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      652206987                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                 1264059                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     585184310                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued              20248043                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined           257775950                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined        810825416                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved             456108                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          576731646                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              1.014656                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.390255                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                271068465     47.00%     47.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                171036518     29.66%     76.66% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                 62002248     10.75%     87.41% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                 36450493      6.32%     93.73% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                 18113389      3.14%     96.87% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  7928260      1.37%     98.24% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  5152545      0.89%     99.14% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  2056133      0.36%     99.49% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  2923595      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            576731646                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                 478987      5.57%      5.57% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      5.57% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      5.57% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                   51      0.00%      5.57% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      5.57% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      5.57% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      5.57% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      5.57% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      5.57% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      5.57% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      5.57% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd               1739766     20.22%     25.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     25.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                207991      2.42%     28.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     28.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                   787      0.01%     28.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc              1680050     19.53%     47.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                 1113      0.01%     47.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     47.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     47.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift              149263      1.73%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     49.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead               1674497     19.46%     68.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite               838708      9.75%     78.69% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead          1807446     21.01%     99.70% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           25748      0.30%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      1057822      0.18%      0.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu    299103869     51.11%     51.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult       781230      0.13%     51.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv         1958      0.00%     51.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      2753143      0.47%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc          920      0.00%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     51.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd     40307077      6.89%     58.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu      1263875      0.22%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp        97238      0.02%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt       280065      0.05%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc     14785792      2.53%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult       927582      0.16%     61.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift      2971815      0.51%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt          920      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     62.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead    111255690     19.01%     81.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite     63090813     10.78%     92.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead     42055799      7.19%     99.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      4446862      0.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     585184310                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        1.014638                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            8604407                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.014704                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads              1527759221                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites              775236630                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses      377329772                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                248193495                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites               136077391                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        96144707                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                  467281234                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                   125449661                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                  1280696                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                            602                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          10595                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                   116953515                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads     114944130                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     61182271                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads     15535767                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores     18768654                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            6      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return      5750875     16.11%     16.11% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect      5104767     14.30%     30.40% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect      1106864      3.10%     33.50% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond     21308831     59.68%     93.18% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond      2329297      6.52%     99.71% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     99.71% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond       104986      0.29%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total      35705626                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            6      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return      2263522     13.54%     13.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect      2252678     13.48%     27.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect       471598      2.82%     29.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond     10471846     62.64%     92.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond      1221988      7.31%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond        34882      0.21%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total     16716520                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return         2040      0.16%      0.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect        18065      1.42%      1.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect       114791      9.05%     10.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond      1106322     87.22%     97.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond        17743      1.40%     99.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     99.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond         9519      0.75%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total      1268480                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return      3487353     18.37%     18.37% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect      2852089     15.02%     33.38% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect       635266      3.35%     36.73% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond     10836985     57.07%     93.80% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond      1107309      5.83%     99.63% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     99.63% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond        70104      0.37%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total     18989106                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return          200      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect         8870      0.74%      0.76% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect        93020      7.75%      8.51% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond      1082142     90.17%     98.68% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond         6371      0.53%     99.21% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.21% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond         9511      0.79%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total      1200114                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget     13689954     38.34%     38.34% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB     15529959     43.49%     81.84% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS      5750873     16.11%     97.94% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect       734840      2.06%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total     35705626                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch       732152     57.73%     57.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return       527812     41.62%     99.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect         2040      0.16%     99.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect         6285      0.50%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total      1268289                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted         21308854                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken      8253515                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect          1268480                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss         68546                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted       743299                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted       525181                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups            35705626                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates              616949                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits               31462038                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.881151                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted          74811                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups        1211838                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits            734840                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses          476998                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            6      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return      5750875     16.11%     16.11% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect      5104767     14.30%     30.40% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect      1106864      3.10%     33.50% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond     21308831     59.68%     93.18% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond      2329297      6.52%     99.71% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     99.71% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond       104986      0.29%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total     35705626                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            6      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return      1856773     43.75%     43.75% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect        22438      0.53%     44.28% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect      1105879     26.06%     70.34% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond      1133859     26.72%     97.06% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond        19647      0.46%     97.53% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     97.53% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond       104986      2.47%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total      4243588                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect        18065      2.93%      2.93% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      2.93% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond       581141     94.20%     97.12% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond        17743      2.88%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total       616949                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect        18065      2.93%      2.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond       581141     94.20%     97.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond        17743      2.88%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total       616949                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups      1211838                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits       734840                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses       476998                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords       124310                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords      1336160                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.loop_predictor.used          844                       # Number of times the loop predictor is the provider. (Count)
system.cpu3.branchPred.loop_predictor.correct          809                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.loop_predictor.wrong           35                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.ras.pushes             8475153                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops               8475151                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes           4987798                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used               3487353                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct            3487153                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect              200                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.statistical_corrector.correct      6549195                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.statistical_corrector.wrong      4287790                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect      7555168                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect       302970                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect        14156                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect      1737487                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong       560552                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong       126615                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong         4908                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong        17931                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit       139798                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit        83585                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2       406258                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6       878507                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::9       648287                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::10       521070                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::11       718163                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::12       732797                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::13       592815                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::14       573926                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::15       554469                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::16       505864                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::17       527164                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::18       475121                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::19       364412                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::20       439684                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::21       190302                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::22       189331                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::24       131455                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::26        57196                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::28        29506                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::32         6853                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::36         2125                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0      1351146                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2       638095                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6      1200984                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::9       579265                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::10       704636                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::11       599663                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::12       707736                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::13       505125                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::14       515526                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::15       433031                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::16       395374                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::17       287574                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::18       263341                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::19       107381                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::20       133218                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::21        43588                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::22        46978                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::24        20691                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::26         9688                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::28         2224                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::32           41                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.commitSquashedInsts      255305283                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls         807951                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts          1231475                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    543878052                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.727544                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.606083                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      377997420     69.50%     69.50% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1       89976951     16.54%     86.04% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2       29530660      5.43%     91.47% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        8852503      1.63%     93.10% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4       14329228      2.63%     95.74% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5        3089469      0.57%     96.30% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6        6109822      1.12%     97.43% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7        1259865      0.23%     97.66% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8       12732134      2.34%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    543878052                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                        476                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls              3487355                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass       913695      0.23%      0.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu    227339168     57.45%     57.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult       675446      0.17%     57.85% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv         1940      0.00%     57.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      2321865      0.59%     58.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     58.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     58.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     58.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     58.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc          920      0.00%     58.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd     39176522      9.90%     68.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu      1137576      0.29%     68.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp        97232      0.02%     68.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt       267680      0.07%     68.72% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc     13903231      3.51%     72.24% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult       927582      0.23%     72.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.47% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift      2411110      0.61%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt          920      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead     51276539     12.96%     86.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite     32546584      8.23%     94.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead     20101376      5.08%     99.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      2593870      0.66%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total    395695096                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples     12732134                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commit.memoryViolations             53294                       # Number of memory violations (Cycle)
system.cpu3.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu3.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu3.commit.protStores                33351872                       # [Protean] Number of protected stores (Count)
system.cpu3.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu3.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu3.commit.xmitTaints                86038234                       # [Protean] Number of x-taint primitives (Count)
system.cpu3.commit.predAccess                66863641                       # [Protean] Correctly predicted access loads (Count)
system.cpu3.commit.predNoAccess               2602469                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu3.commit.mispredAccess              1715360                       # [Protean] Mispredicted access loads (Count)
system.cpu3.commit.mispredNoAccess             196445                       # [Protean] Mispredicted no-access loads (Count)
system.cpu3.commitStats0.numInsts           245869823                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps             395695096                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP     245869823                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP       395695096                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 2.345722                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.426308                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs         106518369                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts          91357203                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts        326553589                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts        71377915                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts       35140454                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass       913695      0.23%      0.23% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu    227339168     57.45%     57.68% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult       675446      0.17%     57.85% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv         1940      0.00%     57.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd      2321865      0.59%     58.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     58.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     58.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     58.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     58.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     58.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc          920      0.00%     58.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     58.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd     39176522      9.90%     68.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu      1137576      0.29%     68.63% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp        97232      0.02%     68.65% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt       267680      0.07%     68.72% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc     13903231      3.51%     72.24% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult       927582      0.23%     72.47% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.47% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.47% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift      2411110      0.61%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead     51276539     12.96%     86.04% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite     32546584      8.23%     94.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead     20101376      5.08%     99.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite      2593870      0.66%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total    395695096                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl     18989106                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl     14796383                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl      4192723                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl     10836985                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl      8152121                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall      3487355                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn      3487353                       # Class of control type instructions committed (Count)
system.cpu3.decltab0.hits                     4401101                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab0.misses                  65764469                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab0.averagePubBytes              136                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab0.averageBytes               37664                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab0.averageSamples              5767                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab1.averageSamples              5767                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab2.averageSamples              5767                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab3.averageSamples              5767                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decode.idleCycles                44455254                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            408790409                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 79788899                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles             42363467                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles               1333617                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved            14718670                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                38050                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             664787388                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts               122412                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts          473907661                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches        23515377                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts       74382651                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts      35997855                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           0.821698                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads     161766545                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites    203766828                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads     178925678                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites     93104810                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads    519523109                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites    305639417                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs        110380506                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads    161440265                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches          22015672                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    512960992                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                2741820                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 458                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         3055                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                 56245397                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes               265486                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         576731646                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.199897                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.228818                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               429471441     74.47%     74.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 9636264      1.67%     76.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                15955790      2.77%     78.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                15518433      2.69%     81.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                11820149      2.05%     83.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                 9342856      1.62%     85.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                84986713     14.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           576731646                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts            434306220                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.753033                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches          35705626                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.061909                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles     62396171                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                  1333617                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                 117776358                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                11092191                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             653471046                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts               31910                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts               114944130                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               61182271                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts              1262132                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                  4969944                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                   21527                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents         67743                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect         21716                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect       156191                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts              177907                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit               473676879                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount              473474479                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                352582170                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                733652403                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.820946                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.480585                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                    4181534                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu3.lsq0.squashedLoads               43566215                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                4601                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation              67743                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores              26041817                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads               29764                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                    27                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples          71346635                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           173.064098                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          191.162792                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9              15762396     22.09%     22.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19             3360947      4.71%     26.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29             7355688     10.31%     37.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39             1188434      1.67%     38.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49             1867452      2.62%     41.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59             3670322      5.14%     46.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69             1372254      1.92%     48.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79             2406648      3.37%     51.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89              861889      1.21%     53.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99             1256458      1.76%     54.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109           2380514      3.34%     58.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119            661979      0.93%     59.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129            661327      0.93%     60.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139            517540      0.73%     60.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149            649648      0.91%     61.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159            598534      0.84%     62.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169            551071      0.77%     63.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179            603241      0.85%     64.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189            576632      0.81%     64.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199            527714      0.74%     65.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209            527758      0.74%     66.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219            596148      0.84%     67.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229            367027      0.51%     67.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239            358526      0.50%     68.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249            373278      0.52%     68.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259            462643      0.65%     69.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269            456799      0.64%     70.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279            517848      0.73%     70.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289            429384      0.60%     71.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299            468054      0.66%     72.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows        19958482     27.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            3583                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total            71346635                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu3.lsq0.proteanUnprotUnprotForwards       196199                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu3.lsq0.proteanProtUnprotForwards       184262                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu3.lsq0.proteanProtProtForwards      3413343                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu3.lsq0.proteanUnprotProtForwards       387730                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu3.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu3.lsq0.delayedWritebackTicks     1052452035                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu3.lsq0.delayedWritebackCount         135592                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               75819158                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               36012958                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                   118338                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                    18635                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses               56245873                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                    54253                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              8                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean   6834922143                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 5083521830.327697                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value    621864684                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  13054619592                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 430963504734                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  27339688572                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles               1333617                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                53751779                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles              286812196                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles       1632127                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                101003601                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            132198326                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             659490006                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                 8438                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents             114224455                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.SQFullEvents                215160                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents        6469457                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands         1141409079                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                 2313665215                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups               842851640                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                210638562                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps            661432999                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps               479976080                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                   1987                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing               1987                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                203062803                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                      1181511351                       # The number of ROB reads (Count)
system.cpu3.rob.writes                     1334861166                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts               245869823                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                 395695096                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       641026689                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              2.416315                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.413853                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                      702483836                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                 1553784                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                     635874686                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued              21774207                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined           272605665                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined        850597310                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved             607525                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          641015587                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.991980                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.385052                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                306671397     47.84%     47.84% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                190704036     29.75%     77.59% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                 65942512     10.29%     87.88% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                 37711244      5.88%     93.76% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                 20044311      3.13%     96.89% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  8574932      1.34%     98.23% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                  5790929      0.90%     99.13% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  2255392      0.35%     99.48% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  3320834      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            641015587                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                 473681      4.54%      4.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                  137      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      4.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd               2073207     19.88%     24.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     24.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                207461      1.99%     26.41% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     26.41% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                   734      0.01%     26.42% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc              2119938     20.33%     46.75% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                 1094      0.01%     46.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     46.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     46.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift              152693      1.46%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead               1912513     18.34%     66.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite               939352      9.01%     75.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead          2524135     24.20%     99.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           24207      0.23%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass      1195628      0.19%      0.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu    311224453     48.94%     49.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult       969142      0.15%     49.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv         2134      0.00%     49.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd      3563189      0.56%     49.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     49.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     49.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     49.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     49.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc          920      0.00%     49.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     49.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd     53795372      8.46%     58.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu      1309356      0.21%     58.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp       102585      0.02%     58.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt       285389      0.04%     58.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc     17299976      2.72%     61.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult       994050      0.16%     61.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift      3263107      0.51%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt          920      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead    114993543     18.08%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite     64005753     10.07%     90.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead     57774298      9.09%     99.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      5093031      0.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total     635874686                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.991963                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                           10429152                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.016401                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads              1624599683                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites              805645661                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses      390820625                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                320368635                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites               171071667                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses       122615763                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                  483198938                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                   161909272                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                  1372672                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                            693                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          11102                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                   190319219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads     127472615                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores     63107587                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads     15751559                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores     18948242                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch           10      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return      5896449     15.95%     15.95% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect      5125099     13.87%     29.82% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect      1268930      3.43%     33.25% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond     22093779     59.77%     93.03% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond      2468611      6.68%     99.71% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     99.71% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond       108754      0.29%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total      36961632                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch           10      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return      2340973     13.36%     13.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect      2299285     13.12%     26.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect       539266      3.08%     29.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond     10994774     62.73%     92.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond      1316467      7.51%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond        36485      0.21%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total     17527260                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return         2964      0.22%      0.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect        18986      1.41%      1.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect       134025      9.96%     11.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond      1160252     86.18%     97.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond        19427      1.44%     99.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     99.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond        10595      0.79%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total      1346249                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return      3555476     18.29%     18.29% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect      2825814     14.54%     32.84% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect       729664      3.75%     36.59% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond     11099005     57.11%     93.70% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond      1152144      5.93%     99.63% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     99.63% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond        72269      0.37%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total     19434372                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return          224      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect         9149      0.72%      0.74% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect       108297      8.53%      9.27% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond      1134468     89.36%     98.63% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond         6863      0.54%     99.17% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.17% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond        10584      0.83%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total      1269585                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget     14214223     38.46%     38.46% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB     16014353     43.33%     81.78% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS      5896447     15.95%     97.74% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect       836609      2.26%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total     36961632                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch       784218     58.26%     58.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return       552861     41.07%     99.33% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect         2964      0.22%     99.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect         6006      0.45%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total      1346049                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted         22093804                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken      8588359                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect          1346249                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss         70658                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted       797872                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted       548377                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups            36961632                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates              650288                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits               32301774                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.873927                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted          77174                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups        1377670                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits            836609                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses          541061                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch           10      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return      5896449     15.95%     15.95% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect      5125099     13.87%     29.82% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect      1268930      3.43%     33.25% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond     22093779     59.77%     93.03% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond      2468611      6.68%     99.71% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     99.71% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond       108754      0.29%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total     36961632                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch           10      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return      2050715     44.01%     44.01% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect        23558      0.51%     44.51% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect      1268055     27.21%     71.73% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond      1188898     25.51%     97.24% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond        19868      0.43%     97.67% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     97.67% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond       108754      2.33%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total      4659858                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect        18986      2.92%      2.92% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%      2.92% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond       611875     94.09%     97.01% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond        19427      2.99%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total       650288                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect        18986      2.92%      2.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond       611875     94.09%     97.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond        19427      2.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total       650288                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups      1377670                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits       836609                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses       541061                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords       144620                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords      1522304                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.loop_predictor.used            1                       # Number of times the loop predictor is the provider. (Count)
system.cpu4.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.loop_predictor.wrong            1                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.ras.pushes             8735002                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops               8735000                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes           5179524                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used               3555476                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct            3555252                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect              224                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.statistical_corrector.correct      6720569                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.statistical_corrector.wrong      4378436                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.longestMatchProviderCorrect      7680159                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.altMatchProviderCorrect       313541                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderCorrect        15876                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalProviderCorrect      1794558                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWrong       587776                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWrong       132776                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderWrong         5836                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalProviderWrong        20331                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWouldHaveHit       149786                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWouldHaveHit        87738                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::2       458355                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::6       982771                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::9       560930                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::10       585832                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::11       725266                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::12       786232                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::13       597187                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::14       641695                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::15       525321                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::16       577037                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::17       415214                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::18       529240                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::19       348859                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::20       415770                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::21       174916                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::22       171861                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::24       125370                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::26        52048                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::28        31040                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::32         7052                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::36         2256                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.altMatchProvider::0      1431266                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::2       766218                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::6      1174403                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::9       659719                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::10       735132                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::11       580037                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::12       745060                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::13       444722                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::14       543505                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::15       375924                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::16       422164                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::17       237631                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::18       270090                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::19        96409                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::20       116038                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::21        43661                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::22        41094                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::24        20192                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::26         9051                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::28         1924                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::32           12                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu4.commit.commitSquashedInsts      270134283                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls         946259                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts          1305834                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    606198326                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.711701                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.599353                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      425990169     70.27%     70.27% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1       98236937     16.21%     86.48% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2       31475106      5.19%     91.67% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3        9435379      1.56%     93.23% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4       15534499      2.56%     95.79% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        3232390      0.53%     96.32% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6        6559940      1.08%     97.40% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7        1592165      0.26%     97.67% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8       14141741      2.33%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    606198326                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                        568                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls              3555478                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass      1050986      0.24%      0.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu    235692394     54.63%     54.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult       856980      0.20%     55.07% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv         2116      0.00%     55.07% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd      2950026      0.68%     55.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     55.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     55.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     55.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     55.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc          920      0.00%     55.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     55.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd     52652447     12.20%     67.96% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.96% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu      1173913      0.27%     68.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp       102581      0.02%     68.26% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt       272982      0.06%     68.32% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc     16413478      3.80%     72.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult       994050      0.23%     72.36% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift      2706719      0.63%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt          920      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead     53022590     12.29%     85.27% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite     32979394      7.64%     92.92% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead     27621709      6.40%     99.32% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2935910      0.68%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total    431431955                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples     14141741                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commit.memoryViolations             58648                       # Number of memory violations (Cycle)
system.cpu4.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu4.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu4.commit.protStores                34023532                       # [Protean] Number of protected stores (Count)
system.cpu4.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu4.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu4.commit.xmitTaints                94821746                       # [Protean] Number of x-taint primitives (Count)
system.cpu4.commit.predAccess                75577211                       # [Protean] Correctly predicted access loads (Count)
system.cpu4.commit.predNoAccess               3059290                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu4.commit.mispredAccess              1796689                       # [Protean] Mispredicted access loads (Count)
system.cpu4.commit.mispredNoAccess             211109                       # [Protean] Mispredicted no-access loads (Count)
system.cpu4.commitStats0.numInsts           265291028                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps             431431955                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP     265291028                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP       431431955                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 2.416315                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.413853                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs         116559603                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts         117620235                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts        343815958                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts        80644299                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts       35915304                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass      1050986      0.24%      0.24% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu    235692394     54.63%     54.87% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult       856980      0.20%     55.07% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv         2116      0.00%     55.07% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd      2950026      0.68%     55.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     55.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     55.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     55.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     55.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     55.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc          920      0.00%     55.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     55.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd     52652447     12.20%     67.96% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.96% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu      1173913      0.27%     68.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp       102581      0.02%     68.26% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt       272982      0.06%     68.32% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc     16413478      3.80%     72.12% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult       994050      0.23%     72.36% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift      2706719      0.63%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     72.98% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead     53022590     12.29%     85.27% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite     32979394      7.64%     92.92% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead     27621709      6.40%     99.32% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite      2935910      0.68%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total    431431955                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl     19434372                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl     15076963                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl      4357409                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl     11099005                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl      8335367                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall      3555478                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn      3555476                       # Class of control type instructions committed (Count)
system.cpu4.decltab0.hits                     4958140                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab0.misses                  74694143                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab0.averagePubBytes              104                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab0.averageBytes               41104                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab0.averageSamples              6410                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab1.averageSamples              6410                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab2.averageSamples              6410                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab3.averageSamples              6410                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decode.idleCycles                47266899                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            461161538                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                 84659343                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles             46514352                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles               1413455                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved            15173402                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                41418                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts             715939084                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts               131942                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts          513913867                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches        24264179                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts       83910124                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts      36854373                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           0.801704                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads     167313999                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites    208328955                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads     223673477                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites    119192251                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads    547883875                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites    317380935                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs        120764497                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads    173591157                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches          22747409                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    573639556                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                2908458                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 571                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         4187                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles          159                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                 59426907                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes               282940                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         641015587                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             1.161913                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.206178                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               483065849     75.36%     75.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                10258037      1.60%     76.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                16939090      2.64%     79.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                16202956      2.53%     82.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                12680311      1.98%     84.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                 9878155      1.54%     85.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                91991189     14.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           641015587                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts            463951367                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.723763                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches          36961632                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.057660                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles     65916885                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                  1413455                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                 137887375                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                12994066                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts             704037620                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts               34157                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts               127472615                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts               63107587                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts              1551568                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                  5538365                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                   25973                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents         74909                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect         23649                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect       176788                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts              200437                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit               513656101                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount              513436388                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                386896310                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                798732060                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.800959                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.484388                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                    4222112                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu4.lsq0.squashedLoads               46828316                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                5151                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation              74909                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores              27192283                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads               28498                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                    53                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples          80613019                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           192.285905                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          200.023234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9              16641619     20.64%     20.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19             3504570      4.35%     24.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29             7324472      9.09%     34.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39             1285342      1.59%     35.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49             1960907      2.43%     38.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59             3724421      4.62%     42.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69             1510887      1.87%     44.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79             2489204      3.09%     47.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89              977594      1.21%     48.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99             1411541      1.75%     50.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109           2493948      3.09%     53.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119            806598      1.00%     54.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129            801827      0.99%     55.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139            631171      0.78%     56.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149            784883      0.97%     57.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159            739557      0.92%     58.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169            662744      0.82%     59.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179            694910      0.86%     60.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189            647221      0.80%     60.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199            593457      0.74%     61.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209            615002      0.76%     62.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219            717971      0.89%     63.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229            439802      0.55%     63.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239            427453      0.53%     64.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249            451339      0.56%     64.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259            534838      0.66%     65.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269            565440      0.70%     66.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279            634758      0.79%     67.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289            506201      0.63%     67.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299            532492      0.66%     68.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows        25500850     31.63%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            3168                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total            80613019                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu4.lsq0.proteanUnprotUnprotForwards       214139                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu4.lsq0.proteanProtUnprotForwards       191446                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu4.lsq0.proteanProtProtForwards      3415746                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu4.lsq0.proteanUnprotProtForwards       400781                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu4.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu4.lsq0.delayedWritebackTicks     1308960429                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu4.lsq0.delayedWritebackCount         142964                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu4.mmu.dtb.rdAccesses               86044042                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses               36868683                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                   163243                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                    19271                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses               59427497                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                    55258                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              8                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 11519908060.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 12673642549.415833                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value    617419698                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  29836733472                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 412223561064                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  46079632242                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles               1413455                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                57304475                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles              329031202                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles       1569601                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                107816394                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            143880460                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts             710404324                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                 9623                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents             124145202                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.SQFullEvents                230997                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents        6699464                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands         1205415012                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                 2462171068                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups               885741148                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                261579403                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps            702842109                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps               502572903                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                   2181                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing               2181                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                223498081                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                      1292986252                       # The number of ROB reads (Count)
system.cpu4.rob.writes                     1437958140                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts               265291028                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                 431431955                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       695440829                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              2.479090                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.403374                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                      736343237                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                 1766937                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                     674850991                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued              23054335                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined           278084115                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined        861156423                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved             684664                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          695429108                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.970409                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.379218                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                338249272     48.64%     48.64% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                207385599     29.82%     78.46% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                 68581132      9.86%     88.32% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                 38188255      5.49%     93.81% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                 21559391      3.10%     96.91% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  9051900      1.30%     98.21% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                  6322211      0.91%     99.12% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                  2422751      0.35%     99.47% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                  3668597      0.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            695429108                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                 468238      3.87%      3.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      3.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      3.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                  189      0.00%      3.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      3.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      3.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      3.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      3.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      3.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      3.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      3.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd               2376957     19.63%     23.50% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     23.50% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                201235      1.66%     25.16% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     25.16% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                   645      0.01%     25.17% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc              2530776     20.90%     46.07% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                 1049      0.01%     46.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     46.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     46.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift              151708      1.25%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     47.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead               2099102     17.34%     64.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite              1027108      8.48%     73.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead          3225203     26.64%     99.79% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           24972      0.21%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass      1327351      0.20%      0.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu    316666365     46.92%     47.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult      1163078      0.17%     47.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv         2280      0.00%     47.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd      4236982      0.63%     47.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     47.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     47.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     47.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     47.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc          920      0.00%     47.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     47.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd     66414246      9.84%     57.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu      1350304      0.20%     57.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp       107714      0.02%     57.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt       284905      0.04%     58.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc     19647341      2.91%     60.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult      1046182      0.16%     61.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift      3536000      0.52%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt          920      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead    116682890     17.29%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite     64008468      9.48%     88.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead     72622975     10.76%     99.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      5750230      0.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total     674850991                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.970393                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                           12107182                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.017941                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads              1692136032                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites              813465562                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses      396266390                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                388156575                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites               202806442                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses       147297914                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                  489522795                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                   196108027                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                  1406768                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                            811                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          11721                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                   270817545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads     137280227                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores     63840580                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads     15610863                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores     18689168                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch           12      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return      5908016     15.83%     15.83% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect      5026138     13.47%     29.30% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect      1436865      3.85%     33.15% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond     22331303     59.84%     92.98% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond      2507563      6.72%     99.70% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     99.70% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond       110656      0.30%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total      37320553                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch           12      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return      2327985     13.10%     13.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect      2267788     12.77%     25.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect       615182      3.46%     29.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond     11180124     62.94%     92.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond      1335808      7.52%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond        37346      0.21%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total     17764245                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return         3811      0.28%      0.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect        19870      1.44%      1.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect       150656     10.93%     12.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond      1172191     85.02%     97.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond        21064      1.53%     99.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     99.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond        11053      0.80%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total      1378646                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return      3580031     18.31%     18.31% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect      2758350     14.10%     32.41% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect       821683      4.20%     36.61% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond     11151179     57.02%     93.63% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond      1171755      5.99%     99.63% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     99.63% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond        73310      0.37%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total     19556308                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return          378      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect         9855      0.76%      0.79% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect       122979      9.49%     10.27% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond      1144899     88.31%     98.58% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond         7372      0.57%     99.15% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.15% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond        11033      0.85%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total      1296516                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget     14330312     38.40%     38.40% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB     16146569     43.26%     81.66% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS      5908014     15.83%     97.49% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect       935658      2.51%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total     37320553                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch       801106     58.12%     58.12% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return       567568     41.17%     99.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect         3811      0.28%     99.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect         5946      0.43%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total      1378431                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted         22331332                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken      8782403                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect          1378646                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss         72469                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted       818753                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted       559893                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups            37320553                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates              653232                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits               32296900                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.865392                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted          78980                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups        1547504                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits            935658                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses          611846                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch           12      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return      5908016     15.83%     15.83% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect      5026138     13.47%     29.30% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect      1436865      3.85%     33.15% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond     22331303     59.84%     92.98% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond      2507563      6.72%     99.70% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     99.70% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond       110656      0.30%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total     37320553                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch           12      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return      2175326     43.30%     43.30% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect        24624      0.49%     43.79% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect      1436118     28.59%     72.38% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond      1257374     25.03%     97.41% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond        19543      0.39%     97.80% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     97.80% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond       110656      2.20%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total      5023653                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect        19870      3.04%      3.04% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      3.04% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond       612298     93.73%     96.78% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond        21064      3.22%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total       653232                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect        19870      3.04%      3.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond       612298     93.73%     96.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond        21064      3.22%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total       653232                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups      1547504                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits       935658                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses       611846                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords       161709                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords      1709230                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.loop_predictor.used        53867                       # Number of times the loop predictor is the provider. (Count)
system.cpu5.branchPred.loop_predictor.correct        49833                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.loop_predictor.wrong         4034                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.ras.pushes             8790988                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops               8790986                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes           5210955                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used               3580031                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct            3579653                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect              378                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.statistical_corrector.correct      6739916                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.statistical_corrector.wrong      4411263                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.longestMatchProviderCorrect      7614813                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.altMatchProviderCorrect       314615                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderCorrect        17513                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalProviderCorrect      1849939                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWrong       590782                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWrong       135319                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderWrong         6598                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalProviderWrong        22793                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWouldHaveHit       156012                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWouldHaveHit        91024                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::2       484397                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::6       970659                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::9       605829                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::10       593116                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::11       704401                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::12       779691                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::13       617464                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::14       596042                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::15       614564                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::16       554295                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::17       468273                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::18       432990                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::19       356939                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::20       328277                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::21       158118                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::22       173336                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::24       115371                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::26        62363                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::28        31898                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::32         5355                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::36         2151                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.altMatchProvider::0      1499894                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::2       782020                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::6      1201714                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::9       647215                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::10       663331                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::11       656142                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::12       660228                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::13       544580                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::14       490824                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::15       409793                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::16       351385                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::17       206829                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::18       230905                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::19       100370                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::20        92992                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::21        43404                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::22        38169                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::24        22906                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::26        11205                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::28         1588                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::32           35                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu5.commit.commitSquashedInsts      275613622                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls        1082273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts          1334354                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    659869188                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.697147                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.592605                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      468392357     70.98%     70.98% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1      104754016     15.87%     86.86% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2       32955000      4.99%     91.85% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3        9840296      1.49%     93.34% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4       16498048      2.50%     95.84% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5        3307105      0.50%     96.34% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6        6880126      1.04%     97.39% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7        1905238      0.29%     97.68% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8       15337002      2.32%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    659869188                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                        660                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls              3580033                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass      1183505      0.26%      0.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu    239907247     52.15%     52.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult      1017571      0.22%     52.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv         2262      0.00%     52.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd      3528125      0.77%     53.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc          920      0.00%     53.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     53.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd     65272042     14.19%     67.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu      1205079      0.26%     67.85% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp       107714      0.02%     67.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt       273398      0.06%     67.93% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc     18758813      4.08%     72.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult      1046182      0.23%     72.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift      2980669      0.65%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt          920      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     72.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead     53863241     11.71%     84.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite     32923321      7.16%     91.75% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead     34674421      7.54%     99.29% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      3278789      0.71%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total    460026059                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples     15337002                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commit.memoryViolations             61781                       # Number of memory violations (Cycle)
system.cpu5.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu5.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu5.commit.protStores                34218456                       # [Protean] Number of protected stores (Count)
system.cpu5.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu5.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu5.commit.xmitTaints               102241929                       # [Protean] Number of x-taint primitives (Count)
system.cpu5.commit.predAccess                82899942                       # [Protean] Correctly predicted access loads (Count)
system.cpu5.commit.predNoAccess               3522062                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu5.commit.mispredAccess              1893942                       # [Protean] Mispredicted access loads (Count)
system.cpu5.commit.mispredNoAccess             221716                       # [Protean] Mispredicted no-access loads (Count)
system.cpu5.commitStats0.numInsts           280522610                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps             460026059                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP     280522610                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP       460026059                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 2.479090                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.403374                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs         124739772                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts         142194536                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts        355157285                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts        88537662                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts       36202110                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass      1183505      0.26%      0.26% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu    239907247     52.15%     52.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult      1017571      0.22%     52.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv         2262      0.00%     52.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd      3528125      0.77%     53.40% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc          920      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.40% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd     65272042     14.19%     67.59% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.59% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu      1205079      0.26%     67.85% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp       107714      0.02%     67.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt       273398      0.06%     67.93% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc     18758813      4.08%     72.01% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult      1046182      0.23%     72.24% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.24% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift      2980669      0.65%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     72.88% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead     53863241     11.71%     84.59% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite     32923321      7.16%     91.75% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead     34674421      7.54%     99.29% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite      3278789      0.71%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total    460026059                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl     19556308                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl     15081284                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl      4475024                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl     11151179                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl      8405129                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall      3580033                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn      3580031                       # Class of control type instructions committed (Count)
system.cpu5.decltab0.hits                     5525156                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab0.misses                  82200532                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab0.averagePubBytes              136                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab0.averageBytes               38348                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab0.averageSamples              6954                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab1.averageSamples              6954                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab2.averageSamples              6954                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab3.averageSamples              6954                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decode.idleCycles                48926276                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            508055108                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                 86980750                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles             50021989                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles               1444985                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved            15302854                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                45382                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts             750183459                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts               142677                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts          544080088                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches        24528521                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts       91968205                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts      37191249                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           0.782353                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads     169817242                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites    209512841                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads     265500722                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites    143495475                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads    566627868                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites    322378789                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs        129159454                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads    182563794                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches          22990241                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    625926337                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                2979352                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 690                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         4672                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles          205                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                 61288151                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes               286568                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         695429108                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             1.121714                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.179938                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               530363857     76.26%     76.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                10700303      1.54%     77.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                17577261      2.53%     80.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                16595847      2.39%     82.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                13218864      1.90%     84.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                10283139      1.48%     86.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                96689837     13.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           695429108                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts            483023523                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.694557                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches          37320553                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.053665                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles     68007528                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                  1444985                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                 156055180                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                14671309                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts             738110174                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts               33527                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts               137280227                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts               63840580                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts              1764736                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                  6036475                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                   29931                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents         78615                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect         24570                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect       195468                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts              220038                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit               543795187                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount              543564304                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                413388303                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                849168272                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.781611                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.486816                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                    4203620                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu5.lsq0.squashedLoads               48742565                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                5748                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation              78615                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores              27638470                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads               29526                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                    52                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples          88506382                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           208.008540                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          206.304419                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9              17157131     19.39%     19.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19             3611010      4.08%     23.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29             7181209      8.11%     31.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39             1384607      1.56%     33.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49             1994412      2.25%     35.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59             3720788      4.20%     39.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69             1618873      1.83%     41.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79             2485799      2.81%     44.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89             1064610      1.20%     45.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99             1547015      1.75%     47.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109           2571276      2.91%     50.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119            942802      1.07%     51.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129            954762      1.08%     52.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139            756813      0.86%     53.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149            939652      1.06%     54.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159            860302      0.97%     55.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169            751674      0.85%     55.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179            767964      0.87%     56.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189            714492      0.81%     57.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199            657337      0.74%     58.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209            703994      0.80%     59.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219            837988      0.95%     60.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229            514981      0.58%     60.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239            502778      0.57%     61.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249            529307      0.60%     61.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259            584258      0.66%     62.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269            647125      0.73%     63.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279            735952      0.83%     64.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289            586348      0.66%     64.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299            605336      0.68%     65.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows        30575787     34.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            3566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total            88506382                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu5.lsq0.proteanUnprotUnprotForwards       234219                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu5.lsq0.proteanProtUnprotForwards       193499                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu5.lsq0.proteanProtProtForwards      3368591                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu5.lsq0.proteanUnprotProtForwards       407311                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu5.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu5.lsq0.delayedWritebackTicks     1435381634                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu5.lsq0.delayedWritebackCount         147541                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu5.mmu.dtb.rdAccesses               94471438                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses               37207978                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                   217532                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                    20327                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses               61288857                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                    54637                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              8                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean 16726635418.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 21945423058.881336                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value   1002218364                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  49232943060                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 391396651632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  66906541674                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles               1444985                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                59569717                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles              367023732                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles       1624798                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                111798908                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            153966968                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts             744561279                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                10859                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents             132638650                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.SQFullEvents                222157                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents        7042633                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands         1240635444                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                 2554185363                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups               907547096                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                307976089                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps            732314428                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps               508321016                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                   2096                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing               2095                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                241017399                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                      1379536895                       # The number of ROB reads (Count)
system.cpu5.rob.writes                     1506848598                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts               280522610                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                 460026059                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       759719397                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              2.517492                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.397221                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                      783967722                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                 2163041                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                     727101058                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued              24519745                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined           286958872                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined        880377141                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved             871297                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          759705255                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.957083                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.381465                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                374270824     49.27%     49.27% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                226359990     29.80%     79.06% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                 72424132      9.53%     88.59% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                 39447177      5.19%     93.79% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                 23525112      3.10%     96.88% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  9715832      1.28%     98.16% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                  7090709      0.93%     99.10% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  2644421      0.35%     99.44% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                  4227058      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            759705255                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                 472013      3.30%      3.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      3.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      3.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                  250      0.00%      3.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      3.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      3.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      3.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      3.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      3.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      3.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      3.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd               2856560     19.99%     23.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     23.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                200753      1.41%     24.70% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     24.70% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                   622      0.00%     24.71% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc              3168649     22.18%     46.88% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                  989      0.01%     46.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     46.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift              154113      1.08%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead               2314203     16.20%     64.17% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite              1114088      7.80%     71.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead          3981814     27.87%     99.83% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           24055      0.17%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass      1538826      0.21%      0.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu    328218003     45.14%     45.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult      1362053      0.19%     45.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv         2116      0.00%     45.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd      5364600      0.74%     46.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     46.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     46.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     46.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     46.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc          920      0.00%     46.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     46.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd     80254204     11.04%     57.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu      1401847      0.19%     57.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp       116409      0.02%     57.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt       290707      0.04%     57.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc     23300755      3.20%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult      1135048      0.16%     60.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift      3870755      0.53%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt          920      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead    120346662     16.55%     78.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite     65149484      8.96%     86.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead     88112678     12.12%     99.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      6633231      0.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total     727101058                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.957065                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                           14288109                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.019651                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads              1786683228                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites              830905876                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses      409012436                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                466031997                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites               242264244                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses       175998776                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                  504459788                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                   235390553                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                  1459877                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                            961                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          14142                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                   361011098                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads     148829048                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores     65508839                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads     15753758                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores     18833835                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            7      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return      6007873     15.67%     15.67% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect      4968598     12.96%     28.63% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect      1608316      4.19%     32.82% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond     23041971     60.10%     92.92% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond      2601838      6.79%     99.71% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     99.71% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond       112056      0.29%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total      38340659                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            7      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return      2317581     12.76%     12.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect      2211269     12.17%     24.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect       675351      3.72%     28.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond     11547069     63.56%     92.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond      1379866      7.60%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond        36878      0.20%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total     18168021                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return         4354      0.31%      0.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect        20308      1.43%      1.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect       165543     11.63%     13.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond      1200166     84.28%     97.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond        21920      1.54%     99.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     99.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond        11672      0.82%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total      1423963                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return      3690292     18.29%     18.29% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect      2757329     13.67%     31.96% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect       932965      4.62%     36.59% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond     11494902     56.98%     93.57% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond      1221972      6.06%     99.63% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     99.63% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond        75178      0.37%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total     20172638                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return          405      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect         9699      0.72%      0.75% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect       135702     10.14%     10.89% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond      1172282     87.59%     98.49% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond         8598      0.64%     99.13% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.13% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond        11665      0.87%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total      1338351                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget     14702321     38.35%     38.35% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB     16568994     43.22%     81.56% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS      6007871     15.67%     97.23% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect      1061473      2.77%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total     38340659                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch       827739     58.14%     58.14% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return       585839     41.15%     99.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect         4354      0.31%     99.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect         5815      0.41%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total      1423747                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted         23041992                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken      9177173                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect          1423963                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss         74656                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted       846476                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted       577487                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups            38340659                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates              664907                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits               32867763                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.857256                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted          81194                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups        1720358                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits           1061473                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses          658885                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            7      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return      6007873     15.67%     15.67% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect      4968598     12.96%     28.63% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect      1608316      4.19%     32.82% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond     23041971     60.10%     92.92% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond      2601838      6.79%     99.71% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     99.71% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond       112056      0.29%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total     38340659                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            7      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return      2367663     43.26%     43.26% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect        25207      0.46%     43.72% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect      1607612     29.37%     73.10% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond      1340958     24.50%     97.60% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond        19393      0.35%     97.95% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     97.95% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond       112056      2.05%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total      5472896                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect        20308      3.05%      3.05% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%      3.05% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond       622679     93.65%     96.70% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond        21920      3.30%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total       664907                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect        20308      3.05%      3.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond       622679     93.65%     96.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond        21920      3.30%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total       664907                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups      1720358                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits      1061473                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses       658885                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords       177215                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords      1897587                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.loop_predictor.used        57524                       # Number of times the loop predictor is the provider. (Count)
system.cpu6.branchPred.loop_predictor.correct        52618                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.loop_predictor.wrong         4906                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.ras.pushes             8894495                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops               8894493                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes           5204201                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used               3690292                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct            3689887                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect              405                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.statistical_corrector.correct      6935138                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.statistical_corrector.wrong      4559764                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.longestMatchProviderCorrect      7686527                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.altMatchProviderCorrect       326026                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderCorrect        16730                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalProviderCorrect      2075928                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWrong       600574                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWrong       141025                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderWrong         5811                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalProviderWrong        23287                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWouldHaveHit       158902                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWouldHaveHit        94425                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::2       548848                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::6       902340                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::9       614610                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::10       629380                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::11       781463                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::12       735972                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::13       605732                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::14       653651                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::15       623292                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::16       501963                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::17       449715                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::18       462254                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::19       365657                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::20       325191                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::21       159067                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::22       170128                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::24       121206                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::26        60014                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::28        35583                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::32         5800                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::36         2286                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.altMatchProvider::0      1545285                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::2       701073                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::6      1303170                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::9       681001                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::10       687770                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::11       738540                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::12       573048                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::13       465721                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::14       540042                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::15       428781                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::16       336281                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::17       246254                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::18       199457                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::19        92314                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::20        95110                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::21        35762                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::22        46048                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::24        23182                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::26        13270                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::28         2001                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::32           42                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu6.commit.commitSquashedInsts      284480752                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls        1291744                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts          1378163                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    722978059                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.690439                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.591346                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      516528258     71.44%     71.44% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1      112436201     15.55%     87.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2       35463357      4.91%     91.90% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3       10446135      1.44%     93.35% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4       18171981      2.51%     95.86% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5        3479116      0.48%     96.34% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6        7515774      1.04%     97.38% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7        2205473      0.31%     97.69% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8       16731764      2.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    722978059                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                        990                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls              3690294                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass      1391558      0.28%      0.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu    249591812     50.00%     50.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult      1205582      0.24%     50.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv         2098      0.00%     50.52% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd      4432586      0.89%     51.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     51.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     51.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     51.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     51.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc          920      0.00%     51.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     51.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd     79103137     15.85%     67.26% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.26% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu      1246506      0.25%     67.51% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp       116409      0.02%     67.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt       278712      0.06%     67.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc     22412522      4.49%     72.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult      1135048      0.23%     72.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift      3322891      0.67%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt          920      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     72.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead     55787986     11.18%     84.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite     33526597      6.72%     90.86% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead     41872265      8.39%     99.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      3742502      0.75%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total    499171891                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples     16731764                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commit.memoryViolations             63853                       # Number of memory violations (Cycle)
system.cpu6.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu6.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu6.commit.protStores                35152291                       # [Protean] Number of protected stores (Count)
system.cpu6.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu6.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu6.commit.xmitTaints               111261736                       # [Protean] Number of x-taint primitives (Count)
system.cpu6.commit.predAccess                91466316                       # [Protean] Correctly predicted access loads (Count)
system.cpu6.commit.predNoAccess               3968144                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu6.commit.mispredAccess              1986660                       # [Protean] Mispredicted access loads (Count)
system.cpu6.commit.mispredNoAccess             239131                       # [Protean] Mispredicted no-access loads (Count)
system.cpu6.commitStats0.numInsts           301776251                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps             499171891                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP     301776251                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP       499171891                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 2.517492                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.397221                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs         134929350                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts         170665046                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts        373368198                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts        97660251                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts       37269099                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass      1391558      0.28%      0.28% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu    249591812     50.00%     50.28% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult      1205582      0.24%     50.52% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv         2098      0.00%     50.52% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd      4432586      0.89%     51.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     51.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     51.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     51.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     51.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc          920      0.00%     51.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd     79103137     15.85%     67.26% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.26% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu      1246506      0.25%     67.51% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp       116409      0.02%     67.53% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt       278712      0.06%     67.59% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc     22412522      4.49%     72.08% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult      1135048      0.23%     72.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift      3322891      0.67%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead     55787986     11.18%     84.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite     33526597      6.72%     90.86% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead     41872265      8.39%     99.25% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite      3742502      0.75%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total    499171891                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl     20172638                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl     15474203                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl      4698435                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl     11494902                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl      8677736                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall      3690294                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn      3690292                       # Class of control type instructions committed (Count)
system.cpu6.decltab0.hits                     6066282                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab0.misses                  90885729                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab0.averagePubBytes              120                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab0.averageBytes               42456                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab0.averageSamples              7597                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab1.averageSamples              7597                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab2.averageSamples              7597                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab3.averageSamples              7597                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decode.idleCycles                51149209                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            561745850                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                 90905801                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles             54413517                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles               1490878                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved            15708671                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                47030                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts             798514367                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts               146785                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts          585559174                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches        25301902                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts      101285821                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts      38306444                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           0.770757                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads     175405016                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites    214380391                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads     315722550                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites    171678482                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads    595211539                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites    333194410                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs        139592265                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads    194623889                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches          23638338                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    687031451                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                3074156                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                 768                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         5872                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles          176                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                 64191698                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes               294552                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         759705255                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             1.091809                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.159845                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               584498897     76.94%     76.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                11346161      1.49%     78.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                18607946      2.45%     80.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                17227567      2.27%     83.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                14098982      1.86%     85.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                10741498      1.41%     86.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6               103184204     13.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           759705255                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts            509945582                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.671229                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches          38340659                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.050467                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles     71129910                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                  1490878                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                 175673705                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                16372909                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts             786130763                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts               34970                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts               148829048                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts               65508839                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts              2160182                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                  6621703                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                   22651                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents         81428                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect         25329                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect       210558                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts              235887                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit               585253532                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount              585011212                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                448312795                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                919183753                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.770036                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.487729                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                    4294292                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu6.lsq0.squashedLoads               51168797                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                5851                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation              81428                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores              28239740                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads               28477                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                    65                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples          97628971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           218.733800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          209.328437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9              17984616     18.42%     18.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19             3725052      3.82%     22.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29             7260821      7.44%     29.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39             1496788      1.53%     31.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49             2168602      2.22%     33.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59             3787434      3.88%     37.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69             1742436      1.78%     39.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79             2573463      2.64%     41.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89             1168817      1.20%     42.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99             1694772      1.74%     44.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109           2734947      2.80%     47.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119           1109491      1.14%     48.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129           1142097      1.17%     49.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139            887974      0.91%     50.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149           1109214      1.14%     51.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159           1003367      1.03%     52.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169            877673      0.90%     53.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179            869798      0.89%     54.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189            796557      0.82%     55.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199            721077      0.74%     56.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209            798255      0.82%     57.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219            959045      0.98%     57.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229            588743      0.60%     58.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239            576722      0.59%     59.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249            595266      0.61%     59.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259            686833      0.70%     60.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269            753231      0.77%     61.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279            852773      0.87%     62.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289            666314      0.68%     62.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299            678365      0.69%     63.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows        35618428     36.48%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            3613                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total            97628971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu6.lsq0.proteanUnprotUnprotForwards       261369                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu6.lsq0.proteanProtUnprotForwards       195423                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu6.lsq0.proteanProtProtForwards      3419532                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu6.lsq0.proteanUnprotProtForwards       417968                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu6.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu6.lsq0.delayedWritebackTicks     1320688520                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu6.lsq0.delayedWritebackCount         157216                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu6.mmu.dtb.rdAccesses              104302814                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses               38320974                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                   257372                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                    20880                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses               64192482                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                    55551                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              8                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 22644174514.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 32064989792.036270                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            3     75.00%     75.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::5e+10-1e+11            1     25.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value   1418742864                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  70409671038                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 367726495248                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  90576698058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles               1490878                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                62574362                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles              409954143                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles       1606290                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                117769179                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            166310403                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts             792762990                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                10180                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents             143214464                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.SQFullEvents                185122                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents        7146171                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands         1296131716                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                 2687691145                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups               941879009                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                365743186                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps            777628280                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps               518503436                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                   2055                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing               2054                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                262623663                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                      1489263810                       # The number of ROB reads (Count)
system.cpu6.rob.writes                     1604042471                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts               301776251                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                 499171891                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       735309720                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              2.537420                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.394101                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                      754875496                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                 2103214                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                     699961680                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued              23672771                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined           276513831                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined        847775293                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved             806720                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          735293349                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.951949                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.384037                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                365034018     49.64%     49.64% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                217590763     29.59%     79.24% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                 69227763      9.41%     88.65% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                 37435379      5.09%     93.74% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                 22941435      3.12%     96.86% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  9393078      1.28%     98.14% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                  6957102      0.95%     99.09% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  2574976      0.35%     99.44% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                  4138835      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            735293349                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                 451477      3.17%      3.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      3.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      3.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                  237      0.00%      3.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      3.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      3.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      3.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      3.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      3.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      3.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      3.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd               2852057     20.02%     23.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     23.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                199320      1.40%     24.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     24.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                   610      0.00%     24.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc              3180201     22.32%     46.91% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                  916      0.01%     46.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     46.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     46.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift              148866      1.04%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     47.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead               2340532     16.43%     64.39% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite              1099881      7.72%     72.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead          3949258     27.72%     99.84% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           23485      0.16%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass      1539870      0.22%      0.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu    312725475     44.68%     44.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult      1355612      0.19%     45.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv         2980      0.00%     45.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd      5277636      0.75%     45.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     45.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     45.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     45.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     45.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     45.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc          920      0.00%     45.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     45.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd     79618973     11.37%     57.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu      1377077      0.20%     57.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp       115645      0.02%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt       285854      0.04%     57.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc     23271472      3.32%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult      1103664      0.16%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift      3831603      0.55%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt          920      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     61.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead    114094860     16.30%     77.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite     61587518      8.80%     86.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead     87173971     12.45%     99.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      6595790      0.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total     699961680                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.951928                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                           14246840                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.020354                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads              1711163881                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites              794244182                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses      388537327                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                461972439                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites               239326464                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses       174728473                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                  479182389                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                   233486261                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                  1404593                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                           1231                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          16371                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                   487959266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads     143833763                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores     62459994                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads     15291166                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores     18090982                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch           15      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return      5758151     15.61%     15.61% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect      4731923     12.83%     28.43% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect      1605534      4.35%     32.79% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond     22146182     60.03%     92.81% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond      2542976      6.89%     99.71% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     99.71% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond       108410      0.29%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total      36893191                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch           15      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return      2238343     12.65%     12.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect      2141095     12.10%     24.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect       676552      3.82%     28.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond     11225975     63.46%     92.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond      1372710      7.76%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond        35586      0.20%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total     17690276                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return         4070      0.30%      0.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect        20172      1.47%      1.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect       160655     11.69%     13.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond      1156201     84.11%     97.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond        22106      1.61%     99.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     99.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond        11497      0.84%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total      1374702                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return      3519808     18.33%     18.33% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect      2590828     13.49%     31.82% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect       928982      4.84%     36.66% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond     10920207     56.87%     93.53% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond      1170266      6.09%     99.62% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     99.62% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond        72824      0.38%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total     19202915                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return          408      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect         9864      0.76%      0.80% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect       133212     10.32%     11.11% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond      1127793     87.35%     98.47% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond         8287      0.64%     99.11% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.11% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond        11487      0.89%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total      1291051                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget     14167469     38.40%     38.40% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB     15905498     43.11%     81.51% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS      5758149     15.61%     97.12% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect      1062075      2.88%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total     36893191                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch       801179     58.29%     58.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return       563253     40.98%     99.27% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect         4070      0.30%     99.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect         5913      0.43%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total      1374415                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted         22146206                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken      8806150                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect          1374702                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss         72560                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted       821434                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted       553268                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups            36893191                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates              645211                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits               31491561                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.853587                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted          79454                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups        1713931                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits           1062075                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses          651856                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch           15      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return      5758151     15.61%     15.61% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect      4731923     12.83%     28.43% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect      1605534      4.35%     32.79% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond     22146182     60.03%     92.81% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond      2542976      6.89%     99.71% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     99.71% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond       108410      0.29%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total     36893191                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch           15      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return      2305479     42.68%     42.68% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect        24633      0.46%     43.14% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect      1604844     29.71%     72.85% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond      1339054     24.79%     97.64% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond        19195      0.36%     97.99% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     97.99% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond       108410      2.01%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total      5401630                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect        20172      3.13%      3.13% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      3.13% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond       602933     93.45%     96.57% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond        22106      3.43%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total       645211                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect        20172      3.13%      3.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond       602933     93.45%     96.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond        22106      3.43%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total       645211                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups      1713931                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits      1062075                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses       651856                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords       172152                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords      1886096                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu7.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.ras.pushes             8575800                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops               8575798                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes           5055990                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used               3519808                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct            3519400                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect              408                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.statistical_corrector.correct      6589304                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.statistical_corrector.wrong      4330903                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.longestMatchProviderCorrect      7245691                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.altMatchProviderCorrect       304523                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderCorrect        17262                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalProviderCorrect      2061419                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWrong       575041                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWrong       136381                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderWrong         6567                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalProviderWrong        23685                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWouldHaveHit       162380                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWouldHaveHit        91298                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::2       463282                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::6       943226                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::9       519473                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::10       624133                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::11       758183                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::12       740142                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::13       578048                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::14       596421                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::15       485232                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::16       529452                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::17       439820                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::18       450042                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::19       274695                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::20       321881                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::21       155060                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::22       161281                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::24       115817                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::26        66020                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::28        31952                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::32         5397                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::36         2079                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.altMatchProvider::0      1489532                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::2       733018                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::6      1127075                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::9       613310                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::10       727183                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::11       737291                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::12       507303                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::13       422888                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::14       465049                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::15       283763                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::16       430717                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::17       205598                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::18       219470                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::19        77377                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::20        99710                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::21        44519                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::22        35718                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::24        26276                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::26        14223                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::28         1610                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::32            6                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu7.commit.commitSquashedInsts      274026404                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls        1296494                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts          1327881                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    699916855                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.686460                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.588718                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      501721888     71.68%     71.68% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1      107485799     15.36%     87.04% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2       34243847      4.89%     91.93% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3       10035126      1.43%     93.37% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4       17642483      2.52%     95.89% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5        3308554      0.47%     96.36% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6        7195167      1.03%     97.39% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7        2169624      0.31%     97.70% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8       16114367      2.30%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    699916855                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                       1078                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls              3519810                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass      1392355      0.29%      0.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu    236910965     49.31%     49.60% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult      1196402      0.25%     49.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv         2964      0.00%     49.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd      4438355      0.92%     50.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     50.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     50.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     50.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     50.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc          920      0.00%     50.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     50.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd     78477599     16.33%     67.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu      1229592      0.26%     67.36% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp       115645      0.02%     67.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt       274602      0.06%     67.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc     22391131      4.66%     72.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult      1103664      0.23%     72.33% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.33% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift      3284315      0.68%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt          920      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     73.02% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead     52795704     10.99%     84.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite     31603493      6.58%     90.58% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead     41532839      8.64%     99.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      3711574      0.77%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total    480464879                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples     16114367                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commit.memoryViolations             61859                       # Number of memory violations (Cycle)
system.cpu7.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu7.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu7.commit.protStores                33250616                       # [Protean] Number of protected stores (Count)
system.cpu7.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu7.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu7.commit.xmitTaints               107181639                       # [Protean] Number of x-taint primitives (Count)
system.cpu7.commit.predAccess                88174316                       # [Protean] Correctly predicted access loads (Count)
system.cpu7.commit.predNoAccess               3942397                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu7.commit.mispredAccess              1977206                       # [Protean] Mispredicted access loads (Count)
system.cpu7.commit.mispredNoAccess             234624                       # [Protean] Mispredicted no-access loads (Count)
system.cpu7.commitStats0.numInsts           289786408                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps             480464879                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP     289786408                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP       480464879                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 2.537420                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.394101                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs         129643610                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts         169520612                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts        355440777                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts        94328543                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts       35315067                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass      1392355      0.29%      0.29% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu    236910965     49.31%     49.60% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult      1196402      0.25%     49.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv         2964      0.00%     49.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd      4438355      0.92%     50.77% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     50.77% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     50.77% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     50.77% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.77% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     50.77% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc          920      0.00%     50.77% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.77% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd     78477599     16.33%     67.11% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu      1229592      0.26%     67.36% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp       115645      0.02%     67.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt       274602      0.06%     67.44% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc     22391131      4.66%     72.10% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult      1103664      0.23%     72.33% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.33% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift      3284315      0.68%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     73.02% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead     52795704     10.99%     84.01% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite     31603493      6.58%     90.58% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead     41532839      8.64%     99.23% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite      3711574      0.77%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total    480464879                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl     19202915                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl     14681301                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl      4521614                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl     10920207                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl      8282708                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall      3519810                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn      3519808                       # Class of control type instructions committed (Count)
system.cpu7.decltab0.hits                     6058396                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab0.misses                  87682412                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab0.averagePubBytes               56                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab0.averageBytes               32492                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab0.averageSamples              7352                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab1.averageSamples              7352                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab2.averageSamples              7352                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab3.averageSamples              7352                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decode.idleCycles                49337100                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            544574357                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                 87812652                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles             52130564                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles               1438676                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved            15064911                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                47907                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts             768947868                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts               146900                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts          563794665                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches        24184698                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts       97834462                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts      36310101                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           0.766744                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads     165806022                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites    202949630                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads     313707148                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites    170442260                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads    566890785                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites    316593563                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs        134144563                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads    186901306                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites          922                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches          22725722                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    665304794                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                2971654                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 613                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         3975                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles          271                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                 61687777                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes               288645                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         735293349                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             1.086591                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.156869                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               566720409     77.07%     77.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                10855354      1.48%     78.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                17907149      2.44%     80.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                16430233      2.23%     83.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                13407766      1.82%     85.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                10463265      1.42%     86.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                99509173     13.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           735293349                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts            490462263                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.667015                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches          36893191                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.050174                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles     68497869                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                  1438676                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                 173752425                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                15986631                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts             756978710                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts               35858                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts               143833763                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts               62459994                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts              2099944                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                  6459813                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                   25179                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents         79100                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect         25476                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect       205414                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts              230890                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit               563503981                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount              563265800                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                432413878                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                884627195                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.766025                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.488809                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                    4055224                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu7.lsq0.squashedLoads               49505220                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                5171                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation              79100                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores              27144927                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads               27550                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                    55                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples          94297263                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           221.867482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          211.831938                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9              17094481     18.13%     18.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19             3533063      3.75%     21.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29             6842727      7.26%     29.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39             1493109      1.58%     30.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49             2044394      2.17%     32.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59             3540659      3.75%     36.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69             1701810      1.80%     38.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79             2411144      2.56%     41.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89             1139192      1.21%     42.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99             1670902      1.77%     43.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109           2606827      2.76%     46.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119           1116104      1.18%     47.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129           1146367      1.22%     49.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139            882956      0.94%     50.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149           1095268      1.16%     51.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159            983953      1.04%     52.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169            861590      0.91%     53.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179            854429      0.91%     54.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189            778414      0.83%     54.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199            726720      0.77%     55.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209            803318      0.85%     56.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219            962705      1.02%     57.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229            583976      0.62%     58.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239            574662      0.61%     58.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249            595208      0.63%     59.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259            666150      0.71%     60.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269            745268      0.79%     60.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279            833030      0.88%     61.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289            663073      0.70%     62.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299            680491      0.72%     63.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows        34665273     36.76%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            3590                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total            94297263                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu7.lsq0.proteanUnprotUnprotForwards       253132                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu7.lsq0.proteanProtUnprotForwards       183011                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu7.lsq0.proteanProtProtForwards      3214745                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu7.lsq0.proteanUnprotProtForwards       404336                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu7.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu7.lsq0.delayedWritebackTicks     1254358759                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu7.lsq0.delayedWritebackCount         152480                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu7.mmu.dtb.rdAccesses              100624108                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses               36324609                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                   284347                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                    22208                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses               61688409                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                    55304                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions             42                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean   5924517788                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 20302258212.056789                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10           20     95.24%     95.24% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::5e+10-1e+11            1      4.76%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value     73861914                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  93531933432                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 333888319758                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED 124414873548                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles               1438676                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                60262035                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles              399661477                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles       1429604                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                113509732                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            158991825                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts             763347409                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                10197                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents             136813194                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.SQFullEvents                219156                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents        6757530                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands         1242087313                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                 2581214196                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups               900291060                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                362199244                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps            742941643                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps               499145670                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                   2331                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing               2331                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                251707288                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                      1437657902                       # The number of ROB reads (Count)
system.cpu7.rob.writes                     1544369125                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts               289786408                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                 480464879                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                       735739488                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              2.545868                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.392793                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                      669317640                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                 2584740                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                     670801106                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued              18931616                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined           191230159                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined        560758231                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved            1195658                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples          735504735                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.912028                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.279692                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                365198703     49.65%     49.65% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                220287175     29.95%     79.60% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                 70872817      9.64%     89.24% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                 37846065      5.15%     94.38% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                 24881857      3.38%     97.77% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                  8041213      1.09%     98.86% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                  4692992      0.64%     99.50% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                  2132647      0.29%     99.79% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                  1551266      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total            735504735                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                 226843      1.83%      1.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      1.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      1.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      1.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      1.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      1.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      1.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      1.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      1.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      1.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      1.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd               2823693     22.77%     24.60% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     24.60% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                 58140      0.47%     25.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     25.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                   129      0.00%     25.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc              3280011     26.45%     51.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                  482      0.00%     51.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     51.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%     51.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift              263667      2.13%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%     53.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead               2131283     17.19%     70.83% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite               740887      5.97%     76.81% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead          2858150     23.05%     99.86% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           17748      0.14%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass      1600290      0.24%      0.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu    289112001     43.10%     43.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult      1348926      0.20%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv         2936      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd      6292311      0.94%     44.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     44.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     44.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     44.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     44.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc          920      0.00%     44.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     44.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd     80735504     12.04%     56.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu      1356154      0.20%     56.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp       115272      0.02%     56.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt       286439      0.04%     56.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc     24707934      3.68%     60.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult      1141712      0.17%     60.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift      3692385      0.55%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd         1840      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt          921      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead    107113265     15.97%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite     59244264      8.83%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead     87141510     12.99%     98.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite      6906522      1.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total     670801106                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.911737                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                           12401033                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.018487                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads              1639022068                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites              628209917                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses      362385930                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                469417528                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites               234974978                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses       178716375                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                  444968147                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                   236633702                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                  1166558                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                          43467                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                         234753                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                   409839068                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads     127792733                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores     53678975                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads     11793508                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores     13915357                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch            6      0.00%      0.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return      5169752     15.87%     15.87% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect      4189077     12.86%     28.73% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect      1487118      4.57%     33.30% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond     19469815     59.77%     93.07% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond      2163468      6.64%     99.71% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%     99.71% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond        93358      0.29%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total      32572594                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch            6      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return      1675285     12.39%     12.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect      1642841     12.15%     24.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect       538886      3.99%     28.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond      8644487     63.93%     92.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond       999489      7.39%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond        20401      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total     13521395                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return         2305      0.17%      0.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect        18960      1.41%      1.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect       154050     11.48%     13.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond      1135925     84.65%     97.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond        19343      1.44%     99.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%     99.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond        11251      0.84%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total      1341834                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return      3494467     18.34%     18.34% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect      2546236     13.37%     31.71% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect       948232      4.98%     36.69% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond     10825328     56.82%     93.51% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond      1163979      6.11%     99.62% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%     99.62% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond        72957      0.38%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total     19051199                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return          169      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect        11685      0.91%      0.92% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect       134344     10.44%     11.36% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond      1119543     87.03%     98.39% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond         9425      0.73%     99.13% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.13% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond        11240      0.87%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total      1286406                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget     12168731     37.36%     37.36% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB     14194673     43.58%     80.94% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS      5169751     15.87%     96.81% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect      1039439      3.19%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total     32572594                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch       780240     58.16%     58.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return       553332     41.25%     99.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect         2305      0.17%     99.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect         5692      0.42%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total      1341569                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted         19469827                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken      7986569                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect          1341834                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss         68711                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted       796181                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted       545653                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups            32572594                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates              628575                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits               27551156                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.845839                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted          74818                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups        1580470                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits           1039439                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses          541031                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch            6      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return      5169752     15.87%     15.87% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect      4189077     12.86%     28.73% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect      1487118      4.57%     33.30% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond     19469815     59.77%     93.07% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond      2163468      6.64%     99.71% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%     99.71% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond        93358      0.29%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total     32572594                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch            6      0.00%      0.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return      2231933     44.45%     44.45% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect        26413      0.53%     44.97% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect      1486365     29.60%     74.57% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond      1165080     23.20%     97.78% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond        18283      0.36%     98.14% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%     98.14% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond        93358      1.86%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total      5021438                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect        18960      3.02%      3.02% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%      3.02% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond       590272     93.91%     96.92% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond        19343      3.08%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total       628575                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect        18960      3.02%      3.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond       590272     93.91%     96.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond        19343      3.08%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total       628575                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups      1580470                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits      1039439                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses       541031                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords       165301                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords      1745777                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.loop_predictor.used        62343                       # Number of times the loop predictor is the provider. (Count)
system.cpu8.branchPred.loop_predictor.correct        56800                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.loop_predictor.wrong         5543                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.ras.pushes             7351480                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops               7351479                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes           3857012                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used               3494467                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct            3494298                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect              169                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.statistical_corrector.correct      6520624                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.statistical_corrector.wrong      4304704                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.longestMatchProviderCorrect      7217635                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.altMatchProviderCorrect       306292                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderCorrect        15934                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalProviderCorrect      1956586                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWrong       572920                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWrong       147278                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderWrong         6002                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalProviderWrong        21537                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWouldHaveHit       166242                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWouldHaveHit       106503                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::2       498958                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::6       847923                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::9       583488                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::10       520256                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::11       667056                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::12       763866                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::13       601596                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::14       603309                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::15       481181                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::16       563882                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::17       461078                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::18       444567                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::19       275627                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::20       317819                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::21       166381                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::22       179031                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::24       133641                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::26        90338                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::28        38518                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::32         3521                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::36         2089                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.altMatchProvider::0      1456012                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::2       683198                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::6      1059385                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::9       593684                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::10       635795                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::11       575624                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::12       718880                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::13       437381                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::14       524174                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::15       343065                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::16       407729                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::17       246757                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::18       225964                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::19        87650                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::20       100458                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::21        45344                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::22        46562                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::24        37420                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::26        18307                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::28          716                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::32           20                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu8.clk_domain.clock                      400                       # Clock period in ticks (Tick)
system.cpu8.commit.commitSquashedInsts      189892515                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls        1389082                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts          1300068                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples    710949181                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.676099                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.560753                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0      511254741     71.91%     71.91% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1      106846956     15.03%     86.94% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2       35839889      5.04%     91.98% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3       10428442      1.47%     93.45% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4       18510930      2.60%     96.05% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5        3536123      0.50%     96.55% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6        7469428      1.05%     97.60% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7        2182118      0.31%     97.91% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8       14880554      2.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total    710949181                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                        622                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls              3494468                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass      1483743      0.31%      0.31% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu    234633698     48.81%     49.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult      1199821      0.25%     49.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv         2936      0.00%     49.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd      4853048      1.01%     50.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     50.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc          920      0.00%     50.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd     79905224     16.62%     67.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu      1248951      0.26%     67.27% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp       115272      0.02%     67.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt       274408      0.06%     67.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc     24036649      5.00%     72.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult      1141708      0.24%     72.59% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.59% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.59% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift      3376016      0.70%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd         1840      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt          920      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     73.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead     51962216     10.81%     84.10% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite     31022553      6.45%     90.55% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead     41520566      8.64%     99.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite      3891732      0.81%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total    480672221                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples     14880554                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commit.memoryViolations             41314                       # Number of memory violations (Cycle)
system.cpu8.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu8.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu8.commit.protStores                32831201                       # [Protean] Number of protected stores (Count)
system.cpu8.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu8.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu8.commit.xmitTaints               106040570                       # [Protean] Number of x-taint primitives (Count)
system.cpu8.commit.predAccess                87443690                       # [Protean] Correctly predicted access loads (Count)
system.cpu8.commit.predNoAccess               3843815                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu8.commit.mispredAccess              1930913                       # [Protean] Mispredicted access loads (Count)
system.cpu8.commit.mispredNoAccess             264364                       # [Protean] Mispredicted no-access loads (Count)
system.cpu8.commitStats0.numInsts           288993611                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps             480672221                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP     288993611                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP       480672221                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 2.545868                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.392793                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs         128397067                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts         174162720                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts        351110824                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts        93482782                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts       34914285                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass      1483743      0.31%      0.31% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu    234633698     48.81%     49.12% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult      1199821      0.25%     49.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv         2936      0.00%     49.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd      4853048      1.01%     50.38% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     50.38% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     50.38% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     50.38% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     50.38% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc          920      0.00%     50.38% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.38% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd     79905224     16.62%     67.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu      1248951      0.26%     67.27% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp       115272      0.02%     67.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt       274408      0.06%     67.35% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc     24036649      5.00%     72.35% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult      1141708      0.24%     72.59% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.59% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.59% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift      3376016      0.70%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd         1840      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt          920      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     73.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead     51962216     10.81%     84.10% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite     31022553      6.45%     90.55% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead     41520566      8.64%     99.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite      3891732      0.81%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total    480672221                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl     19051199                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl     14535543                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl      4515656                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl     10825328                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl      8225871                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall      3494468                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn      3494467                       # Class of control type instructions committed (Count)
system.cpu8.decltab0.hits                     5906676                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab0.misses                  86938472                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab0.averagePubBytes              112                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab0.averageBytes               28170                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab0.averageSamples              7355                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab1.averageSamples              7355                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab2.averageSamples              7355                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab3.averageSamples              7355                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decode.idleCycles                45712428                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles            574284694                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  2204600                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles            111912521                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles               1390492                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved            13102992                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                42394                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts             681173459                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                27912                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts          541491920                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches        22828351                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts       96171621                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts      35660709                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           0.735983                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads     162013777                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites    196392638                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads     321003342                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites    174248004                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads    551116533                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites    292949124                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs        131832330                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads    179227036                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites          921                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches          20403863                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                    665792672                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                2864786                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                 235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         1369                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles          509                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                 55997678                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes               233710                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples         735504735                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.991075                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.050145                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0               573437207     77.97%     77.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                15793038      2.15%     80.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                17327036      2.36%     82.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                17437510      2.37%     84.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                14549413      1.98%     86.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                13779764      1.87%     88.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                83180767     11.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total           735504735                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts            445254431                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.605179                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches          32572594                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.044272                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles     68277557                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                  1390492                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                 102492238                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                15035413                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts             671902380                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts              133049                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts               127792733                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts               53678975                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts              2583551                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                  2762457                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                 6703071                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents         52875                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect         20135                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect       180831                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts              200966                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit               541239910                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount              541102305                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                400076182                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                823970682                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.735454                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.485547                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                    3292065                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu8.lsq0.squashedLoads               34309951                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                4530                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation              52875                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores              18764690                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads               24878                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                   239                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples          93451502                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean           199.665373                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          197.023088                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9              17924670     19.18%     19.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19             3481420      3.73%     22.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29             6975902      7.46%     30.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39             2022244      2.16%     32.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49             2443088      2.61%     35.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59             3672313      3.93%     39.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69             1787538      1.91%     40.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79             2631788      2.82%     43.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89             1424738      1.52%     45.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99             1928690      2.06%     47.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109           2033336      2.18%     49.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119           1081304      1.16%     50.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129            892201      0.95%     51.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139            716072      0.77%     52.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149            789989      0.85%     53.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159           1021704      1.09%     54.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169           1045037      1.12%     55.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179            826651      0.88%     56.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189            719562      0.77%     57.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199            617367      0.66%     57.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209            639953      0.68%     58.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219            828949      0.89%     59.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229            603051      0.65%     60.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239            636460      0.68%     60.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249            672641      0.72%     61.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259            770179      0.82%     62.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269            825006      0.88%     63.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279            932134      1.00%     64.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289            609490      0.65%     64.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299            592249      0.63%     65.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows        32305776     34.57%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2607                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total            93451502                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu8.lsq0.proteanUnprotUnprotForwards       169999                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu8.lsq0.proteanProtUnprotForwards       168448                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu8.lsq0.proteanProtProtForwards      2752229                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu8.lsq0.proteanUnprotProtForwards       201389                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu8.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu8.lsq0.delayedWritebackTicks     2010478786                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu8.lsq0.delayedWritebackCount         164687                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu8.mmu.dtb.rdAccesses               98988372                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses               35674356                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                   278254                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                    22676                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses               55997870                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                    51784                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              6                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean 47206655551.333336                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::stdev 62353710741.653549                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            2     66.67%     66.67% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1e+11-1.5e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value  10487977246                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value 119201703340                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON 316683226652                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED 141619966654                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles               1390492                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                80086220                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles              222722004                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles        415045                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                 72117425                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles            358773549                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts             675813447                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents              2794635                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents              66881312                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents              30958310                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                620890                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents      165836578                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands         1075362916                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                 2251122513                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups               767090516                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                361612834                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps            738168087                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps               337194829                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                   1744                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing               1744                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                388252472                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                      1365994985                       # The number of ROB reads (Count)
system.cpu8.rob.writes                     1365689692                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts               288993611                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                 480672221                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu9.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu9.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commit.memoryViolations                 0                       # Number of memory violations (Cycle)
system.cpu9.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu9.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu9.commit.protStores                       0                       # [Protean] Number of protected stores (Count)
system.cpu9.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu9.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu9.commit.xmitTaints                       0                       # [Protean] Number of x-taint primitives (Count)
system.cpu9.commit.predAccess                       0                       # [Protean] Correctly predicted access loads (Count)
system.cpu9.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu9.commit.mispredAccess                    0                       # [Protean] Mispredicted access loads (Count)
system.cpu9.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.decltab0.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab0.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab0.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab0.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab0.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab1.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab2.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab3.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu9.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu9.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu9.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu9.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu9.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu9.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu9.lsq0.delayedWritebackTicks              0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu9.lsq0.delayedWritebackCount              0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu9.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples    314442.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000786000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              740638                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      314438                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    314438                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        4                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       1.54                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                314438                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  222746                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   45799                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   22340                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   14547                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    5789                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1623                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     831                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     414                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     147                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      87                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                20124032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              43909866.42452561                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              558.58218694                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  458303164500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1457512.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0     20124032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 43909866.424525611103                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0       314438                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0            4                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0   8861798000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     28182.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0     20123968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       20123968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0       314437                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          314437                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0            4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total              4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0     43909727                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          43909727                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0          559                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total              559                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0     43910285                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         43910285                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               314438                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        19845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        19590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        19805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        20283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        19975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        19689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        20032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        19416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        19445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        19454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        19507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        19720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        19767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        19227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        19348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        19335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2966085500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1572190000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         8861798000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9432.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28182.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              249605                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            79.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        64826                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   310.405825                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   163.225439                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   366.285932                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        31498     48.59%     48.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        10054     15.51%     64.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         7080     10.92%     75.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1356      2.09%     77.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          904      1.39%     78.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          820      1.26%     79.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          944      1.46%     81.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          788      1.22%     82.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11382     17.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        64826                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          20124032                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               43.909866                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               79.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       236105520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       125477880                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1132653900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 36177710400.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  37478707830                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 144427409280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  219578064810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   479.110920                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 375055326750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  15303600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  67944266556                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       226802100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       120536790                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1112433420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 36177710400.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  36613695210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 145155840960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  219407018880                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   478.737705                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 376954442750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  15303600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  66045150556                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            32                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            319                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          32398602                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             0.901384                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            1.647066                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    32386308     99.96%     99.96% |       10528      0.03%     99.99% |        1438      0.00%    100.00% |         271      0.00%    100.00% |          49      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            32398602                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   1371460681                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.190820                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.129417                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.492058                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  1154702561     84.20%     84.20% |   207455016     15.13%     99.32% |     8983207      0.66%     99.98% |      264603      0.02%    100.00% |       34919      0.00%    100.00% |       11966      0.00%    100.00% |        3492      0.00%    100.00% |        3264      0.00%    100.00% |        1653      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   1371460681                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     1374499214                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.139844                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.028305                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         2.667133                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  1374492308    100.00%    100.00% |        5307      0.00%    100.00% |         399      0.00%    100.00% |         579      0.00%    100.00% |         619      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       1374499214                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   1358276018                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.002298                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.001556                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.109353                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  1358275667    100.00%    100.00% |         346      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    1358276018                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     16223196                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     12.655804                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean     9.343064                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    21.621571                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    16216295     99.96%     99.96% |        5305      0.03%     99.99% |         399      0.00%     99.99% |         578      0.00%    100.00% |         617      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     16223196                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples       4413040                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         0.727258                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        2.748291                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |     4409711     99.92%     99.92% |        3104      0.07%     99.99% |         183      0.00%    100.00% |          34      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total         4413040                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      26013872                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.940157                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        1.439090                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    26004907     99.97%     99.97% |        7424      0.03%     99.99% |        1255      0.00%    100.00% |         237      0.00%    100.00% |          43      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        26013872                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples       1971690                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.779552                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.495051                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      470658     23.87%     23.87% |     1489044     75.52%     99.39% |          31      0.00%     99.39% |           0      0.00%     99.39% |       11872      0.60%    100.00% |          70      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total         1971690                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch         314438      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data               4      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data       314436      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack            4      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch       314438      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data             4      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data       314436      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack            4      0.00%      0.00% (Unspecified)
system.ruby.L0Cache_Controller.Load      |     8490263      1.36%      1.36% |    37897801      6.06%      7.41% |    60466095      9.66%     17.08% |    68907469     11.01%     28.09% |    78993233     12.63%     40.72% |    87367220     13.96%     54.68% |    96954313     15.50%     70.18% |    93611901     14.96%     85.14% |    92974655     14.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total    625662950                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |    10336942      2.23%      2.23% |    40161883      8.65%     10.87% |    55174182     11.88%     22.75% |    56244058     12.11%     34.86% |    59425712     12.79%     47.65% |    61286687     13.19%     60.85% |    64190252     13.82%     74.67% |    61686364     13.28%     87.95% |    55984426     12.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total    464490506                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |     4603876      1.62%      1.62% |    27359938      9.62%     11.24% |    35948832     12.64%     23.88% |    35424985     12.46%     36.34% |    36202797     12.73%     49.07% |    36487535     12.83%     61.91% |    37556508     13.21%     75.11% |    35583283     12.51%     87.63% |    35178646     12.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total    284346400                       (Unspecified)
system.ruby.L0Cache_Controller.InvOwn    |        5309      0.29%      0.29% |         294      0.02%      0.31% |       11116      0.61%      0.91% |       22385      1.22%      2.14% |       48536      2.65%      4.79% |      104629      5.72%     10.51% |      151889      8.31%     18.82% |      202028     11.05%     29.87% |     1282570     70.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvOwn::total      1828756                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |        2310     19.32%     19.32% |        1500     12.54%     31.86% |        1427     11.93%     43.80% |        1168      9.77%     53.57% |        1197     10.01%     63.58% |        1128      9.43%     73.01% |        1581     13.22%     86.23% |        1359     11.37%     97.60% |         287      2.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total        11957                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |      106491      0.67%      0.67% |      456061      2.87%      3.54% |     1106696      6.97%     10.51% |     1562518      9.84%     20.35% |     1992569     12.55%     32.90% |     2409390     15.17%     48.07% |     2749225     17.31%     65.38% |     2800044     17.63%     83.01% |     2698529     16.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total     15881523                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |       13210      0.07%      0.07% |      629793      3.35%      3.42% |     1684319      8.95%     12.37% |     2122600     11.28%     23.64% |     2508170     13.33%     36.97% |     2871926     15.26%     52.23% |     3178254     16.89%     69.12% |     3180808     16.90%     86.02% |     2631822     13.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total     18820902                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |      280223      8.46%      8.46% |      149897      4.53%     12.99% |      236653      7.15%     20.13% |      262241      7.92%     28.05% |      326624      9.86%     37.91% |      384797     11.62%     49.53% |      433068     13.08%     62.61% |      470996     14.22%     76.83% |      767261     23.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total      3311760                       (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement |      182292      3.03%      3.03% |      320922      5.34%      8.37% |      811778     13.51%     21.88% |      820236     13.65%     35.53% |      839953     13.98%     49.50% |      844884     14.06%     63.56% |      859050     14.29%     77.85% |      848536     14.12%     91.97% |      482655      8.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement::total      6010306                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Load   |       87759     55.86%     55.86% |        4015      2.56%     58.41% |        6914      4.40%     62.82% |        8505      5.41%     68.23% |        8270      5.26%     73.49% |        8710      5.54%     79.04% |       10117      6.44%     85.48% |       10457      6.66%     92.13% |       12360      7.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Load::total       157107                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch |        5052      0.08%      0.08% |      349244      5.50%      5.58% |      873146     13.74%     19.32% |      888135     13.98%     33.30% |      909282     14.31%     47.62% |      914279     14.39%     62.01% |      931046     14.66%     76.66% |      917151     14.44%     91.10% |      565366      8.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch::total      6352701                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Store  |      105444     35.52%     35.52% |       16745      5.64%     41.16% |       17503      5.90%     47.06% |       18144      6.11%     53.17% |       21254      7.16%     60.33% |       23683      7.98%     68.31% |       24524      8.26%     76.57% |       25997      8.76%     85.33% |       43539     14.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Store::total       296833                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |       73453      0.82%      0.82% |       34137      0.38%      1.21% |      262008      2.94%      4.15% |      663280      7.45%     11.60% |     1034428     11.62%     23.22% |     1408805     15.82%     39.04% |     1720249     19.32%     58.36% |     1787363     20.07%     78.43% |     1920506     21.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total      8904229                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |       20522      0.34%      0.34% |      403863      6.66%      6.99% |      763963     12.59%     19.58% |      778485     12.83%     32.41% |      820001     13.51%     45.93% |      846816     13.96%     59.88% |      872581     14.38%     74.26% |      857077     14.12%     88.39% |      704790     11.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total      6068098                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |       14552      1.34%      1.34% |       19420      1.79%      3.13% |       81044      7.48%     10.61% |      121268     11.19%     21.80% |      138150     12.75%     34.54% |      154297     14.23%     48.78% |      157128     14.50%     63.28% |      156442     14.43%     77.71% |      241627     22.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total      1083928                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn  |        3264      0.20%      0.20% |         284      0.02%      0.22% |       11068      0.69%      0.91% |       22328      1.39%      2.30% |       48322      3.01%      5.30% |      104131      6.48%     11.78% |      151260      9.41%     21.19% |      201113     12.51%     33.70% |     1066043     66.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn::total      1607813                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |        1221     52.31%     52.31% |          60      2.57%     54.88% |          46      1.97%     56.86% |          70      3.00%     59.85% |         145      6.21%     66.07% |         199      8.53%     74.59% |         232      9.94%     84.53% |         202      8.65%     93.19% |         159      6.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total         2334                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load |       78325     64.63%     64.63% |        2149      1.77%     66.40% |        4004      3.30%     69.70% |        5032      4.15%     73.86% |        4729      3.90%     77.76% |        5172      4.27%     82.03% |        6371      5.26%     87.28% |        6483      5.35%     92.63% |        8929      7.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load::total       121194                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch |        4738      0.08%      0.08% |      304345      5.35%      5.43% |      793726     13.94%     19.37% |      801021     14.07%     33.44% |      819707     14.40%     47.84% |      822464     14.45%     62.29% |      835400     14.67%     76.96% |      824096     14.48%     91.43% |      487648      8.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch::total      5693145                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store |      101606     38.96%     38.96% |       15502      5.94%     44.90% |       16109      6.18%     51.08% |       15651      6.00%     57.08% |       17688      6.78%     63.86% |       19061      7.31%     71.17% |       19467      7.46%     78.63% |       20223      7.75%     86.39% |       35502     13.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store::total       260809                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |      293070      0.12%      0.12% |     9208578      3.84%      3.96% |    20961902      8.74%     12.70% |    26005246     10.84%     23.54% |    31525030     13.14%     36.68% |    36170492     15.08%     51.76% |    41216244     17.18%     68.94% |    39133338     16.31%     85.25% |    35372190     14.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total    239886090                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |     4755890      1.06%      1.06% |    34774724      7.77%      8.84% |    54009058     12.07%     20.91% |    55451488     12.40%     33.30% |    58590520     13.10%     46.40% |    60424413     13.51%     59.91% |    63301180     14.15%     74.06% |    60813543     13.59%     87.65% |    55234128     12.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total    447354944                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |         239     18.95%     18.95% |         274     21.73%     40.68% |         118      9.36%     50.04% |         104      8.25%     58.29% |          91      7.22%     65.50% |         108      8.56%     74.07% |         126      9.99%     84.06% |         120      9.52%     93.58% |          81      6.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total         1261                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn  |         303      0.15%      0.15% |           5      0.00%      0.15% |          23      0.01%      0.16% |          29      0.01%      0.17% |          87      0.04%      0.22% |         123      0.06%      0.28% |         198      0.10%      0.37% |         245      0.12%      0.49% |      205057     99.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn::total       206070                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |          30      4.83%      4.83% |          20      3.22%      8.05% |          70     11.27%     19.32% |          80     12.88%     32.21% |          69     11.11%     43.32% |          78     12.56%     55.88% |         108     17.39%     73.27% |         114     18.36%     91.63% |          52      8.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total          621                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |        8222      0.06%      0.06% |      357538      2.76%      2.82% |      915097      7.06%      9.88% |     1315756     10.15%     20.02% |     1681602     12.97%     32.99% |     2040579     15.74%     48.73% |     2332826     17.99%     66.72% |     2345993     18.09%     84.81% |     1970327     15.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total     12967940                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement |        4289      0.08%      0.08% |      271482      4.81%      4.89% |      768491     13.62%     18.51% |      806112     14.29%     32.80% |      825798     14.64%     47.44% |      830516     14.72%     62.17% |      844475     14.97%     77.14% |      833811     14.78%     91.92% |      455613      8.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement::total      5640587                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load |           9      0.96%      0.96% |           7      0.75%      1.71% |          11      1.17%      2.88% |          55      5.86%      8.74% |          94     10.02%     18.76% |         136     14.50%     33.26% |         142     15.14%     48.40% |         206     21.96%     70.36% |         278     29.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load::total          938                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch |          26      0.00%      0.00% |       39364      6.04%      6.05% |       77745     11.94%     17.99% |       87056     13.37%     31.36% |       89499     13.74%     45.10% |       91761     14.09%     59.19% |       95613     14.68%     73.87% |       92978     14.28%     88.15% |       77164     11.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch::total       651206                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Store |           0      0.00%      0.00% |           1      1.89%      1.89% |           5      9.43%     11.32% |           2      3.77%     15.09% |           1      1.89%     16.98% |           1      1.89%     18.87% |          14     26.42%     45.28% |          26     49.06%     94.34% |           3      5.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Store::total           53                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |     3141543     13.62%     13.62% |     1749679      7.58%     21.20% |      937333      4.06%     25.27% |      908672      3.94%     29.21% |     1444025      6.26%     35.47% |     1911955      8.29%     43.75% |     2214701      9.60%     53.35% |     2649181     11.48%     64.84% |     8110967     35.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total     23068056                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |     5559552     50.87%     50.87% |     4979578     45.56%     96.43% |      387256      3.54%     99.97% |          20      0.00%     99.97% |         924      0.01%     99.98% |          57      0.00%     99.98% |          79      0.00%     99.98% |         113      0.00%     99.98% |        2022      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total     10929601                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |      100824     17.02%     17.02% |       22193      3.75%     20.77% |       36791      6.21%     26.98% |       49710      8.39%     35.37% |       63579     10.73%     46.11% |       70754     11.95%     58.05% |       75388     12.73%     70.78% |       72959     12.32%     83.10% |      100130     16.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total       592328                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn  |        1728     54.60%     54.60% |           0      0.00%     54.60% |           2      0.06%     54.66% |           4      0.13%     54.79% |          23      0.73%     55.51% |          32      1.01%     56.52% |          39      1.23%     57.76% |          82      2.59%     60.35% |        1255     39.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn::total         3165                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |         684     21.48%     21.48% |         831     26.09%     47.57% |         562     17.65%     65.21% |         145      4.55%     69.76% |         165      5.18%     74.95% |         150      4.71%     79.65% |         326     10.24%     89.89% |         279      8.76%     98.65% |          43      1.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total         3185                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |       68347      4.77%      4.77% |       67999      4.75%      9.52% |       85486      5.97%     15.49% |       86837      6.06%     21.55% |      120529      8.41%     29.96% |      155331     10.84%     40.81% |      195781     13.67%     54.47% |      236647     16.52%     70.99% |      415497     29.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total      1432454                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement |       78488     46.65%     46.65% |       37312     22.18%     68.83% |       31050     18.45%     87.28% |        2642      1.57%     88.85% |        2512      1.49%     90.34% |        2553      1.52%     91.86% |        2861      1.70%     93.56% |        2917      1.73%     95.30% |        7915      4.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement::total       168250                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load |        8965     60.76%     60.76% |         333      2.26%     63.02% |         599      4.06%     67.08% |         767      5.20%     72.28% |         680      4.61%     76.89% |         615      4.17%     81.06% |        1015      6.88%     87.94% |        1157      7.84%     95.78% |         623      4.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load::total        14754                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch |         280      3.75%      3.75% |        5533     74.08%     77.83% |        1635     21.89%     99.72% |           0      0.00%     99.72% |          17      0.23%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           4      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch::total         7469                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store |         220      5.29%      5.29% |          59      1.42%      6.71% |         116      2.79%      9.50% |         104      2.50%     12.00% |         437     10.50%     22.50% |         388      9.33%     31.83% |         220      5.29%     37.12% |         167      4.01%     41.13% |        2449     58.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store::total         4160                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |     4981251      1.41%      1.41% |    26905365      7.60%      9.01% |    38304807     10.83%     19.84% |    41330194     11.68%     31.52% |    44989666     12.72%     44.24% |    47875860     13.53%     57.77% |    51803016     14.64%     72.41% |    50041902     14.14%     86.55% |    47570863     13.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total    353802924                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |     4473177      1.58%      1.58% |    27316187      9.66%     11.25% |    35829292     12.68%     23.92% |    35252384     12.47%     36.40% |    35999412     12.74%     49.13% |    36260827     12.83%     61.96% |    37322459     13.20%     75.17% |    35352235     12.51%     87.67% |    34836102     12.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total    282642075                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvOwn  |          14      0.12%      0.12% |           5      0.04%      0.16% |          23      0.20%      0.36% |          24      0.21%      0.56% |         104      0.89%      1.45% |         343      2.94%      4.39% |         391      3.35%      7.74% |         588      5.03%     12.77% |       10193     87.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvOwn::total        11685                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |         375      6.45%      6.45% |         589     10.13%     16.57% |         749     12.88%     29.45% |         873     15.01%     44.46% |         818     14.06%     58.52% |         701     12.05%     70.57% |         915     15.73%     86.30% |         764     13.13%     99.43% |          33      0.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total         5817                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |       29922      2.02%      2.02% |       30524      2.06%      4.08% |      106113      7.16%     11.25% |      159925     10.80%     22.04% |      190438     12.86%     34.90% |      213480     14.41%     49.31% |      220618     14.90%     64.21% |      217404     14.68%     78.89% |      312705     21.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total      1481129                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement |       99515     49.39%     49.39% |       12128      6.02%     55.41% |       12237      6.07%     61.49% |       11482      5.70%     67.19% |       11643      5.78%     72.97% |       11815      5.86%     78.83% |       11714      5.81%     84.65% |       11808      5.86%     90.51% |       19127      9.49%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement::total       201469                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load |         430      2.14%      2.14% |        1519      7.55%      9.68% |        2297     11.41%     21.09% |        2648     13.15%     34.25% |        2748     13.65%     47.90% |        2776     13.79%     61.69% |        2580     12.82%     74.51% |        2606     12.95%     87.45% |        2526     12.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load::total        20130                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Ifetch::total            2                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store |        3618     11.37%     11.37% |        1183      3.72%     15.09% |        1273      4.00%     19.10% |        2387      7.50%     26.60% |        3128      9.83%     36.43% |        4233     13.31%     49.74% |        4823     15.16%     64.91% |        5581     17.55%     82.45% |        5582     17.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store::total        31808                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.InvOwn |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.InvOwn::total            6                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |        7934      0.13%      0.13% |      354377      5.81%      5.94% |      748429     12.28%     18.23% |      790836     12.98%     31.20% |      832141     13.65%     44.85% |      859742     14.11%     58.96% |      885638     14.53%     73.49% |      869345     14.26%     87.76% |      746131     12.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total      6094573                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |       13566     12.18%     12.18% |       53204     47.76%     59.94% |       29439     26.43%     86.37% |        1714      1.54%     87.91% |        2127      1.91%     89.82% |        2475      2.22%     92.04% |        3355      3.01%     95.06% |        3363      3.02%     98.07% |        2145      1.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total       111388                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch |           6      0.68%      0.68% |           2      0.23%      0.91% |          40      4.55%      5.46% |          58      6.60%     12.06% |          59      6.71%     18.77% |          54      6.14%     24.91% |          33      3.75%     28.67% |          77      8.76%     37.43% |         550     62.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch::total          879                       (Unspecified)
system.ruby.L0Cache_Controller.IS.InvOwn |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.InvOwn::total            6                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |         839      0.01%      0.01% |        6757      0.09%      0.11% |      184595      2.55%      2.66% |      544557      7.53%     10.19% |      870391     12.04%     22.24% |     1204531     16.67%     38.90% |     1472893     20.38%     59.28% |     1502232     20.79%     80.07% |     1440373     19.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total      7227168                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |       73560      4.38%      4.38% |       27421      1.63%      6.02% |       77457      4.61%     10.63% |      118799      7.08%     17.71% |      164120      9.78%     27.48% |      204381     12.17%     39.66% |      247459     14.74%     54.40% |      285248     16.99%     71.39% |      480259     28.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total      1678704                       (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load |          30     32.97%     32.97% |           7      7.69%     40.66% |           3      3.30%     43.96% |           3      3.30%     47.25% |          19     20.88%     68.13% |          11     12.09%     80.22% |           9      9.89%     90.11% |           5      5.49%     95.60% |           4      4.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load::total           91                       (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Store::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |       29079      2.62%      2.62% |       21273      1.92%      4.54% |       82618      7.44%     11.98% |      122787     11.06%     23.04% |      139703     12.58%     35.62% |      155846     14.04%     49.66% |      158522     14.28%     63.94% |      157969     14.23%     78.17% |      242305     21.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total      1110102                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |         239     18.95%     18.95% |         274     21.73%     40.68% |         118      9.36%     50.04% |         104      8.25%     58.29% |          91      7.22%     65.50% |         108      8.56%     74.07% |         126      9.99%     84.06% |         120      9.52%     93.58% |          81      6.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total         1261                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch |         978      0.71%      0.71% |        3718      2.70%      3.41% |       13905     10.09%     13.49% |       14065     10.20%     23.69% |       14267     10.35%     34.04% |       15401     11.17%     45.21% |       16412     11.90%     57.12% |       15631     11.34%     68.46% |       43486     31.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch::total       137863                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.InvOwn |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      9.09%      9.09% |           0      0.00%      9.09% |          10     90.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.InvOwn::total           11                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data |         461      0.01%      0.01% |      268556      4.89%      4.90% |      751164     13.68%     18.58% |      786924     14.33%     32.91% |      805236     14.67%     47.58% |      807035     14.70%     62.27% |      818984     14.92%     77.19% |      808459     14.72%     91.91% |      444027      8.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data::total      5490846                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive |        3297      5.12%      5.12% |       32071     49.77%     54.89% |       28657     44.47%     99.37% |          32      0.05%     99.41% |         204      0.32%     99.73% |          28      0.04%     99.77% |           4      0.01%     99.78% |           6      0.01%     99.79% |         135      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive::total        64434                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load |         946     57.58%     57.58% |          41      2.50%     60.07% |          44      2.68%     62.75% |          76      4.63%     67.38% |          83      5.05%     72.43% |         107      6.51%     78.94% |         103      6.27%     85.21% |         117      7.12%     92.33% |         126      7.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load::total         1643                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Store |         557     87.85%     87.85% |          11      1.74%     89.59% |          13      2.05%     91.64% |           0      0.00%     91.64% |          12      1.89%     93.53% |           0      0.00%     93.53% |          13      2.05%     95.58% |           0      0.00%     95.58% |          28      4.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Store::total          634                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data |        3976     47.82%     47.82% |         103      1.24%     49.06% |         131      1.58%     50.63% |         283      3.40%     54.03% |         402      4.83%     58.87% |         618      7.43%     66.30% |         739      8.89%     75.19% |         772      9.28%     84.47% |        1291     15.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data::total         8315                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive |       73403     65.99%     65.99% |        2005      1.80%     67.79% |        3829      3.44%     71.23% |        4673      4.20%     75.43% |        4244      3.82%     79.25% |        4447      4.00%     83.25% |        5529      4.97%     88.22% |        5594      5.03%     93.25% |        7512      6.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive::total       111236                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.PF_Store::total            2                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           3     37.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load::total            8                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store |       14527     55.50%     55.50% |        1853      7.08%     62.58% |        1574      6.01%     68.59% |        1519      5.80%     74.40% |        1553      5.93%     80.33% |        1549      5.92%     86.25% |        1394      5.33%     91.58% |        1527      5.83%     97.41% |         678      2.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store::total        26174                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive |       87079     37.11%     37.11% |       13649      5.82%     42.93% |       14535      6.19%     49.12% |       14132      6.02%     55.15% |       16135      6.88%     62.02% |       17512      7.46%     69.49% |       18073      7.70%     77.19% |       18696      7.97%     85.16% |       34824     14.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive::total       234635                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |      177038      0.85%      0.85% |      744494      3.58%      4.43% |     1823701      8.77%     13.21% |     2247818     10.81%     24.02% |     2678866     12.89%     36.91% |     3083259     14.83%     51.74% |     3434603     16.52%     68.26% |     3475020     16.72%     84.98% |     3121953     15.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     20786752                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |      116398      8.65%      8.65% |       35196      2.61%     11.26% |       97271      7.23%     18.49% |      137023     10.18%     28.67% |      155929     11.58%     40.25% |      173466     12.89%     53.14% |      176721     13.13%     66.27% |      176786     13.13%     79.40% |      277230     20.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      1346020                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |      276272      8.41%      8.41% |      147963      4.51%     12.92% |      234886      7.15%     20.07% |      260886      7.95%     28.02% |      325122      9.90%     37.92% |      383179     11.67%     49.59% |      430974     13.13%     62.72% |      468776     14.28%     77.00% |      755244     23.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total      3283302                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |         389      2.22%      2.22% |         594      3.39%      5.62% |         772      4.41%     10.03% |         897      5.13%     15.15% |         922      5.27%     20.42% |        1044      5.97%     26.39% |        1306      7.46%     33.85% |        1352      7.72%     41.57% |       10226     58.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total        17502                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |        3366     35.25%     35.25% |         945      9.90%     45.14% |         809      8.47%     53.61% |         921      9.64%     63.26% |         585      6.13%     69.38% |         745      7.80%     77.18% |         646      6.76%     83.95% |        1210     12.67%     96.62% |         323      3.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total         9550                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own |       10618      0.29%      0.29% |         588      0.02%      0.31% |       22232      0.61%      0.91% |       44770      1.22%      2.14% |       97072      2.65%      4.79% |      209258      5.72%     10.51% |      303779      8.31%     18.82% |      404056     11.05%     29.87% |     2565240     70.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own::total      3657613                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |        4620     19.32%     19.32% |        3000     12.54%     31.86% |        2854     11.93%     43.80% |        2336      9.77%     53.57% |        2394     10.01%     63.58% |        2256      9.43%     73.01% |        3162     13.22%     86.23% |        2718     11.37%     97.60% |         574      2.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total        23914                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |      168112      6.55%      6.55% |       14754      0.57%      7.12% |       35834      1.40%      8.51% |       50844      1.98%     10.49% |       86259      3.36%     13.85% |      152288      5.93%     19.78% |      209611      8.16%     27.94% |      276031     10.75%     38.69% |     1574819     61.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total      2568552                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |        2710     30.82%     30.82% |        2152     24.47%     55.29% |        1248     14.19%     69.48% |        1162     13.21%     82.69% |         482      5.48%     88.17% |         390      4.43%     92.61% |         282      3.21%     95.82% |         337      3.83%     99.65% |          31      0.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         8794                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        6651      5.91%      5.91% |       18071     16.04%     21.95% |       18340     16.28%     38.23% |       15234     13.53%     51.76% |       14608     12.97%     64.73% |       12149     10.79%     75.51% |       16107     14.30%     89.81% |       11070      9.83%     99.64% |         403      0.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total       112633                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |          14      0.63%      0.63% |          63      2.84%      3.47% |          50      2.26%      5.73% |         396     17.86%     23.59% |         282     12.72%     36.31% |         195      8.80%     45.11% |         251     11.32%     56.43% |         385     17.37%     73.79% |         581     26.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total         2217                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       74787     14.96%     14.96% |       12556      2.51%     17.47% |       14208      2.84%     20.31% |       15036      3.01%     23.31% |       21980      4.40%     27.71% |       30986      6.20%     33.91% |       40802      8.16%     42.07% |       58098     11.62%     53.68% |      231616     46.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total       500069                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        3331      2.96%      2.96% |         873      0.78%      3.73% |       16701     14.83%     18.56% |       16971     15.07%     33.63% |       14452     12.83%     46.46% |       15446     13.71%     60.17% |       13257     11.77%     71.94% |       16443     14.60%     86.54% |       15159     13.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total       112633                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |      114282      5.36%      5.36% |       22324      1.05%      6.41% |       26008      1.22%      7.63% |       39623      1.86%      9.49% |       70597      3.31%     12.81% |      126920      5.96%     18.76% |      176352      8.28%     27.04% |      222504     10.44%     37.49% |     1331810     62.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      2130420                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |        7230      0.40%      0.40% |        1200      0.07%      0.46% |       11771      0.65%      1.11% |       22656      1.24%      2.35% |       48811      2.68%      5.03% |      104713      5.74%     10.77% |      152164      8.35%     19.12% |      202035     11.08%     30.20% |     1272631     69.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total      1823211                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |         349      4.76%      4.76% |         606      8.26%     13.02% |         637      8.69%     21.71% |        1096     14.95%     36.66% |         983     13.41%     50.06% |         954     13.01%     63.07% |         861     11.74%     74.81% |        1053     14.36%     89.17% |         794     10.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total         7333                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |         271      5.16%      5.16% |         459      8.74%     13.90% |         403      7.67%     21.58% |         814     15.50%     37.08% |         719     13.69%     50.77% |         577     10.99%     61.76% |         576     10.97%     72.73% |         682     12.99%     85.72% |         750     14.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total         5251                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |      163095     23.43%     23.43% |        8695      1.25%     24.67% |       15342      2.20%     26.88% |       19854      2.85%     29.73% |       28766      4.13%     33.86% |       40771      5.86%     39.72% |       47100      6.77%     46.48% |       69125      9.93%     56.41% |      303466     43.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total       696214                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |       80105      3.35%      3.35% |       13685      0.57%      3.92% |       32666      1.37%      5.29% |       48726      2.04%      7.32% |       83777      3.50%     10.82% |      149752      6.26%     17.08% |      206610      8.64%     25.72% |      273207     11.42%     37.14% |     1504098     62.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total      2392626                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |      112311     31.84%     31.84% |       22131      6.27%     38.12% |       24301      6.89%     45.01% |       23300      6.61%     51.61% |       23534      6.67%     58.28% |       23795      6.75%     65.03% |       24052      6.82%     71.85% |       24223      6.87%     78.72% |       75068     21.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total       352715                       (Unspecified)
system.ruby.L1Cache_Controller.I.Inv     |        1267     61.65%     61.65% |          86      4.18%     65.84% |          37      1.80%     67.64% |          35      1.70%     69.34% |          36      1.75%     71.09% |          31      1.51%     72.60% |          59      2.87%     75.47% |         418     20.34%     95.82% |          86      4.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Inv::total         2055                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |        7548      0.04%      0.04% |      627180      3.71%      3.75% |     1664740      9.84%     13.59% |     2088635     12.34%     25.93% |     2445631     14.45%     40.39% |     2752272     16.27%     56.65% |     3010856     17.79%     74.45% |     2963983     17.52%     91.97% |     1359205      8.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     16920050                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |         240      8.78%      8.78% |         393     14.37%     23.14% |         351     12.83%     35.98% |         343     12.54%     48.52% |         379     13.86%     62.38% |         349     12.76%     75.14% |         260      9.51%     84.64% |         251      9.18%     93.82% |         169      6.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         2735                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own |        3567      0.20%      0.20% |         289      0.02%      0.21% |       11091      0.61%      0.82% |       22357      1.23%      2.06% |       48409      2.67%      4.73% |      104254      5.75%     10.47% |      151459      8.35%     18.82% |      201358     11.10%     29.92% |     1271120     70.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own::total      1813904                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |        1251     42.34%     42.34% |          80      2.71%     45.04% |         116      3.93%     48.97% |         150      5.08%     54.04% |         214      7.24%     61.29% |         277      9.37%     70.66% |         340     11.51%     82.17% |         316     10.69%     92.86% |         211      7.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total         2955                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |         346      4.17%      4.17% |        1484     17.89%     22.06% |        1121     13.51%     35.57% |         275      3.31%     38.88% |         742      8.94%     47.82% |         888     10.70%     58.53% |        1590     19.16%     77.69% |        1716     20.68%     98.37% |         135      1.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total         8297                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |          17      5.69%      5.69% |           3      1.00%      6.69% |           2      0.67%      7.36% |          75     25.08%     32.44% |          58     19.40%     51.84% |          33     11.04%     62.88% |          65     21.74%     84.62% |          46     15.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total          299                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |        2099     28.01%     28.01% |         859     11.46%     39.47% |         772     10.30%     49.77% |         886     11.82%     61.59% |         549      7.32%     68.91% |         714      9.53%     78.44% |         587      7.83%     86.27% |         792     10.57%     96.84% |         237      3.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total         7495                       (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement |        5017      0.27%      0.27% |        6059      0.32%      0.59% |       20492      1.09%      1.69% |       30990      1.66%      3.34% |       57493      3.07%      6.41% |      111517      5.96%     12.37% |      162511      8.68%     21.05% |      206906     11.05%     32.10% |     1271351     67.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement::total      1872336                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |       71955     14.58%     14.58% |       12352      2.50%     17.08% |       14060      2.85%     19.93% |       15018      3.04%     22.97% |       21950      4.45%     27.42% |       30934      6.27%     33.68% |       40625      8.23%     41.91% |       57946     11.74%     53.65% |      228796     46.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total       493636                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own |        1438     32.65%     32.65% |           1      0.02%     32.67% |           1      0.02%     32.70% |           1      0.02%     32.72% |          10      0.23%     32.95% |          34      0.77%     33.72% |          62      1.41%     35.13% |          63      1.43%     36.56% |        2794     63.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own::total         4404                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |         464     44.23%     44.23% |         203     19.35%     63.58% |         137     13.06%     76.64% |          15      1.43%     78.07% |          11      1.05%     79.12% |          11      1.05%     80.17% |         108     10.30%     90.47% |          81      7.72%     98.19% |          19      1.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total         1049                       (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement |        1437     69.93%     69.93% |           0      0.00%     69.93% |           0      0.00%     69.93% |           1      0.05%     69.98% |           8      0.39%     70.36% |           8      0.39%     70.75% |          15      0.73%     71.48% |          16      0.78%     72.26% |         570     27.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement::total         2055                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX |         143     83.63%     83.63% |           5      2.92%     86.55% |           3      1.75%     88.30% |           6      3.51%     91.81% |           1      0.58%     92.40% |           1      0.58%     92.98% |           1      0.58%     93.57% |          10      5.85%     99.42% |           1      0.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX::total          171                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |         280     35.71%     35.71% |         192     24.49%     60.20% |         130     16.58%     76.79% |           7      0.89%     77.68% |          10      1.28%     78.95% |           8      1.02%     79.97% |          87     11.10%     91.07% |          52      6.63%     97.70% |          18      2.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total          784                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |      204317      7.32%      7.32% |      135611      4.86%     12.19% |      220826      7.92%     20.10% |      245868      8.81%     28.91% |      303172     10.87%     39.78% |      352245     12.63%     52.41% |      390349     13.99%     66.40% |      410830     14.73%     81.13% |      526446     18.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total      2789664                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own |         304      2.91%      2.91% |           4      0.04%      2.95% |          24      0.23%      3.18% |          27      0.26%      3.44% |         117      1.12%      4.56% |         341      3.26%      7.82% |         368      3.52%     11.34% |         607      5.81%     17.15% |        8656     82.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own::total        10448                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |         595      7.48%      7.48% |        1217     15.30%     22.78% |        1174     14.76%     37.55% |        1003     12.61%     50.16% |         972     12.22%     62.38% |         840     10.56%     72.94% |        1133     14.25%     87.19% |         962     12.10%     99.28% |          57      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total         7953                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |       89039      6.07%      6.07% |      102145      6.97%     13.04% |      125174      8.54%     21.58% |      110182      7.52%     29.10% |      148715     10.15%     39.25% |      180345     12.30%     51.55% |      215545     14.71%     66.26% |      236113     16.11%     82.37% |      258435     17.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total      1465693                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |        3829      0.39%      0.39% |       12669      1.28%      1.67% |       72617      7.33%      9.00% |      113305     11.44%     20.44% |      131958     13.33%     33.77% |      149289     15.08%     48.84% |      152344     15.38%     64.23% |      152265     15.38%     79.60% |      201973     20.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total       990249                       (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement |      161658     23.29%     23.29% |        8695      1.25%     24.54% |       15342      2.21%     26.75% |       19853      2.86%     29.61% |       28758      4.14%     33.75% |       40763      5.87%     39.63% |       47085      6.78%     46.41% |       69109      9.96%     56.37% |      302896     43.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement::total       694159                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |        2567     29.77%     29.77% |        2147     24.90%     54.67% |        1245     14.44%     69.11% |        1156     13.41%     82.51% |         481      5.58%     88.09% |         389      4.51%     92.60% |         281      3.26%     95.86% |         327      3.79%     99.65% |          30      0.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         8623                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |        6371      5.70%      5.70% |       17879     15.98%     21.68% |       18210     16.28%     37.96% |       15227     13.61%     51.58% |       14598     13.05%     64.63% |       12141     10.85%     75.48% |       16020     14.32%     89.81% |       11018      9.85%     99.66% |         385      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total       111849                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       74787     14.96%     14.96% |       12556      2.51%     17.47% |       14208      2.84%     20.31% |       15036      3.01%     23.31% |       21980      4.40%     27.71% |       30986      6.20%     33.91% |       40802      8.16%     42.07% |       58098     11.62%     53.68% |      231616     46.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       500069                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        3331      2.96%      2.96% |         873      0.78%      3.73% |       16701     14.83%     18.56% |       16971     15.07%     33.63% |       14452     12.83%     46.46% |       15446     13.71%     60.17% |       13257     11.77%     71.94% |       16443     14.60%     86.54% |       15159     13.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total       112633                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1985      0.11%      0.11% |         256      0.01%      0.13% |        1757      0.10%      0.22% |       16719      0.94%      1.16% |       47345      2.66%      3.82% |      103320      5.80%      9.63% |      152551      8.57%     18.20% |      198666     11.16%     29.36% |     1257323     70.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1779922                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |          14      0.63%      0.63% |          63      2.84%      3.47% |          50      2.26%      5.73% |         396     17.86%     23.59% |         282     12.72%     36.31% |         195      8.80%     45.11% |         251     11.32%     56.43% |         385     17.37%     73.79% |         581     26.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total         2217                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |      112297     32.04%     32.04% |       22068      6.30%     38.34% |       24251      6.92%     45.25% |       22904      6.53%     51.79% |       23252      6.63%     58.42% |       23600      6.73%     65.16% |       23801      6.79%     71.95% |       23838      6.80%     78.75% |       74487     21.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       350498                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           5      0.50%      0.50% |           0      0.00%      0.50% |          95      9.56%     10.06% |         100     10.06%     20.12% |         235     23.64%     43.76% |         236     23.74%     67.51% |         278     27.97%     95.47% |          45      4.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total          994                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |         349      5.51%      5.51% |         601      9.48%     14.99% |         637     10.05%     25.04% |        1001     15.79%     40.83% |         883     13.93%     54.76% |         719     11.34%     66.10% |         625      9.86%     75.96% |         775     12.23%     88.18% |         749     11.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total         6339                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |         271      5.16%      5.16% |         459      8.74%     13.90% |         403      7.67%     21.58% |         814     15.50%     37.08% |         719     13.69%     50.77% |         577     10.99%     61.76% |         576     10.97%     72.73% |         682     12.99%     85.72% |         750     14.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total         5251                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      1.59%      1.59% |           2      3.17%      4.76% |           1      1.59%      6.35% |           1      1.59%      7.94% |          58     92.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           63                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           1      4.55%      4.55% |           0      0.00%      4.55% |           0      0.00%      4.55% |           0      0.00%      4.55% |           0      0.00%      4.55% |           0      0.00%      4.55% |           0      0.00%      4.55% |           1      4.55%      9.09% |          20     90.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           22                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |      163095     23.43%     23.43% |        8695      1.25%     24.67% |       15342      2.20%     26.88% |       19854      2.85%     29.73% |       28766      4.13%     33.86% |       40771      5.86%     39.72% |       47100      6.77%     46.48% |       69125      9.93%     56.41% |      303466     43.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       696214                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      4.35%      4.35% |           0      0.00%      4.35% |          22     95.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Load::total           23                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own |        3567      0.20%      0.20% |         289      0.02%      0.21% |       11091      0.61%      0.82% |       22357      1.23%      2.06% |       48409      2.67%      4.73% |      104254      5.75%     10.47% |      151460      8.35%     18.82% |      201358     11.10%     29.92% |     1271219     70.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own::total      1814004                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |        1251     42.34%     42.34% |          80      2.71%     45.04% |         116      3.93%     48.97% |         150      5.08%     54.04% |         214      7.24%     61.29% |         277      9.37%     70.66% |         340     11.51%     82.17% |         316     10.69%     92.86% |         211      7.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total         2955                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |        4818      0.27%      0.27% |         369      0.02%      0.29% |       11207      0.62%      0.90% |       22507      1.24%      2.14% |       48623      2.68%      4.82% |      104531      5.75%     10.57% |      151799      8.36%     18.93% |      201674     11.10%     30.03% |     1271331     69.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total      1816859                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck |          42      1.72%      1.72% |           7      0.29%      2.01% |           5      0.20%      2.21% |           2      0.08%      2.29% |           2      0.08%      2.37% |          28      1.15%      3.52% |          67      2.74%      6.26% |          66      2.70%      8.96% |        2224     91.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck::total         2443                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own |        1438     32.65%     32.65% |           1      0.02%     32.67% |           1      0.02%     32.70% |           1      0.02%     32.72% |          10      0.23%     32.95% |          34      0.77%     33.72% |          62      1.41%     35.13% |          63      1.43%     36.56% |        2794     63.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own::total         4404                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |         464     44.23%     44.23% |         203     19.35%     63.58% |         137     13.06%     76.64% |          15      1.43%     78.07% |          11      1.05%     79.12% |          11      1.05%     80.17% |         108     10.30%     90.47% |          81      7.72%     98.19% |          19      1.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total         1049                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |        1860     61.79%     61.79% |         197      6.54%     68.34% |         133      4.42%     72.76% |          14      0.47%     73.22% |          19      0.63%     73.85% |          17      0.56%     74.42% |         103      3.42%     77.84% |          78      2.59%     80.43% |         589     19.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total         3010                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.WriteBack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.WriteBack::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |         347      2.30%      2.30% |         587      3.90%      6.20% |         767      5.09%     11.30% |         895      5.94%     17.24% |         920      6.11%     23.35% |        1016      6.75%     30.09% |        1239      8.23%     38.32% |        1286      8.54%     46.86% |        8002     53.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total        15059                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own |         304      2.91%      2.91% |           4      0.04%      2.95% |          24      0.23%      3.18% |          27      0.26%      3.44% |         117      1.12%      4.56% |         341      3.26%      7.82% |         368      3.52%     11.34% |         607      5.81%     17.15% |        8657     82.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own::total        10449                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |         595      7.48%      7.48% |        1217     15.30%     22.78% |        1174     14.76%     37.55% |        1003     12.61%     50.16% |         972     12.22%     62.38% |         840     10.56%     72.94% |        1133     14.25%     87.19% |         962     12.10%     99.28% |          57      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total         7953                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |         552     16.53%     16.53% |         634     18.98%     35.51% |         431     12.90%     48.41% |         135      4.04%     52.46% |         169      5.06%     57.51% |         165      4.94%     62.46% |         262      7.84%     70.30% |         283      8.47%     78.77% |         709     21.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total         3340                       (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L1_Replacement::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L0_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM_IL0.L0_Ack::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        2392628      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX         352715      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE         3034      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX         696214      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement            4      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data        314436      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack              4      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          89764      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean        22869      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock         112633      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock       855818      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS        52671      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       261767      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS      1779922      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         2674      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE         3034      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS       447400      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX        79480      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement            4      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS       112633      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         8794      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX       696214      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack            4      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data        52669      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       261767      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock         5708      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock       850110      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data        89651      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean        22792      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock          190      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data          113      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           77      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock       112443      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples    625662942                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.181567                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.033575                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     2.644904                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |   625661231    100.00%    100.00% |        1293      0.00%    100.00% |          73      0.00%    100.00% |         131      0.00%    100.00% |         213      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total    625662942                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples    616757070                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.005865                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |   616757065    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total    616757070                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      8905872                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    13.755569                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    10.175615                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    18.195169                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |     8904161     99.98%     99.98% |        1293      0.01%    100.00% |          73      0.00%    100.00% |         131      0.00%    100.00% |         213      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      8905872                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    281845687                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.100724                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.016579                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     4.037601                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   281772511     99.97%     99.97% |       68558      0.02%    100.00% |        3258      0.00%    100.00% |         220      0.00%    100.00% |         152      0.00%    100.00% |         169      0.00%    100.00% |         182      0.00%    100.00% |         259      0.00%    100.00% |         319      0.00%    100.00% |          59      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    281845687                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    280756254                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.011101                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.007545                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.239229                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   280755905    100.00%    100.00% |         344      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    280756254                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples      1089433                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    24.197455                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    10.142836                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    60.557832                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |     1016606     93.32%     93.32% |       68214      6.26%     99.58% |        3256      0.30%     99.88% |         220      0.02%     99.90% |         152      0.01%     99.91% |         169      0.02%     99.93% |         181      0.02%     99.94% |         259      0.02%     99.97% |         317      0.03%     99.99% |          59      0.01%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total      1089433                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    464490506                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.107607                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.028424                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     1.309664                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   464489933    100.00%    100.00% |         532      0.00%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |          28      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    464490506                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    458284545                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   458284545    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    458284545                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples      6205961                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean     9.053956                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean     8.147712                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev     8.023563                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |     6205388     99.99%     99.99% |         532      0.01%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00% |          28      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total      6205961                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples      2490063                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.078224                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.018808                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     1.391680                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |     2489981    100.00%    100.00% |          50      0.00%    100.00% |           6      0.00%    100.00% |          23      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total      2490063                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples      2469171                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.001710                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000598                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.225735                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |     2469112    100.00%    100.00% |          58      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total      2469171                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        20892                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    10.121147                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean     8.586425                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    11.931342                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       20811     99.61%     99.61% |          50      0.24%     99.85% |           6      0.03%     99.88% |          22      0.11%     99.99% |           2      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        20892                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples         5008                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    10.933706                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     2.212923                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    20.329393                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |        4023     80.33%     80.33% |         974     19.45%     99.78% |          10      0.20%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total         5008                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples         3970                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        3970    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total         3970                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples         1038                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    48.926782                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    46.168559                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    13.146839                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          53      5.11%      5.11% |         974     93.83%     98.94% |          10      0.96%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           1      0.10%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total         1038                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples         5008                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |        5008    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total         5008                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples         5008                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |        5008    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total         5008                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count       314438                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000343                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count       314442                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000356                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time      5893500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time    18.742725                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count       314440                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000343                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count       314440                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000479                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.fullyBusyCycles               1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::samples       301052                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::mean     0.993137                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::stdev     0.082556                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0          2066      0.69%      0.69% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::1        298986     99.31%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total       301052                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits     12989865                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses       103717                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses     13093582                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits     10315442                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses        21500                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses     10336942                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count       301052                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.000746                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferFromL1.m_stall_time     40908272                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferFromL1.m_avg_stall_time   135.884405                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count       577326                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.001084                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time    157411072                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_stall_count         5310                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time   272.655436                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count     23430524                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.015061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_time     14146104                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_count          557                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_avg_stall_time     0.603747                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_msg_count       198255                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_buf_msgs     0.000127                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved       108527                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams         5416                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested       198255                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits       160533                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits        16451                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed         4853                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples       781484                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::mean     0.991752                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::stdev     0.090445                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0          6446      0.82%      0.82% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::1        775038     99.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total       781484                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits     65202002                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses        55725                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses     65257727                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits     39754302                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses       407581                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses     40161883                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count       781484                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs     0.001934                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferFromL1.m_stall_time    104759812                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferFromL1.m_avg_stall_time   134.052408                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count       929447                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.001692                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time    229053340                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_stall_count          294                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time   246.440453                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count    105419610                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.067627                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.mandatoryQueue.m_stall_time       200802                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_avg_stall_time     0.001905                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetchQueue.m_msg_count       370004                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.prefetchQueue.m_buf_msgs     0.000237                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved       457420                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams        33279                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested       370004                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits       235108                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits         5612                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed        11062                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples      1933515                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::mean     0.991813                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::stdev     0.090112                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0         15830      0.82%      0.82% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::1       1917685     99.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total      1933515                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits     96070125                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses       344788                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses     96414913                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits     54396314                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses       777868                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses     55174182                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count      1933515                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs     0.004779                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferFromL1.m_stall_time    256941166                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferFromL1.m_avg_stall_time   132.888116                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count      2168401                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.003995                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time    555829456                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_stall_count        11116                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time   256.331489                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count    151589095                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.097246                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.mandatoryQueue.m_stall_time       732060                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.mandatoryQueue.m_stall_count           14                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_avg_stall_time     0.004829                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetchQueue.m_msg_count       897563                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.prefetchQueue.m_buf_msgs     0.000576                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved      1107015                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams        72600                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested       897563                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits       602726                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits        15523                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed        14822                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples      2408394                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::mean     0.991830                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::stdev     0.090017                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0         19676      0.82%      0.82% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::1       2388718     99.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total      2408394                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits    103546206                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses       786247                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses    104332453                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits     55451508                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses       792550                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses     56244058                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count      2408394                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs     0.005956                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferFromL1.m_stall_time    321461642                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferFromL1.m_avg_stall_time   133.475520                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count      2669280                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.004937                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time    693114318                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_stall_count        22385                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time   259.663399                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count    160576511                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.103009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.mandatoryQueue.m_stall_time         1470                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_avg_stall_time     0.000009                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_msg_count       914784                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_buf_msgs     0.000587                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved      1563033                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams        72141                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested       914784                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits       622208                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits        15660                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed        15010                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.delayHistogram::samples      2884527                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::mean     0.992026                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::stdev     0.088942                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::0         23002      0.80%      0.80% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::1       2861525     99.20%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::total      2884527                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_hits    114021712                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_misses      1174305                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_accesses    115196017                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_hits     58591444                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_misses       834268                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_accesses     59425712                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.bufferFromL1.m_msg_count      2884527                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferFromL1.m_buf_msgs     0.007135                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferFromL1.m_stall_time    385535714                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferFromL1.m_avg_stall_time   133.656476                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.bufferToL1.m_msg_count      3209649                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferToL1.m_buf_msgs     0.006017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferToL1.m_stall_time    870486776                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferToL1.m_stall_count        48537                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl4.bufferToL1.m_avg_stall_time   271.209337                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.mandatoryQueue.m_msg_count    174621729                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_buf_msgs     0.112020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.mandatoryQueue.m_stall_time       184338                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_avg_stall_time     0.001056                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_msg_count       938806                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_buf_msgs     0.000602                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissObserved      1992579                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams        73990                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested       938806                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numHits       638404                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPartialHits        15903                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed        15007                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.delayHistogram::samples      3362480                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::mean     0.992088                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::stdev     0.088595                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::0         26603      0.79%      0.79% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::1       3335877     99.21%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::total      3362480                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_hits    122289888                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_misses      1564866                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_accesses    123854754                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_hits     60424470                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_misses       862217                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_accesses     61286687                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.bufferFromL1.m_msg_count      3362480                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferFromL1.m_buf_msgs     0.008318                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferFromL1.m_stall_time    449881632                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferFromL1.m_avg_stall_time   133.794590                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.bufferToL1.m_msg_count      3745659                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferToL1.m_buf_msgs     0.007222                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferToL1.m_stall_time   1107308986                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferToL1.m_stall_count       104631                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl5.bufferToL1.m_avg_stall_time   295.624611                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.mandatoryQueue.m_msg_count    185141441                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_buf_msgs     0.118768                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.mandatoryQueue.m_stall_time          882                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_avg_stall_time     0.000005                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.prefetchQueue.m_msg_count       946672                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.prefetchQueue.m_buf_msgs     0.000607                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissObserved      2409918                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams        74902                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested       946672                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numHits       642102                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPartialHits        17057                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed        15368                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.delayHistogram::samples      3764792                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::mean     0.992139                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::stdev     0.088315                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::0         29596      0.79%      0.79% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::1       3735196     99.21%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::total      3764792                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_hits    132631808                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_misses      1879000                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_accesses    134510808                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_hits     63301259                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_misses       888993                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_accesses     64190252                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.bufferFromL1.m_msg_count      3764792                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferFromL1.m_buf_msgs     0.009314                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferFromL1.m_stall_time    503634804                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferFromL1.m_avg_stall_time   133.774935                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.bufferToL1.m_msg_count      4195766                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferToL1.m_buf_msgs     0.008233                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferToL1.m_stall_time   1306275674                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferToL1.m_stall_count       151892                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl6.bufferToL1.m_avg_stall_time   311.331870                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.mandatoryQueue.m_msg_count    198701060                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_buf_msgs     0.127468                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.mandatoryQueue.m_stall_time       966378                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_avg_stall_time     0.004863                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.prefetchQueue.m_msg_count       965687                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.prefetchQueue.m_buf_msgs     0.000619                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissObserved      2749958                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams        76703                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested       965687                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numHits       653339                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPartialHits        17909                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed        15455                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.delayHistogram::samples      3855191                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::mean     0.992128                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::stdev     0.088376                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::0         30349      0.79%      0.79% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::1       3824842     99.21%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::total      3855191                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_hits    127249615                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_misses      1945569                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_accesses    129195184                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_hits     60813656                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_misses       872708                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_accesses     61686364                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.bufferFromL1.m_msg_count      3855191                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferFromL1.m_buf_msgs     0.009535                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferFromL1.m_stall_time    514910742                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferFromL1.m_avg_stall_time   133.562965                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.bufferToL1.m_msg_count      4323967                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferToL1.m_buf_msgs     0.008682                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferToL1.m_stall_time   1436453438                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferToL1.m_stall_count       202030                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl7.bufferToL1.m_avg_stall_time   332.207308                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.mandatoryQueue.m_msg_count    190881548                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.mandatoryQueue.m_buf_msgs     0.122450                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.prefetchQueue.m_msg_count       953605                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.prefetchQueue.m_buf_msgs     0.000612                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissObserved      2800882                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams        75702                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested       953605                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numHits       645753                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPartialHits        17275                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed        15221                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.delayHistogram::samples      4681940                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::mean     0.745847                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::stdev     0.435384                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::0       1189931     25.42%     25.42% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::1       3492009     74.58%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::total      4681940                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_hits    125990252                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_misses      2163018                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_accesses    128153270                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_hits     55236150                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_misses       748276                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_accesses     55984426                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.bufferFromL1.m_msg_count      4681940                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferFromL1.m_buf_msgs     0.011708                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferFromL1.m_stall_time    684039500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferFromL1.m_avg_stall_time   146.101723                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.bufferToL1.m_msg_count      5437184                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferToL1.m_buf_msgs     0.017733                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferToL1.m_stall_time   3777527100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferToL1.m_stall_count      1282772                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl8.bufferToL1.m_avg_stall_time   694.758003                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.mandatoryQueue.m_msg_count    184137696                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_buf_msgs     0.160714                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.mandatoryQueue.m_stall_time       531600                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.mandatoryQueue.m_stall_count           31                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_avg_stall_time     0.002887                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.prefetchQueue.m_msg_count       621265                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.prefetchQueue.m_buf_msgs     0.000542                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissObserved      2866923                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams        54915                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested       621265                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numHits       365515                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPartialHits        44290                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed        16884                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples       368856                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.711438                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     5.173323                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15       363287     98.49%     98.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31         3097      0.84%     99.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47         1215      0.33%     99.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63          591      0.16%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79          360      0.10%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95          172      0.05%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-111           92      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::112-127           31      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-143           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::144-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total       368856                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits       100762                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses       192673                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses       293435                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count        12727                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time      4620000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count         2310                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time   363.007779                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count       355768                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.000776                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count       356129                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.000389                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count        19378                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count       190686                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.000208                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples        66744                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.271815                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.257427                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15        66416     99.51%     99.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31          212      0.32%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47           92      0.14%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63           15      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79            7      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        66744                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits       743478                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses        36212                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses       779690                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count        21168                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time      3000000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count         1500                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time   141.723356                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count        44907                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.000098                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count        45576                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count        39239                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count        35956                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.delayHistogram::samples        93746                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.506816                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     3.893489                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15        92627     98.81%     98.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31          690      0.74%     99.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          241      0.26%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63          109      0.12%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79           68      0.07%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::80-95            7      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-111            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total        93746                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits      1863652                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses        57320                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses      1920972                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count        20397                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time      2854000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count         1427                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time   139.922538                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count        72662                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.000159                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count        73349                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count        38737                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count        55563                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples       111107                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.491616                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     3.779314                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15       109961     98.97%     98.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31          687      0.62%     99.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47          266      0.24%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          103      0.09%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79           68      0.06%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95           12      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-111            4      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::112-127            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total       111107                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits      2312397                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses        72444                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses      2384841                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count        17317                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time      2336000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count         1168                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time   134.896345                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count        92298                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.000201                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count        93790                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count        32551                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.000071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count        55725                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples       153454                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean     0.456111                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev     3.508848                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-15       152077     99.10%     99.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::16-31          903      0.59%     99.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-47          271      0.18%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::48-63          108      0.07%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-79           50      0.03%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::80-95           21      0.01%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-111           12      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::112-127           10      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-143            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total       153454                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_hits      2727046                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_misses       107748                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_accesses      2834794                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_msg_count        15675                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL2.m_stall_time      2394000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_stall_count         1197                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.requestFromL2.m_avg_stall_time   152.727273                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL2.m_msg_count       136514                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL2.m_buf_msgs     0.000298                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL2.m_msg_count       137779                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL2.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL2.m_msg_count        30283                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL2.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.unblockToL2.m_msg_count        60403                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockToL2.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples       229133                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean     0.411630                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     3.269113                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-15       227584     99.32%     99.32% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::16-31         1023      0.45%     99.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-47          279      0.12%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::48-63          101      0.04%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-79           80      0.03%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::80-95           37      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-111           13      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::112-127            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-143            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::144-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total       229133                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_hits      3082794                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_misses       173929                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_accesses      3256723                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_msg_count        13284                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL2.m_stall_time      2256000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_stall_count         1128                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.requestFromL2.m_avg_stall_time   169.828365                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL2.m_msg_count       214700                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL2.m_buf_msgs     0.000468                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL2.m_msg_count       215849                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL2.m_buf_msgs     0.000235                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL2.m_msg_count        25433                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL2.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.unblockToL2.m_msg_count        70609                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockToL2.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples       296234                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean     0.450806                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev     3.374939                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-31       295578     99.78%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-63          480      0.16%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-95          121      0.04%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-127           37      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-159           14      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::160-191            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total       296234                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_hits      3380335                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_misses       230987                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_accesses      3611322                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_msg_count        17035                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL2.m_stall_time      3162000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_stall_count         1581                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.requestFromL2.m_avg_stall_time   185.617846                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL2.m_msg_count       278087                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL2.m_buf_msgs     0.000607                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL2.m_msg_count       279199                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL2.m_buf_msgs     0.000305                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL2.m_msg_count        33142                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL2.m_buf_msgs     0.000072                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.unblockToL2.m_msg_count        78436                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockToL2.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples       380907                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean     0.390731                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev     2.758768                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31       380358     99.86%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63          447      0.12%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95           76      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127           15      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total       380907                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_hits      3354077                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_misses       297727                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_accesses      3651804                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_msg_count        12617                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL2.m_stall_time      2718000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_stall_count         1359                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.requestFromL2.m_avg_stall_time   215.423635                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL2.m_msg_count       366852                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL2.m_buf_msgs     0.000800                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL2.m_msg_count       368290                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL2.m_buf_msgs     0.000402                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL2.m_msg_count        23687                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL2.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.unblockToL2.m_msg_count        99061                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockToL2.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples      1884933                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean     0.825399                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev     3.225367                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-31      1882585     99.88%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-63         2330      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-95           18      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total      1884933                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_hits      1819748                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_misses      1579335                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_accesses      3399083                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_msg_count          757                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL2.m_stall_time       609000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_stall_count          287                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.requestFromL2.m_avg_stall_time   804.491413                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL2.m_msg_count      1882801                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL2.m_buf_msgs     0.004108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL2.m_msg_count      1884176                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL2.m_buf_msgs     0.002056                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL2.m_msg_count         1160                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL2.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.unblockToL2.m_msg_count       322012                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockToL2.m_buf_msgs     0.000351                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.delayHistogram::samples      4840113                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     0.865373                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     2.973851                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-31      4835848     99.91%     99.91% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-63         3880      0.08%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-95          339      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-127           38      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-159            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total      4840113                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count       314438                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000686                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       127135                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count      3444589                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.003758                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.002032                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits      2312510                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses       435865                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses      2748375                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count      3323164                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.006145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count       427073                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000466                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count       968451                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control         9188439                       (Unspecified)
system.ruby.network.msg_byte.Control         73507512                       (Unspecified)
system.ruby.network.msg_count.Request_Control       389089                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      3112712                       (Unspecified)
system.ruby.network.msg_count.Response_Data      9517236                       (Unspecified)
system.ruby.network.msg_byte.Response_Data    685240992                       (Unspecified)
system.ruby.network.msg_count.Response_Control      5031759                       (Unspecified)
system.ruby.network.msg_byte.Response_Control     40254072                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data       888963                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data     64005336                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control      1199679                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control      9597432                       (Unspecified)
system.ruby.network.int_links16.buffers0.m_msg_count       355768                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers0.m_buf_msgs     0.000388                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers1.m_msg_count        19378                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers2.m_msg_count       190686                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers2.m_buf_msgs     0.000208                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers0.m_msg_count        44907                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers0.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers1.m_msg_count        39239                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers1.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers2.m_msg_count        35956                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers2.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers0.m_msg_count        72662                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers0.m_buf_msgs     0.000079                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers1.m_msg_count        38737                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers1.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers2.m_msg_count        55563                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers2.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers0.m_msg_count        92298                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers0.m_buf_msgs     0.000101                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers1.m_msg_count        32551                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers1.m_buf_msgs     0.000036                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers2.m_msg_count        55725                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers2.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers0.m_msg_count       136514                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers0.m_buf_msgs     0.000149                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers1.m_msg_count        30283                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers1.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers2.m_msg_count        60403                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers2.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers0.m_msg_count       214700                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers0.m_buf_msgs     0.000234                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers1.m_msg_count        25433                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers1.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers2.m_msg_count        70609                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers2.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers0.m_msg_count       278087                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers0.m_buf_msgs     0.000303                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers1.m_msg_count        33142                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers1.m_buf_msgs     0.000036                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers2.m_msg_count        78436                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers2.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers0.m_msg_count       366852                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers0.m_buf_msgs     0.000400                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers1.m_msg_count        23687                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers1.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers2.m_msg_count        99061                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers2.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers0.m_msg_count      1882801                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers0.m_buf_msgs     0.002054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers1.m_msg_count         1160                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers2.m_msg_count       322012                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers2.m_buf_msgs     0.000351                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers0.m_msg_count       314438                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers0.m_buf_msgs     0.000343                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers1.m_msg_count      3323164                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers1.m_buf_msgs     0.003626                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers2.m_msg_count       127135                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers2.m_buf_msgs     0.000139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links33.buffers1.m_msg_count       314440                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links33.buffers1.m_buf_msgs     0.000343                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers1.m_msg_count       356129                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers1.m_buf_msgs     0.000389                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers2.m_msg_count        12727                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers1.m_msg_count        45576                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers1.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers2.m_msg_count        21168                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers2.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers1.m_msg_count        73349                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers1.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers2.m_msg_count        20397                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers1.m_msg_count        93790                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers1.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers2.m_msg_count        17317                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers1.m_msg_count       137779                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers1.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers2.m_msg_count        15675                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers1.m_msg_count       215849                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers1.m_buf_msgs     0.000235                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers2.m_msg_count        13284                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers1.m_msg_count       279199                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers1.m_buf_msgs     0.000305                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers2.m_msg_count        17035                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers1.m_msg_count       368290                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers1.m_buf_msgs     0.000402                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers2.m_msg_count        12617                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers1.m_msg_count      1884176                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers1.m_buf_msgs     0.002056                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers2.m_msg_count          757                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers0.m_msg_count      3444589                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers0.m_buf_msgs     0.003758                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers1.m_msg_count       427073                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers1.m_buf_msgs     0.000466                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers2.m_msg_count       968451                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers2.m_buf_msgs     0.001057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers0.m_msg_count       314438                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers0.m_buf_msgs     0.000343                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers1.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.percent_links_utilized     0.092734                       (Unspecified)
system.ruby.network.routers16.msg_count.Control::0       192673                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Control::0      1541384                       (Unspecified)
system.ruby.network.routers16.msg_count.Request_Control::2        12727                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Request_Control::2       101816                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Data::1       208426                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Data::1     15006672                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::1       167081                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::2       190686                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::1      1336648                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::2      1525488                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Data::0        99741                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Data::0      7181352                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Control::0        63354                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Control::0       506832                       (Unspecified)
system.ruby.network.routers16.port_buffers1.m_msg_count       356129                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers1.m_buf_msgs     0.000389                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers2.m_msg_count        12727                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_msg_count       355768                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers3.m_buf_msgs     0.000972                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_stall_time    267623500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers3.m_avg_stall_time   752.241629                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers4.m_msg_count        19378                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers4.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers4.m_stall_time     19158000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers4.m_avg_stall_time   988.646919                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers5.m_msg_count       190686                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers5.m_buf_msgs     0.000208                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers5.m_stall_time        20000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers5.m_avg_stall_time     0.104884                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.throttle00.acc_link_utilization       954084                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle00.link_utilization     0.104089                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle00.total_msg_count       368856                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle00.total_msg_bytes     15265344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_data_msg_bytes     12314496                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle00.total_bw_sat_cy       769730                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.msg_count.Request_Control::2        12727                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Request_Control::2       101816                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Data::1       192414                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Data::1     13853808                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Control::1       163715                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Control::1      1309720                       (Unspecified)
system.ruby.network.routers16.throttle01.acc_link_utilization       745928                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle01.link_utilization     0.081379                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle01.total_msg_count       565832                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle01.total_msg_bytes     11934848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_data_msg_bytes      7408192                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_msg_wait_time    286801500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle01.total_bw_sat_cy       483048                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle01.avg_msg_wait_time   506.866879                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle01.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.msg_count.Control::0       192673                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Control::0      1541384                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Data::1        16012                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Data::1      1152864                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::1         3366                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::2       190686                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::1        26928                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::2      1525488                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Data::0        99741                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Data::0      7181352                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Control::0        63354                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Control::0       506832                       (Unspecified)
system.ruby.network.routers17.percent_links_utilized     0.022602                       (Unspecified)
system.ruby.network.routers17.msg_count.Control::0        36212                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Control::0       289696                       (Unspecified)
system.ruby.network.routers17.msg_count.Request_Control::2        21168                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Request_Control::2       169344                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Data::1        74110                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Data::1      5335920                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::1        10705                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::2        35956                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::1        85640                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::2       287648                       (Unspecified)
system.ruby.network.routers17.msg_count.Writeback_Data::0         6121                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Writeback_Data::0       440712                       (Unspecified)
system.ruby.network.routers17.msg_count.Writeback_Control::0         2574                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Writeback_Control::0        20592                       (Unspecified)
system.ruby.network.routers17.port_buffers1.m_msg_count        45576                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers1.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers2.m_msg_count        21168                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers2.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_msg_count        44907                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers3.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_stall_time     17607500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers3.m_avg_stall_time   392.088093                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers4.m_msg_count        39239                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers4.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers4.m_stall_time     51018500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers4.m_avg_stall_time  1300.198782                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers5.m_msg_count        35956                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers5.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers5.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers5.m_avg_stall_time     0.013906                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.throttle00.acc_link_utilization       176636                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle00.link_utilization     0.019271                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle00.total_msg_count        66744                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle00.total_msg_bytes      2826176                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_data_msg_bytes      2292224                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle00.total_bw_sat_cy       143265                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.msg_count.Request_Control::2        21168                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Request_Control::2       169344                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Data::1        35816                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Data::1      2578752                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Control::1         9760                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Control::1        78080                       (Unspecified)
system.ruby.network.routers17.throttle01.acc_link_utilization       237711                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle01.link_utilization     0.025934                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle01.total_msg_count       120102                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle01.total_msg_bytes      3803376                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_data_msg_bytes      2842560                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_msg_wait_time     68626500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle01.total_bw_sat_cy       180453                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle01.avg_msg_wait_time   571.401808                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.msg_count.Control::0        36212                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Control::0       289696                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Data::1        38294                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Data::1      2757168                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::1          945                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::2        35956                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::1         7560                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::2       287648                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Writeback_Data::0         6121                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Writeback_Data::0       440712                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Writeback_Control::0         2574                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Writeback_Control::0        20592                       (Unspecified)
system.ruby.network.routers18.percent_links_utilized     0.029881                       (Unspecified)
system.ruby.network.routers18.msg_count.Control::0        57320                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Control::0       458560                       (Unspecified)
system.ruby.network.routers18.msg_count.Request_Control::2        20397                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Request_Control::2       163176                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Data::1        94895                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Data::1      6832440                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::1        17191                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::2        55563                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::1       137528                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::2       444504                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Data::0         9464                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Data::0       681408                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Control::0         5878                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Control::0        47024                       (Unspecified)
system.ruby.network.routers18.port_buffers1.m_msg_count        73349                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers1.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers2.m_msg_count        20397                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_msg_count        72662                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers3.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_stall_time     22847000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers3.m_avg_stall_time   314.428450                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers4.m_msg_count        38737                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers4.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers4.m_stall_time     43789500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers4.m_avg_stall_time  1130.430854                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers5.m_msg_count        55563                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers5.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.throttle00.acc_link_utilization       274741                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle00.link_utilization     0.029974                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle00.total_msg_count        93746                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle00.total_msg_bytes      4395856                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_data_msg_bytes      3645888                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle00.total_bw_sat_cy       227873                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.msg_count.Request_Control::2        20397                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Request_Control::2       163176                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Data::1        56967                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Data::1      4101624                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Control::1        16382                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Control::1       131056                       (Unspecified)
system.ruby.network.routers18.throttle01.acc_link_utilization       273049                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle01.link_utilization     0.029789                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle01.total_msg_count       166962                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle01.total_msg_bytes      4368784                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_data_msg_bytes      3033088                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_msg_wait_time     66636500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle01.total_bw_sat_cy       191566                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle01.avg_msg_wait_time   399.111774                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.msg_count.Control::0        57320                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Control::0       458560                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Data::1        37928                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Data::1      2730816                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::1          809                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::2        55563                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::1         6472                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::2       444504                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Data::0         9464                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Data::0       681408                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Control::0         5878                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Control::0        47024                       (Unspecified)
system.ruby.network.routers19.percent_links_utilized     0.033269                       (Unspecified)
system.ruby.network.routers19.msg_count.Control::0        72444                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Control::0       579552                       (Unspecified)
system.ruby.network.routers19.msg_count.Request_Control::2        17317                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Request_Control::2       138536                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Data::1       103656                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Data::1      7463232                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::1        22685                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::2        55725                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::1       181480                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::2       445800                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Data::0        12355                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Data::0       889560                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Control::0         7499                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Control::0        59992                       (Unspecified)
system.ruby.network.routers19.port_buffers1.m_msg_count        93790                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers1.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers2.m_msg_count        17317                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_msg_count        92298                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers3.m_buf_msgs     0.000162                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_stall_time     28304000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers3.m_avg_stall_time   306.658866                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers4.m_msg_count        32551                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers4.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers4.m_stall_time     33111500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers4.m_avg_stall_time  1017.219133                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers5.m_msg_count        55725                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers5.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers5.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers5.m_avg_stall_time     0.008973                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.throttle00.acc_link_utilization 343657.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle00.link_utilization     0.037492                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle00.total_msg_count       111107                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle00.total_msg_bytes      5498520                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_data_msg_bytes      4609664                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle00.total_bw_sat_cy       288104                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.msg_count.Request_Control::2        17317                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Request_Control::2       138536                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Data::1        72026                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Data::1      5185872                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Control::1        21764                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Control::1       174112                       (Unspecified)
system.ruby.network.routers19.throttle01.acc_link_utilization       266227                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle01.link_utilization     0.029045                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle01.total_msg_count       180574                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle01.total_msg_bytes      4259632                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_data_msg_bytes      2815040                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_msg_wait_time     61416000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle01.total_bw_sat_cy       177639                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle01.avg_msg_wait_time   340.115410                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.msg_count.Control::0        72444                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Control::0       579552                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Data::1        31630                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Data::1      2277360                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::1          921                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::2        55725                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::1         7368                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::2       445800                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Data::0        12355                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Data::0       889560                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Control::0         7499                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Control::0        59992                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.percent_links_utilized     0.043584                       (Unspecified)
system.ruby.network.routers20.msg_count.Control::0       107748                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Control::0       861984                       (Unspecified)
system.ruby.network.routers20.msg_count.Request_Control::2        15675                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Request_Control::2       125400                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Data::1       137009                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Data::1      9864648                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::1        31053                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::2        60403                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::1       248424                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::2       483224                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Data::0        15155                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Data::0      1091160                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Control::0        13611                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Control::0       108888                       (Unspecified)
system.ruby.network.routers20.port_buffers1.m_msg_count       137779                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers1.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers2.m_msg_count        15675                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_msg_count       136514                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers3.m_buf_msgs     0.000223                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_stall_time     34007000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers3.m_avg_stall_time   249.109981                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers4.m_msg_count        30283                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers4.m_buf_msgs     0.000104                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers4.m_stall_time     32461000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers4.m_avg_stall_time  1071.921540                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers5.m_msg_count        60403                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers5.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers5.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers5.m_avg_stall_time     0.016555                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.throttle00.acc_link_utilization       505971                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle00.link_utilization     0.055200                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle00.total_msg_count       153454                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle00.total_msg_bytes      8095536                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_data_msg_bytes      6867904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle00.total_bw_sat_cy       429248                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.msg_count.Request_Control::2        15675                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Request_Control::2       125400                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Data::1       107311                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Data::1      7726392                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Control::1        30468                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Control::1       243744                       (Unspecified)
system.ruby.network.routers20.throttle01.acc_link_utilization       293012                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle01.link_utilization     0.031967                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle01.total_msg_count       227200                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle01.total_msg_bytes      4688192                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_data_msg_bytes      2870592                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_msg_wait_time     66469000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle01.total_bw_sat_cy       181568                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle01.avg_msg_wait_time   292.557218                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.msg_count.Control::0       107748                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Control::0       861984                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Data::1        29698                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Data::1      2138256                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::1          585                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::2        60403                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::1         4680                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::2       483224                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Data::0        15155                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Data::0      1091160                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Control::0        13611                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Control::0       108888                       (Unspecified)
system.ruby.network.routers21.percent_links_utilized     0.062117                       (Unspecified)
system.ruby.network.routers21.msg_count.Control::0       173929                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Control::0      1391432                       (Unspecified)
system.ruby.network.routers21.msg_count.Request_Control::2        13284                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Request_Control::2       106272                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Data::1       198235                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Data::1     14272920                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::1        43047                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::2        70609                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::1       344376                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::2       564872                       (Unspecified)
system.ruby.network.routers21.msg_count.Writeback_Data::0        18964                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Writeback_Data::0      1365408                       (Unspecified)
system.ruby.network.routers21.msg_count.Writeback_Control::0        21807                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Writeback_Control::0       174456                       (Unspecified)
system.ruby.network.routers21.port_buffers1.m_msg_count       215849                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers1.m_buf_msgs     0.000235                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers2.m_msg_count        13284                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_msg_count       214700                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers3.m_buf_msgs     0.000325                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_stall_time     41519500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers3.m_avg_stall_time   193.383791                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers4.m_msg_count        25433                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers4.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers4.m_stall_time     26718500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers4.m_avg_stall_time  1050.544568                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers5.m_msg_count        70609                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers5.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.throttle00.acc_link_utilization 808754.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle00.link_utilization     0.088234                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle00.total_msg_count       229133                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle00.total_msg_bytes     12940072                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_data_msg_bytes     11107008                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle00.total_bw_sat_cy       694191                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.msg_count.Request_Control::2        13284                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Request_Control::2       106272                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Data::1       173547                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Data::1     12495384                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Control::1        42302                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Control::1       338416                       (Unspecified)
system.ruby.network.routers21.throttle01.acc_link_utilization       329979                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle01.link_utilization     0.036000                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle01.total_msg_count       310742                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle01.total_msg_bytes      5279664                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_data_msg_bytes      2793728                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_msg_wait_time     68238000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle01.total_bw_sat_cy       177008                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle01.avg_msg_wait_time   219.596965                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.msg_count.Control::0       173929                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Control::0      1391432                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Data::1        24688                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Data::1      1777536                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::1          745                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::2        70609                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::1         5960                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::2       564872                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Writeback_Data::0        18964                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Writeback_Data::0      1365408                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Writeback_Control::0        21807                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Writeback_Control::0       174456                       (Unspecified)
system.ruby.network.routers22.percent_links_utilized     0.080095                       (Unspecified)
system.ruby.network.routers22.msg_count.Control::0       230987                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Control::0      1847896                       (Unspecified)
system.ruby.network.routers22.msg_count.Request_Control::2        17035                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Request_Control::2       136280                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Data::1       263158                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Data::1     18947376                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::1        49183                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::2        78436                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::1       393464                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::2       627488                       (Unspecified)
system.ruby.network.routers22.msg_count.Writeback_Data::0        18183                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Writeback_Data::0      1309176                       (Unspecified)
system.ruby.network.routers22.msg_count.Writeback_Control::0        28917                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Writeback_Control::0       231336                       (Unspecified)
system.ruby.network.routers22.port_buffers1.m_msg_count       279199                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers1.m_buf_msgs     0.000305                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers2.m_msg_count        17035                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_msg_count       278087                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers3.m_buf_msgs     0.000391                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_stall_time     40259500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers3.m_avg_stall_time   144.773039                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers4.m_msg_count        33142                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers4.m_buf_msgs     0.000112                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers4.m_stall_time     34900500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers4.m_avg_stall_time  1053.059562                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers5.m_msg_count        78436                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers5.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers5.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers5.m_avg_stall_time     0.006375                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.throttle00.acc_link_utilization      1070765                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle00.link_utilization     0.116818                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle00.total_msg_count       296234                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle00.total_msg_bytes     17132240                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_data_msg_bytes     14762368                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle00.total_bw_sat_cy       922651                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.msg_count.Request_Control::2        17035                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Request_Control::2       136280                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Data::1       230662                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Data::1     16607664                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Control::1        48537                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Control::1       388296                       (Unspecified)
system.ruby.network.routers22.throttle01.acc_link_utilization 397548.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle01.link_utilization     0.043372                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle01.total_msg_count       389665                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle01.total_msg_bytes      6360776                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_data_msg_bytes      3243456                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_msg_wait_time     75160500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle01.total_bw_sat_cy       205649                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle01.avg_msg_wait_time   192.884914                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.msg_count.Control::0       230987                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Control::0      1847896                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Data::1        32496                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Data::1      2339712                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::1          646                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::2        78436                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::1         5168                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::2       627488                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Writeback_Data::0        18183                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Writeback_Data::0      1309176                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Writeback_Control::0        28917                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Writeback_Control::0       231336                       (Unspecified)
system.ruby.network.routers23.percent_links_utilized     0.098841                       (Unspecified)
system.ruby.network.routers23.msg_count.Control::0       297727                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Control::0      2381816                       (Unspecified)
system.ruby.network.routers23.msg_count.Request_Control::2        12617                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Request_Control::2       100936                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Data::1       319907                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Data::1     23033304                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::1        72070                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::2        99061                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::1       576560                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::2       792488                       (Unspecified)
system.ruby.network.routers23.msg_count.Writeback_Data::0        24273                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Writeback_Data::0      1747656                       (Unspecified)
system.ruby.network.routers23.msg_count.Writeback_Control::0        44852                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Writeback_Control::0       358816                       (Unspecified)
system.ruby.network.routers23.port_buffers1.m_msg_count       368290                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers1.m_buf_msgs     0.000402                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers2.m_msg_count        12617                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_msg_count       366852                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers3.m_buf_msgs     0.000515                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_stall_time     52784000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers3.m_avg_stall_time   143.883637                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers4.m_msg_count        23687                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers4.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers4.m_stall_time     23662000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers4.m_avg_stall_time   998.944569                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers5.m_msg_count        99061                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers5.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers5.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers5.m_avg_stall_time     0.010095                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.throttle00.acc_link_utilization 1380173.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle00.link_utilization     0.150574                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle00.total_msg_count       380907                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle00.total_msg_bytes     22082776                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_data_msg_bytes     19035520                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle00.total_bw_sat_cy      1189725                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.msg_count.Request_Control::2        12617                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Request_Control::2       100936                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Data::1       297430                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Data::1     21414960                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Control::1        70860                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Control::1       566880                       (Unspecified)
system.ruby.network.routers23.throttle01.acc_link_utilization       431800                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle01.link_utilization     0.047109                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle01.total_msg_count       489600                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle01.total_msg_bytes      6908800                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_data_msg_bytes      2992000                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_msg_wait_time     76447000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle01.total_bw_sat_cy       190098                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle01.avg_msg_wait_time   156.141748                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.msg_count.Control::0       297727                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Control::0      2381816                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Data::1        22477                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Data::1      1618344                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::1         1210                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::2        99061                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::1         9680                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::2       792488                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Writeback_Data::0        24273                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Writeback_Data::0      1747656                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Writeback_Control::0        44852                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Writeback_Control::0       358816                       (Unspecified)
system.ruby.network.routers24.percent_links_utilized     0.476416                       (Unspecified)
system.ruby.network.routers24.msg_count.Control::0      1579335                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Control::0     12634680                       (Unspecified)
system.ruby.network.routers24.msg_count.Request_Control::2          757                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Request_Control::2         6056                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Data::1      1580003                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Data::1    113760216                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::1       305333                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::2       322012                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::1      2442664                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::2      2576096                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Data::0        92065                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Data::0      6628680                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Control::0       211401                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Control::0      1691208                       (Unspecified)
system.ruby.network.routers24.port_buffers1.m_msg_count      1884176                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers1.m_buf_msgs     0.002056                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers2.m_msg_count          757                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers2.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_msg_count      1882801                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers3.m_buf_msgs     0.002568                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_stall_time    235622000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers3.m_avg_stall_time   125.144399                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers4.m_msg_count         1160                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers4.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers4.m_stall_time       807000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers4.m_avg_stall_time   695.689655                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers5.m_msg_count       322012                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers5.m_buf_msgs     0.000351                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers5.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers5.m_avg_stall_time     0.009316                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.throttle00.acc_link_utilization 7259130.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle00.link_utilization     0.791957                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle00.total_msg_count      1884933                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle00.total_msg_bytes    116146088                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_data_msg_bytes    101066624                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle00.total_bw_sat_cy      6316666                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle00.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.avg_useful_bandwidth         0.21                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.msg_count.Request_Control::2          757                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Request_Control::2         6056                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Data::1      1579166                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Data::1    113699952                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Control::1       305010                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Control::1      2440080                       (Unspecified)
system.ruby.network.routers24.throttle01.acc_link_utilization 1474594.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle01.link_utilization     0.160875                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle01.total_msg_count      2205973                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle01.total_msg_bytes     23593512                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_data_msg_bytes      5945728                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_msg_wait_time    236432000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle01.total_bw_sat_cy       405036                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle01.avg_msg_wait_time   107.178102                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle01.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.msg_count.Control::0      1579335                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Control::0     12634680                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Data::1          837                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Data::1        60264                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::1          323                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::2       322012                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::1         2584                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::2      2576096                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Data::0        92065                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Data::0      6628680                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Control::0       211401                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Control::0      1691208                       (Unspecified)
system.ruby.network.routers25.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers27.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers27.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers28.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers28.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers29.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers29.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers30.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers30.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers31.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers31.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.percent_links_utilized     0.965062                       (Unspecified)
system.ruby.network.routers32.msg_count.Control::0      3062813                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Control::0     24502504                       (Unspecified)
system.ruby.network.routers32.msg_count.Request_Control::2       127135                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Request_Control::2      1017080                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Data::1      3050985                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Data::1    219670920                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::1       699252                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::2       968451                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::1      5594016                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::2      7747608                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Data::0       296321                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Data::0     21335112                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Control::0       399893                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Control::0      3199144                       (Unspecified)
system.ruby.network.routers32.port_buffers0.m_msg_count      3444589                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers0.m_buf_msgs     0.003758                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers1.m_msg_count       427073                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers1.m_buf_msgs     0.000466                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers2.m_msg_count       968451                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers2.m_buf_msgs     0.001057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_msg_count       314438                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers3.m_buf_msgs     0.000390                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_stall_time     21535000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers3.m_avg_stall_time    68.487269                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers4.m_msg_count      3323164                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers4.m_buf_msgs     0.004829                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers4.m_stall_time    551363500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers4.m_avg_stall_time   165.915224                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers5.m_msg_count       127135                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers5.m_buf_msgs     0.000139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers5.m_stall_time        19500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers5.m_avg_stall_time     0.153380                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers32.throttle00.acc_link_utilization 5313616.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle00.link_utilization     0.579705                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle00.total_msg_count      4840113                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle00.total_msg_bytes     85017864                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_data_msg_bytes     46296960                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle00.total_bw_sat_cy      2897684                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle00.avg_bandwidth         0.17                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.msg_count.Control::0      2748375                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Control::0     21987000                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Data::1       427069                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Data::1     30748968                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::2       968451                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::2      7747608                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Data::0       296321                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Data::0     21335112                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Control::0       399893                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Control::0      3199144                       (Unspecified)
system.ruby.network.routers32.throttle01.acc_link_utilization 12378032.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle01.link_utilization     1.350420                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle01.total_msg_count      3764737                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle01.total_msg_bytes    198048520                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_data_msg_bytes    167930624                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_msg_wait_time    572918000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle01.total_bw_sat_cy     10560210                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle01.avg_msg_wait_time   152.180086                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.msg_count.Control::0       314438                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Control::0      2515504                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Request_Control::2       127135                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Request_Control::2      1017080                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Data::1      2623916                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Data::1    188921952                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Control::1       699248                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Control::1      5593984                       (Unspecified)
system.ruby.network.routers33.percent_links_utilized     0.085762                       (Unspecified)
system.ruby.network.routers33.msg_count.Control::0       314438                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Control::0      2515504                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Data::1       314440                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Data::1     22639680                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers33.port_buffers0.m_msg_count       314438                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers0.m_buf_msgs     0.000343                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers1.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_msg_count       314440                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers4.m_buf_msgs     0.000343                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers33.throttle00.acc_link_utilization       157237                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle00.link_utilization     0.017154                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle00.total_msg_count       314442                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle00.total_msg_bytes      2515792                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_data_msg_bytes          256                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle00.total_bw_sat_cy           16                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.msg_count.Control::0       314438                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Control::0      2515504                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_count.Response_Data::1            4                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Response_Data::1          288                       (Unspecified)
system.ruby.network.routers33.throttle01.acc_link_utilization      1414964                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle01.link_utilization     0.154370                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle01.total_msg_count       314440                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle01.total_msg_bytes     22639424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_data_msg_bytes     20123904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle01.total_bw_sat_cy      1257744                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle01.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.msg_count.Response_Data::1       314436                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Data::1     22639392                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers34.percent_links_utilized     0.058543                       (Unspecified)
system.ruby.network.routers34.msg_count.Control::0      3062813                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Control::0     24502504                       (Unspecified)
system.ruby.network.routers34.msg_count.Request_Control::2       130977                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Request_Control::2      1047816                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Data::1      3172412                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Data::1    228413664                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::1       708802                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::2       968451                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::1      5670416                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::2      7747608                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Data::0       296321                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Data::0     21335112                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Control::0       399893                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Control::0      3199144                       (Unspecified)
system.ruby.network.routers34.port_buffers100.m_msg_count            4                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers100.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_msg_count       356129                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers49.m_buf_msgs     0.000390                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_stall_time       789000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers49.m_avg_stall_time     2.215489                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers50.m_msg_count        12727                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers50.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_msg_count        45576                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers52.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_stall_time       284500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers52.m_avg_stall_time     6.242321                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers53.m_msg_count        21168                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers53.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_msg_count        73349                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers55.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_stall_time       843500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers55.m_avg_stall_time    11.499816                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers56.m_msg_count        20397                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers56.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_msg_count        93790                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers58.m_buf_msgs     0.000105                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_stall_time      1036500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers58.m_avg_stall_time    11.051285                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers59.m_msg_count        17317                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers59.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_msg_count       137779                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers61.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_stall_time      1016500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers61.m_avg_stall_time     7.377757                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers62.m_msg_count        15675                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers62.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_msg_count       215849                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers64.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_stall_time       965500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers64.m_avg_stall_time     4.473034                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers65.m_msg_count        13284                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers65.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_msg_count       279199                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers67.m_buf_msgs     0.000306                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_stall_time       857500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers67.m_avg_stall_time     3.071286                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers68.m_msg_count        17035                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers68.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_msg_count       368290                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers70.m_buf_msgs     0.000404                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_stall_time      1007000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers70.m_avg_stall_time     2.734258                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers71.m_msg_count        12617                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers71.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers71.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers71.m_avg_stall_time     0.039629                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers73.m_msg_count      1884176                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers73.m_buf_msgs     0.002065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_stall_time      4207000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers73.m_avg_stall_time     2.232806                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers74.m_msg_count          757                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers74.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_msg_count      3444589                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers96.m_buf_msgs     0.003892                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_stall_time     61259000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers96.m_avg_stall_time    17.784125                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers97.m_msg_count       427073                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers97.m_buf_msgs     0.000468                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers97.m_stall_time      1077500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers97.m_avg_stall_time     2.522988                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers98.m_msg_count       968451                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers98.m_buf_msgs     0.001058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers98.m_stall_time       491500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers98.m_avg_stall_time     0.507511                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers99.m_msg_count       314438                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers99.m_buf_msgs     0.000343                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers34.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle02.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle03.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle04.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle05.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle06.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle08.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle08.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle08.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle08.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle08.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle08.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle09.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle09.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle09.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle09.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle09.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle09.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle10.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle10.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle10.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle10.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle10.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle10.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle11.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle11.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle11.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle11.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle11.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle11.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle12.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle12.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle12.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle12.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle12.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle12.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle13.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle13.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle13.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle13.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle13.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle13.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle14.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle14.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle14.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle14.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle14.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle14.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle15.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle15.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle15.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle15.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle15.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle15.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.acc_link_utilization       954084                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle16.link_utilization     0.104089                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle16.total_msg_count       368856                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle16.total_msg_bytes     15265344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_data_msg_bytes     12314496                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_msg_wait_time       789000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle16.total_bw_sat_cy       769832                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle16.avg_msg_wait_time     2.139046                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle16.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2        12727                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2       101816                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1       192414                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1     13853808                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1       163715                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1      1309720                       (Unspecified)
system.ruby.network.routers34.throttle17.acc_link_utilization       176636                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle17.link_utilization     0.019271                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle17.total_msg_count        66744                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle17.total_msg_bytes      2826176                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_data_msg_bytes      2292224                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_msg_wait_time       284500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle17.total_bw_sat_cy       143328                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle17.avg_msg_wait_time     4.262555                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle17.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2        21168                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2       169344                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1        35816                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1      2578752                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1         9760                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1        78080                       (Unspecified)
system.ruby.network.routers34.throttle18.acc_link_utilization       274741                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle18.link_utilization     0.029974                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle18.total_msg_count        93746                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle18.total_msg_bytes      4395856                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_data_msg_bytes      3645888                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_msg_wait_time       843500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle18.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle18.total_bw_sat_cy       228021                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle18.avg_msg_wait_time     8.997717                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle18.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2        20397                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2       163176                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1        56967                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1      4101624                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1        16382                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1       131056                       (Unspecified)
system.ruby.network.routers34.throttle19.acc_link_utilization 343657.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle19.link_utilization     0.037492                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle19.total_msg_count       111107                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle19.total_msg_bytes      5498520                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_data_msg_bytes      4609664                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_msg_wait_time      1036500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle19.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle19.total_bw_sat_cy       288420                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle19.avg_msg_wait_time     9.328845                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle19.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2        17317                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2       138536                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1        72026                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1      5185872                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1        21764                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1       174112                       (Unspecified)
system.ruby.network.routers34.throttle20.acc_link_utilization       505971                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle20.link_utilization     0.055200                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle20.total_msg_count       153454                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle20.total_msg_bytes      8095536                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_data_msg_bytes      6867904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_msg_wait_time      1016500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle20.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle20.total_bw_sat_cy       429526                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle20.avg_msg_wait_time     6.624135                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle20.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2        15675                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2       125400                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1       107311                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1      7726392                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1        30468                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1       243744                       (Unspecified)
system.ruby.network.routers34.throttle21.acc_link_utilization 808754.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle21.link_utilization     0.088234                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle21.total_msg_count       229133                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle21.total_msg_bytes     12940072                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_data_msg_bytes     11107008                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_msg_wait_time       965500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle21.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle21.total_bw_sat_cy       694505                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle21.avg_msg_wait_time     4.213710                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle21.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2        13284                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2       106272                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1       173547                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1     12495384                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1        42302                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1       338416                       (Unspecified)
system.ruby.network.routers34.throttle22.acc_link_utilization      1070765                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle22.link_utilization     0.116818                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle22.total_msg_count       296234                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle22.total_msg_bytes     17132240                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_data_msg_bytes     14762368                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_msg_wait_time       857500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle22.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle22.total_bw_sat_cy       922922                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle22.avg_msg_wait_time     2.894671                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle22.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2        17035                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2       136280                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1       230662                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1     16607664                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1        48537                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1       388296                       (Unspecified)
system.ruby.network.routers34.throttle23.acc_link_utilization 1380173.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle23.link_utilization     0.150574                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle23.total_msg_count       380907                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle23.total_msg_bytes     22082776                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_data_msg_bytes     19035520                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_msg_wait_time      1007500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle23.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle23.total_bw_sat_cy      1190055                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle23.avg_msg_wait_time     2.645003                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle23.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2        12617                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2       100936                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1       297430                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1     21414960                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1        70860                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1       566880                       (Unspecified)
system.ruby.network.routers34.throttle24.acc_link_utilization 7259130.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle24.link_utilization     0.791957                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle24.total_msg_count      1884933                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle24.total_msg_bytes    116146088                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_data_msg_bytes    101066624                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_msg_wait_time      4207000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle24.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle24.total_bw_sat_cy      6317780                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle24.avg_msg_wait_time     2.231910                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle24.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.avg_useful_bandwidth         0.21                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2          757                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2         6056                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1      1579166                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1    113699952                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1       305010                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1      2440080                       (Unspecified)
system.ruby.network.routers34.throttle25.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle25.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle25.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle25.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle25.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle25.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle25.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle25.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle26.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle26.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle26.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle26.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle26.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle26.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle26.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle27.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle27.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle27.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle27.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle27.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle27.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle27.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle28.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle28.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle28.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle28.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle28.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle28.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle28.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle29.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle29.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle29.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle29.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle29.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle29.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle29.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle30.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle30.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle30.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle30.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle30.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle30.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle30.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle31.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle31.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle31.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle31.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle31.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle31.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle31.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.acc_link_utilization 5313616.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle32.link_utilization     0.579705                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle32.total_msg_count      4840113                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle32.total_msg_bytes     85017864                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_data_msg_bytes     46296960                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_msg_wait_time     62828000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle32.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle32.total_bw_sat_cy      2917594                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle32.avg_msg_wait_time    12.980689                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle32.avg_bandwidth         0.17                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.msg_count.Control::0      2748375                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Control::0     21987000                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1       427069                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1     30748968                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2       968451                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2      7747608                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Data::0       296321                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Data::0     21335112                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Control::0       399893                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Control::0      3199144                       (Unspecified)
system.ruby.network.routers34.throttle33.acc_link_utilization       157237                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle33.link_utilization     0.017154                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle33.total_msg_count       314442                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle33.total_msg_bytes      2515792                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_data_msg_bytes          256                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle33.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle33.total_bw_sat_cy           16                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle33.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle33.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.msg_count.Control::0       314438                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Control::0      2515504                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_count.Response_Data::1            4                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Response_Data::1          288                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 458303193306                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
