|:star2: | Name | Description | üåç|
|---|---|---|---|
|27|[@BYVoid](https://github.com/BYVoid)/[**MIPS32**](https://github.com/BYVoid/MIPS32)|A MIPS32 CPU implemented by VHDL||
|26|[@ziyan](https://github.com/ziyan)/[**altera-de2-ann**](https://github.com/ziyan/altera-de2-ann)|Artificial Neural Network on Altera DE2||
|25|[@chenxiao07](https://github.com/chenxiao07)/[**vhdl-nes**](https://github.com/chenxiao07/vhdl-nes)|nes emulator based on VHDL||
|10|[@ikwzm](https://github.com/ikwzm)/[**msgpack-vhdl**](https://github.com/ikwzm/msgpack-vhdl)|MessagePack  implementation for VHDL||
|7|[@ikwzm](https://github.com/ikwzm)/[**MT32_Rand_Gen**](https://github.com/ikwzm/MT32_Rand_Gen)|Mersenne Twister Pseudo Random Number Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).||
|7|[@ikwzm](https://github.com/ikwzm)/[**SECURE_HASH**](https://github.com/ikwzm/SECURE_HASH)|SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).||
|7|[@nyuichi](https://github.com/nyuichi)/[**GAIA3**](https://github.com/nyuichi/GAIA3)|GAIA Processor||
|4|[@ikwzm](https://github.com/ikwzm)/[**PipeWork**](https://github.com/ikwzm/PipeWork)|Pipework components is VHDL library for NoC(Network on Chip). ||
|4|[@ikwzm](https://github.com/ikwzm)/[**qconv-strip-vhdl**](https://github.com/ikwzm/qconv-strip-vhdl)|This repository provides VHDL code for performing quantized convolution for deep neural networks on FPGA/ASIC.||
|4|[@osafune](https://github.com/osafune)/[**max10_famimachime**](https://github.com/osafune/max10_famimachime)|||
|4|[@osafune](https://github.com/osafune)/[**sha256_core**](https://github.com/osafune/sha256_core)|||
|3|[@ikwzm](https://github.com/ikwzm)/[**Dummy_Plug**](https://github.com/ikwzm/Dummy_Plug)|Dummy Plug is a simple bus functional model library written by VHDL only. ||
|3|[@ikwzm](https://github.com/ikwzm)/[**FPGA-SoC-Linux-Example-1-DE10-Nano**](https://github.com/ikwzm/FPGA-SoC-Linux-Example-1-DE10-Nano)|FPGA-SoC-Linux example(1) binary and project and test code for DE10-Nano||
|3|[@ikwzm](https://github.com/ikwzm)/[**Least_Recently_Used_Selector**](https://github.com/ikwzm/Least_Recently_Used_Selector)|Least Recently Used Selector(LRU) ||
|3|[@ikwzm](https://github.com/ikwzm)/[**PTTY_AXI**](https://github.com/ikwzm/PTTY_AXI)|Pseudo TeleTYpe writer for FPGA.||
|3|[@ikwzm](https://github.com/ikwzm)/[**PUMP_AXI4**](https://github.com/ikwzm/PUMP_AXI4)|Simple AXI4 Master Read and Write DMA module. Use PipeWork Components.||
|3|[@ikwzm](https://github.com/ikwzm)/[**QCONV-STRIP-Ultra96**](https://github.com/ikwzm/QCONV-STRIP-Ultra96)|Quantized Convolution (strip) binary and project and test code for Ultra96||
|3|[@ikwzm](https://github.com/ikwzm)/[**axi_slave_bfm_test**](https://github.com/ikwzm/axi_slave_bfm_test)|TestBench for axi_slave_BFM||
|3|[@ikwzm](https://github.com/ikwzm)/[**iroha-ruby**](https://github.com/ikwzm/iroha-ruby)|Iroha for ruby||
|3|[@ikwzm](https://github.com/ikwzm)/[**merge_sorter**](https://github.com/ikwzm/merge_sorter)|merge sorter tree written by VHDL||
|3|[@kimushu](https://github.com/kimushu)/[**rubic-fpga**](https://github.com/kimushu/rubic-fpga)|mruby for FPGA||

