{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741458324701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741458324701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 08 12:25:24 2025 " "Processing started: Sat Mar 08 12:25:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741458324701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741458324701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Sub -c Top_Sub --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Sub -c Top_Sub --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741458324701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741458325319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741458325320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Sub " "Found entity 1: Top_Sub" {  } { { "Top_Sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741458337029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741458337029 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb_Top_Sub.v " "Can't analyze file -- file tb_Top_Sub.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1741458337035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file topdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopDecoder " "Found entity 1: TopDecoder" {  } { { "TopDecoder.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741458337039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741458337039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderbdc.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderbdc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderBDC " "Found entity 1: decoderBDC" {  } { { "decoderBDC.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/decoderBDC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741458337043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741458337043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7seg " "Found entity 1: Decoder7seg" {  } { { "Decoder7seg.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Decoder7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741458337049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741458337049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Top_Sub " "Found entity 1: tb_Top_Sub" {  } { { "tb_Top_Sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/tb_Top_Sub.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741458337053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741458337053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Sub " "Elaborating entity \"Top_Sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741458337106 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Top_Sub.sv(18) " "Verilog HDL Always Construct warning at Top_Sub.sv(18): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Top_Sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1741458337108 "|Top_Sub"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "value Top_Sub.sv(20) " "Verilog HDL Always Construct warning at Top_Sub.sv(20): variable \"value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Top_Sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1741458337108 "|Top_Sub"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value Top_Sub.sv(16) " "Verilog HDL Always Construct warning at Top_Sub.sv(16): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "Top_Sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1741458337108 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] Top_Sub.sv(16) " "Inferred latch for \"value\[0\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741458337108 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] Top_Sub.sv(16) " "Inferred latch for \"value\[1\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741458337108 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] Top_Sub.sv(16) " "Inferred latch for \"value\[2\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741458337108 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] Top_Sub.sv(16) " "Inferred latch for \"value\[3\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741458337108 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[4\] Top_Sub.sv(16) " "Inferred latch for \"value\[4\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741458337108 "|Top_Sub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[5\] Top_Sub.sv(16) " "Inferred latch for \"value\[5\]\" at Top_Sub.sv(16)" {  } { { "Top_Sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741458337108 "|Top_Sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopDecoder TopDecoder:topdec " "Elaborating entity \"TopDecoder\" for hierarchy \"TopDecoder:topdec\"" {  } { { "Top_Sub.sv" "topdec" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1741458337110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopDecoder.sv(11) " "Verilog HDL assignment warning at TopDecoder.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "TopDecoder.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741458337110 "|Top_Sub|TopDecoder:topdec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopDecoder.sv(12) " "Verilog HDL assignment warning at TopDecoder.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "TopDecoder.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741458337110 "|Top_Sub|TopDecoder:topdec"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741458337209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 08 12:25:37 2025 " "Processing ended: Sat Mar 08 12:25:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741458337209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741458337209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741458337209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741458337209 ""}
