INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/imports/new/Control_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/imports/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/imports/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.sim/Top/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
