INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:24:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.716ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.413ns (31.889%)  route 3.018ns (68.111%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1031, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
                         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=53, unplaced)        0.472     1.206    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
                         LUT3 (Prop_lut3_I0_O)        0.119     1.325 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_2/O
                         net (fo=33, unplaced)        0.316     1.641    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.684 f  lsq1/handshake_lsq_lsq1_core/newY_c1[3]_i_2/O
                         net (fo=7, unplaced)         0.740     2.424    lsq1/handshake_lsq_lsq1_core/load2_dataOut[2]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.467 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_11/O
                         net (fo=1, unplaced)         0.705     3.172    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.215 f  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, unplaced)         0.268     3.483    load1/data_tehb/control/exnR[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.526 r  load1/data_tehb/control/ltOp_carry__2_i_1/O
                         net (fo=1, unplaced)         0.248     3.774    addf0/operator/ltOp_carry__3_0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     3.961 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.961    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     4.096 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, unplaced)        0.262     4.358    load1/data_tehb/control/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.131     4.489 r  load1/data_tehb/control/i__carry_i_4__1/O
                         net (fo=1, unplaced)         0.000     4.489    addf0/operator/expDiff_c1_reg[3]_0[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     4.773 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     4.780    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     4.939 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, unplaced)         0.000     4.939    addf0/operator/expDiff_c0[5]
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1031, unset)         0.483     4.183    addf0/operator/clk
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
                         FDRE (Setup_fdre_C_D)        0.076     4.223    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          4.223    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                 -0.716    




