# aes128-hps-fpga-codesign-accelerator
AES-128 hardware/software co-design using HPSâ€“FPGA architecture on Cyclone V (DE1-SoC), with ARM Cortex-A9 controlling an FPGA-based encryption accelerator.
