MODEL
MODEL_VERSION "1.0";
DESIGN "hw2";
DATE "Mon Oct 01 13:38:15 2012";
VENDOR "Lattice Semiconductor Corporation";
PROGRAM "STAMP Model Generator";

/* port name and type */
INPUT ECLK;
INPUT PA0;
INPUT PA1;
INPUT PA2;
INPUT PA3;
INPUT PA4;
INPUT PA5;
INPUT PA6;
INPUT PA7;
INPUT RW;
OUTPUT CS;
OUTPUT LA8;
OUTPUT LA9;
OUTPUT LA10;
OUTPUT LA11;
OUTPUT LA12;
OUTPUT LA13;
OUTPUT LA14;
OUTPUT LA15;
OUTPUT OE;
OUTPUT WE;

/* timing arc definitions */
ECLK_CS_delay: DELAY ECLK CS;
ECLK_OE_delay: DELAY ECLK OE;
ECLK_WE_delay: DELAY ECLK WE;
RW_OE_delay: DELAY RW OE;
RW_WE_delay: DELAY RW WE;
ECLK_CS_delay: DELAY ECLK CS;
ECLK_LA8_delay: DELAY ECLK LA8;
ECLK_LA9_delay: DELAY ECLK LA9;
ECLK_LA10_delay: DELAY ECLK LA10;
ECLK_LA11_delay: DELAY ECLK LA11;
ECLK_LA12_delay: DELAY ECLK LA12;
ECLK_LA13_delay: DELAY ECLK LA13;
ECLK_LA14_delay: DELAY ECLK LA14;
ECLK_LA15_delay: DELAY ECLK LA15;

/* timing check arc definitions */
PA0_ECLK_setup: SETUP(POSEDGE) PA0 ECLK;
PA0_ECLK_hold: HOLD(POSEDGE) PA0 ECLK;
PA1_ECLK_setup: SETUP(POSEDGE) PA1 ECLK;
PA1_ECLK_hold: HOLD(POSEDGE) PA1 ECLK;
PA2_ECLK_setup: SETUP(POSEDGE) PA2 ECLK;
PA2_ECLK_hold: HOLD(POSEDGE) PA2 ECLK;
PA3_ECLK_setup: SETUP(POSEDGE) PA3 ECLK;
PA3_ECLK_hold: HOLD(POSEDGE) PA3 ECLK;
PA4_ECLK_setup: SETUP(POSEDGE) PA4 ECLK;
PA4_ECLK_hold: HOLD(POSEDGE) PA4 ECLK;
PA5_ECLK_setup: SETUP(POSEDGE) PA5 ECLK;
PA5_ECLK_hold: HOLD(POSEDGE) PA5 ECLK;
PA6_ECLK_setup: SETUP(POSEDGE) PA6 ECLK;
PA6_ECLK_hold: HOLD(POSEDGE) PA6 ECLK;
PA7_ECLK_setup: SETUP(POSEDGE) PA7 ECLK;
PA7_ECLK_hold: HOLD(POSEDGE) PA7 ECLK;

ENDMODEL
