Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue May 03 16:47:38 2016

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |   2678
    Number of guided Components               |   2617 out of   2678  97.7%
    Number of re-implemented Components       |     37 out of   2678   1.4%
    Number of new/changed Components          |     24 out of   2678   0.9%
  Number of Nets in the input design          |   9090
    Number of guided Nets                     |   8626 out of   9090  94.9%
    Number of partially guided Nets           |    181 out of   9090   2.0%
    Number of re-routed Nets                  |    241 out of   9090   2.7%
    Number of new/changed Nets                |     42 out of   9090   0.5%


The following Components were re-implemented.
---------------------------------------------
 u_output_controller/Port_3_controller/Mcompar_GND_963_o_Px_set_2[11]_LessThan_55_o_cy<3> : SLICE_X30Y50.
 u_output_controller/Port_3_controller/Mcompar_GND_963_o_Px_set_2[11]_LessThan_55_o_cy<5> : SLICE_X30Y51.
 u_output_controller/P4_unload_done : SLICE_X6Y42.
 u_output_controller/P1_unload_done : SLICE_X8Y49.
 u_output_controller/Port_4_controller/global_v_count[11]_PWR_178_o_equal_19_o<11> : SLICE_X10Y44.
 u_output_controller/Port_1_controller/global_v_count[11]_PWR_178_o_equal_19_o<11> : SLICE_X10Y48.
 P4_BRAM_h_count<9> : SLICE_X11Y48.
 u_output_controller/Port_4_controller/Px_v_count_out<3> : SLICE_X12Y50.
 u_output_controller/Port_5_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>1 : SLICE_X14Y44.
 P5_BRAM_h_count<4> : SLICE_X14Y45.
 u_output_controller/Port_1_controller/Px_I_selector_p2 : SLICE_X14Y52.
 u_output_controller/Port_5_controller/global_v_count[11]_PWR_178_o_equal_19_o<11> : SLICE_X15Y45.
 u_output_controller/Port_1_controller/N01 : SLICE_X15Y52.
 u_output_controller/P5_unload_done : SLICE_X17Y44.
 P5_BRAM_h_count<0> : SLICE_X17Y47.
 P5_BRAM_enable : SLICE_X17Y53.
 u_output_controller/P0_unload_done : SLICE_X20Y52.
 change_S : SLICE_X21Y51.
 P0_BRAM_S_selector : SLICE_X22Y51.
 hdmi_output_0/red_encoder/n0011 : SLICE_X23Y65.
 u_output_controller/Port_5_controller/Px_I_selector_p2 : SLICE_X24Y53.
 u_output_controller/P3_unload_done : SLICE_X27Y40.
 P3_BRAM_h_count<5> : SLICE_X30Y49.
 u_output_controller/Port_0_controller/Px_I_selector_p2 : SLICE_X30Y69.
 u_output_controller/Port_0_controller/Px_v_count_out<2> : SLICE_X33Y58.
 u_output_controller/Port_2_controller/Px_v_count_out<1> : SLICE_X34Y53.
 P0_set_4<3> : SLICE_X34Y68.
 P3_BRAM_h_count<2> : SLICE_X35Y51.
 u_output_controller/P2_unload_done : SLICE_X36Y48.
 P2_BRAM_h_count<0> : SLICE_X36Y49.
 hdmi_input_1/input_decoder/dec_r/cbnd/rawdata_vld_rising : SLICE_X37Y53.
 P2_BRAM_S_selector : SLICE_X38Y47.
 u_output_controller/Port_2_controller/global_v_count[11]_PWR_178_o_equal_19_o<11> : SLICE_X38Y49.
 u_BRAM_interface/Port2/Px_data_out_I1_S1<4> : SLICE_X39Y48.
 u_BRAM_interface/Port2/Px_data_out_I1_S1<7> : SLICE_X41Y48.
 u_BRAM_interface/Port2/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4> :
SLICE_X41Y53.
 hdmi_input_1/input_decoder/dec_r/raw5bit_q<4> : SLICE_X51Y60.


The following Components are new/changed.
-----------------------------------------
 u_output_controller/Port_0_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5> : SLICE_X34Y83.
 u_output_controller/Port_1_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5> : SLICE_X12Y65.
 u_output_controller/Port_2_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5> : SLICE_X46Y70.
 u_output_controller/Port_3_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5> : SLICE_X36Y65.
 u_output_controller/Port_4_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5> : SLICE_X10Y67.
 u_output_controller/Port_5_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5> : SLICE_X24Y67.
 u_output_controller/Port_0_controller/Mcompar_Px_set_2[11]_GND_963_o_LessThan_57_o_cy<5> : SLICE_X32Y72.
 u_output_controller/Port_1_controller/Mcompar_Px_set_2[11]_GND_963_o_LessThan_57_o_cy<5> : SLICE_X14Y49.
 u_output_controller/Port_2_controller/Mcompar_Px_set_2[11]_GND_963_o_LessThan_57_o_cy<5> : SLICE_X46Y54.
 u_output_controller/Port_3_controller/Mcompar_Px_set_2[11]_GND_963_o_LessThan_57_o_cy<5> : SLICE_X36Y51.
 u_output_controller/Port_4_controller/Mcompar_Px_set_2[11]_GND_963_o_LessThan_57_o_cy<5> : SLICE_X14Y51.
 P4_BRAM_h_count<7> : SLICE_X6Y47.
 u_output_controller/Port_4_controller/_n0197_inv1_cepot : SLICE_X7Y41.
 u_output_controller/Port_4_controller/_n01381 : SLICE_X10Y46.
 u_output_controller/Port_1_controller/_n01381 : SLICE_X10Y50.
 u_output_controller/Port_1_controller/_n01382 : SLICE_X11Y49.
 P4_set_2<4> : SLICE_X12Y47.
 u_output_controller/Port_1_controller/Px_v_count_out<1> : SLICE_X15Y49.
 u_output_controller/Port_5_controller/_n0197_inv1_cepot : SLICE_X16Y44.
 u_output_controller/Port_0_controller/_n0197_inv1_cepot : SLICE_X23Y51.
 u_output_controller/Port_3_controller/_n01381 : SLICE_X24Y40.
 u_output_controller/Port_3_controller/_n01382 : SLICE_X31Y40.
 u_output_controller/Port_0_controller/N01 : SLICE_X31Y69.
 P2_BRAM_h_count<7>.39993 : SLICE_X35Y43.


The following Nets were re-routed.
----------------------------------
 u_BRAM_interface/Port5/Px_data_out_I0_S1<17>.
 u_BRAM_interface/Port5/Px_data_out_I1_S0<17>.
 u_output_controller/P1_unload_done.
 u_output_controller/Port_1_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>.
 P2_BRAM_S_selector.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<5>.
 u_BRAM_interface/Port4/Px_data_out_I1_S1<20>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<1>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<15>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<13>.
 P1_BRAM_data_out<22>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<21>.
 u_BRAM_interface/Port2/Px_data_out_I0_S0<4>.
 u_BRAM_interface/Port2/Px_data_out_I1_S1<4>.
 change_S.
 u_output_controller/Port_0_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>1.
 u_output_controller/Port_5_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>1.
 u_output_controller/Port_5_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>.
 u_output_controller/Port_5_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>11.
 u_output_controller/Port_4_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>.
 P4_BRAM_h_count<10>.
 P4_BRAM_h_count<9>.
 u_BRAM_interface/Port4/Px_data_out_I1_S0<9>.
 u_output_controller/Port_2_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>.
 P2_BRAM_h_count<10>.
 P2_BRAM_h_count<8>.
 u_BRAM_interface/Port2/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>.
 u_BRAM_interface/Port2/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_en
b.
 u_output_controller/Port_2_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>11.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<9>.
 P1_data_out<8>.
 u_BRAM_interface/Port1/Px_data_out_I0_S0<11>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<11>.
 P1_BRAM_data_out<12>.
 hdmi_input_1/input_decoder/dec_r/cbnd/rawdata_vld_q.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<15>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<13>.
 u_output_controller/P4_unload_done.
 P5_BRAM_enable.
 P0_BRAM_S_selector.
 u_BRAM_interface/Port1/Px_data_out_I0_S0<4>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<4>.
 u_BRAM_interface/Port1/Px_data_out_I1_S0<4>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<3>.
 hdmi_output_0/red_encoder/ADDERTREE_INTERNAL_Madd5_cy<0>.
 P4_BRAM_data_out<6>.
 u_BRAM_interface/Port4/Px_data_out_I1_S0<6>.
 u_BRAM_interface/Port4/Px_data_out_I1_S1<6>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<6>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<17>.
 u_BRAM_interface/Port1/Px_data_out_I0_S0<20>.
 u_BRAM_interface/Port2/Px_data_out_I1_S1<1>.
 u_BRAM_interface/Port1/Px_data_out_I0_S0<9>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<9>.
 u_BRAM_interface/Port1/Px_data_out_I1_S0<9>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<8>.
 u_BRAM_interface/Port5/Px_data_out_I0_S1<8>.
 P5_conf<0>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<4>.
 u_BRAM_interface/Port4/Px_data_out_I1_S0<4>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<3>.
 u_BRAM_interface/Port4/Px_data_out_I1_S1<3>.
 u_BRAM_interface/Port4/Px_data_out_I1_S0<3>.
 u_output_controller/Port_0_controller/Px_conf[3]_Px_conf[3]_OR_276_o.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<20>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<1>.
 u_BRAM_interface/Port2/Px_data_out_I1_S1<7>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<21>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<16>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<14>.
 u_BRAM_interface/Port2/Px_data_out_I1_S1<2>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<8>.
 u_BRAM_interface/Port2/Px_data_out_I1_S1<6>.
 hdmi_output_0/red_encoder/n0011.
 u_output_controller/Port_5_controller/Px_conf[3]_Px_conf[3]_OR_276_o.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<8>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<6>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<0>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<5>.
 P2_BRAM_h_count<7>.
 P2_BRAM_h_count<2>.
 P2_BRAM_h_count<0>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<7>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<6>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<4>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<2>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<1>.
 P4_BRAM_h_count<7>.
 u_BRAM_interface/Port4/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<8>.
 u_BRAM_interface/Port4/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<4>.
 u_BRAM_interface/Port4/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<3>.
 u_BRAM_interface/Port4/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<1>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<5>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<4>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<3>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<2>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<1>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<0>.
 P5_BRAM_h_count<7>.
 P5_BRAM_h_count<4>.
 P5_BRAM_h_count<1>.
 P5_BRAM_h_count<0>.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_do
utb<2>.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<8>.
 u_BRAM_interface/Port5/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_do
utb<1>.
 u_BRAM_interface/Port5/Px_I1_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_do
utb<8>.
 u_BRAM_interface/Port1/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<12>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<11>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<10>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<6>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<3>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<1>.
 u_BRAM_interface/Port1/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<17>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<7>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<6>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<5>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<4>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<2>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<1>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<23>.
 u_BRAM_interface/Port4/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<3>.
 u_BRAM_interface/Port4/Px_I0_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<19>.
 u_BRAM_interface/Port4/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_do
utb<20>.
 u_output_controller/Port_0_controller/Px_v_count_out<2>.
 u_output_controller/Port_0_controller/Mcompar_GND_963_o_Px_set_2[11]_LessThan_55_o_cy<5>.
 u_output_controller/Port_1_controller/Px_v_count_out<1>.
 u_output_controller/Port_1_controller/Mcompar_GND_963_o_Px_set_2[11]_LessThan_55_o_cy<5>.
 u_output_controller/Port_2_controller/Px_v_count_out<1>.
 u_output_controller/Port_2_controller/Mcompar_GND_963_o_Px_set_2[11]_LessThan_55_o_cy<5>.
 P3_set_2<0>.
 P3_set_2<1>.
 P3_set_2<2>.
 u_output_controller/Port_3_controller/Px_v_count_out<2>.
 P3_set_2<3>.
 u_output_controller/Port_3_controller/Px_v_count_out<5>.
 u_output_controller/Port_3_controller/Mcompar_GND_963_o_Px_set_2[11]_LessThan_55_o_cy<3>.
 u_output_controller/Port_3_controller/Px_v_count_out<6>.
 u_output_controller/Port_3_controller/Px_v_count_out<7>.
 u_output_controller/Port_3_controller/Mcompar_GND_963_o_Px_set_2[11]_LessThan_55_o_cy<5>.
 u_output_controller/Port_4_controller/Px_v_count_out<3>.
 P4_set_2<4>.
 P4_set_2<5>.
 P4_set_2<6>.
 P4_set_2<7>.
 u_output_controller/Port_4_controller/Mcompar_GND_963_o_Px_set_2[11]_LessThan_55_o_cy<5>.
 u_output_controller/Port_5_controller/Mcompar_GND_963_o_Px_set_2[11]_LessThan_55_o_cy<5>.
 P0_set_4<0>.
 P0_set_4<1>.
 P0_set_4<2>.
 P0_set_4<3>.
 P1_set_4<9>.
 P1_set_4<10>.
 P3_set_4<2>.
 P3_set_4<3>.
 hdmi_input_1/input_decoder/dec_r/cbnd/rcvd_ctkn_q.
 P4_set_4<8>.
 P4_set_4<9>.
 P4_set_4<10>.
 P4_set_4<11>.
 u_output_controller/Port_0_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_44_o_cy<5>.
 u_output_controller/Port_1_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_44_o_cy<5>.
 u_output_controller/Port_2_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_44_o_cy<5>.
 u_output_controller/Port_3_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_44_o_cy<5>.
 u_output_controller/Port_4_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_44_o_cy<5>.
 u_output_controller/Port_5_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_44_o_cy<5>.
 u_output_controller/Port_2_controller/Px_set_1[11]_Px_set_3[11]_add_58_OUT<3>.
 u_output_controller/Port_5_controller/Px_set_1[11]_Px_set_3[11]_add_58_OUT<5>.
 u_output_controller/Port_0_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_58_o_cy<5>.
 u_output_controller/Port_1_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_58_o_cy<5>.
 u_output_controller/Port_2_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_58_o_cy<5>.
 u_output_controller/Port_3_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_58_o_cy<5>.
 u_output_controller/Port_4_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_58_o_cy<5>.
 u_output_controller/Port_5_controller/Mcompar_GND_963_o_Px_set_1[11]_LessThan_58_o_cy<5>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<2>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<22>.
 u_ddr_to_bram_controller/I1_proc.count_buffer[31]_GND_993_o_add_52_OUT<8>.
 hdmi_input_1/input_decoder/dec_r/cbnd/rawdata_vld_rising.
 u_output_controller/Port_5_controller/Px_I_selector_p2.
 u_output_controller/Port_1_controller/Px_I_selector_p2.
 u_output_controller/Port_4_controller/Px_I_selector_p2.
 u_output_controller/Port_0_controller/Px_I_selector_p2.
 u_output_controller/Port_3_controller/Px_I_selector_p2.
 u_output_controller/Port_2_controller/Px_I_selector_p2.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<18>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<23>.
 u_BRAM_interface/Port4/Px_data_out_I0_S0<17>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<9>.
 u_BRAM_interface/Port1/Px_data_out_I1_S0<22>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<22>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<19>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<12>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<7>.
 u_BRAM_interface/Port4/Px_data_out_I1_S0<22>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<10>.
 u_BRAM_interface/Port1/Px_data_out_I0_S0<0>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<0>.
 u_BRAM_interface/Port1/Px_data_out_I0_S1<7>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<11>.
 u_BRAM_interface/Port4/Px_data_out_I0_S1<23>.
 u_output_controller/Port_4_controller/Mmux_Px_h_count_out31.
 u_output_controller/Port_4_controller/global_v_count[11]_PWR_178_o_equal_19_o.
 u_output_controller/Port_1_controller/global_v_count[11]_PWR_178_o_equal_19_o.
 u_output_controller/Port_5_controller/Mmux_Px_h_count_out31.
 u_output_controller/Port_5_controller/global_v_count[11]_PWR_178_o_equal_19_o.
 u_BRAM_interface/Port5/Px_data_out_I1_S1<4>.
 u_output_controller/P5_unload_done.
 u_BRAM_interface/Port5/Px_data_out_I0_S1<4>.
 u_BRAM_interface/Port5/Px_data_out_I1_S0<4>.
 u_BRAM_interface/Port0/Px_data_out_I1_S1<17>.
 u_BRAM_interface/Port0/Px_data_out_I1_S0<16>.
 u_BRAM_interface/Port5/Px_data_out_I1_S0<14>.
 u_output_controller/P0_unload_done.
 u_output_controller/Port_0_controller/global_v_count[11]_PWR_178_o_equal_19_o.
 u_BRAM_interface/Port0/Px_data_out_I1_S1<16>.
 u_BRAM_interface/Port0/Px_data_out_I1_S0<17>.
 u_output_controller/Port_0_controller/Mmux_Px_h_count_out31.
 u_output_controller/Port_3_controller/global_v_count[11]_PWR_178_o_equal_19_o.
 u_BRAM_interface/Port0/Px_data_out_I0_S1<16>.
 hdmi_output_0/red_encoder/N15.
 u_output_controller/P3_unload_done.
 u_output_controller/Port_3_controller/Mmux_Px_h_count_out31.
 u_output_controller/Port_2_controller/global_v_count[11]_PWR_178_o_equal_19_o.
 u_output_controller/P2_unload_done.
 hdmi_input_1/input_decoder/dec_r/raw5bit_q<4>.
 hdmi_input_1/input_decoder/dec_r/raw5bit<4>.
 u_output_controller/Port_1_controller/Mmux_Px_h_count_out31.
 u_output_controller/Port_0_controller/N01.
 u_output_controller/Port_1_controller/N01.
 u_output_controller/Port_3_controller/N01.
 u_output_controller/Port_5_controller/N01.
 u_output_controller/Port_2_controller/Mmux_Px_h_count_out31.
 u_output_controller/Port_4_controller/N01.
 u_output_controller/Port_4_controller/Px_conf[3]_Px_I_selector_p2_Mux_62_o1.
 u_output_controller/Port_1_controller/Px_conf[3]_Px_I_selector_p2_Mux_62_o1.
 u_output_controller/Port_5_controller/Px_conf[3]_Px_I_selector_p2_Mux_62_o1.
 u_BRAM_interface/Port0/Px_data_out_I0_S0<16>.
 u_BRAM_interface/Port0/Px_data_out_I0_S0<17>.
 u_output_controller/Port_0_controller/Px_conf[3]_Px_I_selector_p2_Mux_62_o1.
 u_output_controller/Port_3_controller/Px_conf[3]_Px_I_selector_p2_Mux_62_o1.
 u_output_controller/Port_2_controller/N01.
 u_output_controller/Port_2_controller/Px_conf[3]_Px_I_selector_p2_Mux_62_o1.


The following Nets are new/changed.
-----------------------------------
 u_output_controller/Port_1_controller/_n0197_inv1_cepot.
 u_output_controller/Port_4_controller/_n0197_inv1_cepot.
 u_output_controller/Port_0_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5>.
 u_output_controller/Port_1_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5>.
 u_output_controller/Port_2_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5>.
 u_output_controller/Port_3_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5>.
 u_output_controller/Port_4_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5>.
 u_output_controller/Port_5_controller/Mcompar_Px_set_1[11]_GND_963_o_LessThan_60_o_cy<5>.
 u_output_controller/Port_0_controller/Mcompar_Px_set_2[11]_GND_963_o_LessThan_57_o_cy<5>.
 u_output_controller/Port_1_controller/Mcompar_Px_set_2[11]_GND_963_o_LessThan_57_o_cy<5>.
 u_output_controller/Port_2_controller/Mcompar_Px_set_2[11]_GND_963_o_LessThan_57_o_cy<5>.
 u_output_controller/Port_3_controller/Mcompar_Px_set_2[11]_GND_963_o_LessThan_57_o_cy<5>.
 u_output_controller/Port_4_controller/Mcompar_Px_set_2[11]_GND_963_o_LessThan_57_o_cy<5>.
 u_output_controller/Port_5_controller/Mcompar_Px_set_2[11]_GND_963_o_LessThan_57_o_cy<5>.
 u_output_controller/Port_4_controller/_n01382.
 u_output_controller/Port_5_controller/_n01382.
 u_output_controller/Port_5_controller/_n0197_inv1_cepot.
 u_output_controller/Port_0_controller/_n0138.
 u_output_controller/Port_0_controller/_n0197_inv1_cepot.
 u_output_controller/Port_3_controller/_n0197_inv1_cepot.
 u_output_controller/Port_2_controller/_n0197_inv1_cepot.
 u_output_controller/Port_3_controller/_n01381.
 u_output_controller/Port_3_controller/_n01382.
 u_output_controller/Port_4_controller/_n01381.
 u_output_controller/Port_5_controller/_n01381.
 u_output_controller/Port_1_controller/_n01381.
 u_output_controller/Port_1_controller/_n01382.
 u_output_controller/Port_2_controller/_n01381.
 u_output_controller/Port_2_controller/_n01382.
 u_output_controller/Port_0_controller/_n0159_inv.
 u_output_controller/Port_0_controller/_n01381.
 u_output_controller/Port_0_controller/_n01382.
 u_output_controller/Port_4_controller/_n0159_inv.
 u_output_controller/Port_4_controller/_n0138.
 u_output_controller/Port_1_controller/_n0159_inv.
 u_output_controller/Port_1_controller/_n0138.
 u_output_controller/Port_5_controller/_n0159_inv.
 u_output_controller/Port_5_controller/_n0138.
 u_output_controller/Port_3_controller/_n0159_inv.
 u_output_controller/Port_3_controller/_n0138.
 u_output_controller/Port_2_controller/_n0159_inv.
 u_output_controller/Port_2_controller/_n0138.


The following Nets were partially guided.
-----------------------------------------
 global_pixel_clock.
 P5_BRAM_S_selector.
 P5_conf<1>.
 P5_conf<3>.
 P5_conf<2>.
 GCLK_i_BUFG.
 P1_BRAM_h_count<10>.
 P1_BRAM_h_count<9>.
 P1_BRAM_h_count<8>.
 u_output_controller/Port_1_controller/Px_conf[3]_Px_conf[3]_OR_276_o.
 u_output_controller/Port_1_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>1.
 hdmi_input_1/pclk_x2.
 P2_conf<1>.
 P2_conf<3>.
 P2_conf<2>.
 P2_BRAM_I_selector.
 hdmi_output_1/blue_encoder/ADDERTREE_INTERNAL_Madd_1.
 P1_data_out<6>.
 P1_conf<2>.
 P1_conf<3>.
 P1_conf<1>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<2>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<1>.
 u_BRAM_interface/Port2/Px_I1_S1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<0>.
 P2_conf<0>.
 u_output_controller/Port_2_controller/Px_conf[3]_Px_conf[3]_OR_276_o.
 P4_BRAM_S_selector.
 P4_data_out<1>.
 P4_conf<1>.
 P4_conf<3>.
 P4_conf<2>.
 global_v_count_pixel_out<8>.
 global_v_count_pixel_out<4>.
 global_v_count_pixel_out<5>.
 global_v_count_pixel_out<6>.
 global_v_count_pixel_out<7>.
 global_v_count_pixel_out<11>.
 global_v_count_pixel_out<10>.
 global_v_count_pixel_out<9>.
 hdmi_output_5/blue_encoder/ADDERTREE_INTERNAL_Madd_1.
 P0_conf<2>.
 P0_conf<3>.
 P0_conf<1>.
 P3_conf<1>.
 P3_conf<3>.
 P3_conf<2>.
 P5_data_out<1>.
 global_h_count_pixel_out<8>.
 global_h_count_pixel_out<7>.
 global_h_count_pixel_out<9>.
 global_h_count_pixel_out<10>.
 u_ddr_to_bram_controller/N6.
 u_ddr_to_bram_controller/Mcompar_GND_993_o_I1_proc.address_count[31]_LessThan_50_o_cy<4>.
 global_output_active_video.
 hdmi_input_1/input_decoder/dec_r/cbnd/rawdata_vld_inv.
 global_h_count_pixel_out<1>.
 u_output_controller/Port_0_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>.
 P4_conf<0>.
 P5_BRAM_h_count<10>.
 P5_BRAM_h_count<9>.
 P5_BRAM_h_count<8>.
 u_output_controller/Port_5_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>2.
 u_output_controller/Port_4_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>1.
 P4_BRAM_h_count<8>.
 u_output_controller/Port_3_controller/Px_v_count_out<10>.
 u_output_controller/Port_3_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>1.
 u_output_controller/Port_3_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>.
 u_output_controller/Port_3_controller/Px_v_count_out<8>.
 P3_BRAM_h_count<10>.
 P3_BRAM_h_count<9>.
 P3_BRAM_h_count<8>.
 u_output_controller/Port_3_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>2.
 u_output_controller/Port_3_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>11.
 u_output_controller/Port_2_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>1.
 P2_BRAM_h_count<9>.
 u_BRAM_interface/Port2/Px_S0_read.
 u_output_controller/Port_2_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>2.
 u_output_controller/Port_1_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>2.
 u_output_controller/Port_1_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>11.
 P0_BRAM_h_count<10>.
 P0_BRAM_h_count<9>.
 P0_BRAM_h_count<8>.
 u_output_controller/Port_0_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>2.
 u_output_controller/Port_0_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>11.
 P1_data_out<9>.
 P1_data_out<18>.
 P1_data_out<19>.
 u_output_controller/Port_4_controller/Px_conf[3]_Px_conf[3]_OR_276_o.
 P2_BRAM_h_count<6>.
 DDR_p4_rd_empty.
 Configuration_manager/_n0408_inv.
 P4_data_out<6>.
 Configuration_manager/_n0380_inv.
 hdmi_output_0/red_encoder/ADDERTREE_INTERNAL_Madd6_cy<0>.
 global_v_count_pixel_out<0>.
 global_v_count_pixel_out<2>.
 global_v_count_pixel_out<3>.
 global_v_count_pixel_out<1>.
 P3_conf<0>.
 u_BRAM_interface/Port1/Px_I0_S0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_
d1<0>.
 P1_conf<0>.
 Configuration_manager/_n0284_inv.
 P0_conf<0>.
 hdmi_output_0/red_encoder/data_pipeline<1>.
 hdmi_output_0/red_encoder/data_pipeline<3>.
 hdmi_output_0/red_encoder/data_pipeline<2>.
 hdmi_output_0/red_encoder/data_pipeline<0>.
 global_h_count_pixel_out<0>.
 global_h_count_pixel_out<2>.
 global_h_count_pixel_out<5>.
 global_h_count_pixel_out<4>.
 P0_BRAM_h_count<7>.
 P0_BRAM_h_count<6>.
 P0_BRAM_h_count<3>.
 P0_BRAM_h_count<2>.
 P0_BRAM_h_count<0>.
 p0_h_count_out_I1<8>.
 P1_BRAM_h_count<7>.
 P1_BRAM_h_count<6>.
 P1_BRAM_h_count<3>.
 P1_BRAM_h_count<2>.
 P1_BRAM_h_count<0>.
 P2_BRAM_h_count<3>.
 P3_BRAM_h_count<7>.
 P3_BRAM_h_count<6>.
 P3_BRAM_h_count<3>.
 P3_BRAM_h_count<2>.
 P3_BRAM_h_count<0>.
 P4_BRAM_h_count<6>.
 P4_BRAM_h_count<4>.
 P4_BRAM_h_count<3>.
 P4_BRAM_h_count<2>.
 P4_BRAM_h_count<0>.
 P5_BRAM_h_count<6>.
 P5_BRAM_h_count<5>.
 P5_BRAM_h_count<3>.
 P5_BRAM_h_count<2>.
 P1_set_2<9>.
 u_output_controller/Port_3_controller/Px_v_count_out<0>.
 u_output_controller/Port_3_controller/Px_v_count_out<1>.
 u_output_controller/Port_3_controller/Px_v_count_out<3>.
 P3_set_2<4>.
 u_output_controller/Port_3_controller/Px_v_count_out<4>.
 P3_set_2<5>.
 P3_set_2<6>.
 P3_set_2<7>.
 P3_set_2<8>.
 P3_set_2<9>.
 u_output_controller/Port_3_controller/Px_v_count_out<9>.
 P3_set_2<11>.
 P3_set_2<10>.
 u_output_controller/Port_4_controller/Px_v_count_out<4>.
 P4_set_2<10>.
 GPI_3<8>.
 GPI_3<9>.
 GPI_3<10>.
 GPI_3<11>.
 GPI_2<3>.
 GPI_2<2>.
 GPI_2<1>.
 GPI_2<0>.
 P2_set_1<10>.
 P3_set_1<5>.
 P4_set_1<8>.
 P4_set_1<9>.
 P5_set_1<5>.
 u_ddr_to_bram_controller/n0294<7>.
 u_ddr_to_bram_controller/n0294<8>.
 u_output_controller/Port_4_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>2.
 u_output_controller/Port_4_controller/global_v_count[11]_PWR_178_o_equal_19_o<11>11.
 GPI_3<0>.
 GPI_3<1>.
 GPI_3<2>.
 GPI_3<3>.
 GPI_2<4>.
 GPI_2<5>.
 GPI_2<6>.
 GPI_2<7>.
 hdmi_output_0/red_encoder/ADDERTREE_INTERNAL_Madd4_lut<0>.
 hdmi_output_0/red_encoder/GND_35_o_GND_35_o_OR_150_o1.
 hdmi_output_1/blue_encoder/ADDERTREE_INTERNAL_Madd2_lut<1>.
