/**
 * @file GemmMicroKernelMacrosFP32.h
 * @brief Macro-generated FP32 GEMM micro-kernels with explicit register allocation
 *
 * This file uses preprocessor macros to generate fully specialized FP32 micro-kernels
 * for each (ISA, TILE_M, TILE_N) combination, with explicit register variables
 * instead of arrays to guarantee no register spilling.
 *
 * Why macros instead of templates:
 * - Templates with constexpr unrolling cause 1+ hour compile times (tested)
 * - Macros generate explicit code at preprocessing (instant compilation)
 * - Explicit register names (c_0_0, c_0_1, ...) prevent array spilling
 * - Full control over FMA scheduling and register allocation
 *
 * Trade-offs:
 * - Longer compile times than simple loops (but much faster than constexpr)
 * - More preprocessor output (but not visible in IDE)
 * - Slightly larger binary (but better performance)
 *
 * For INT8 variant with different algorithm, see ../int8/GemmMicroKernelTemplateINT8.h
 *
 * @author David Sanftenberg
 * @date October 2025
 */

#pragma once

#include "../GemmMicroKernelMacros.h"
#include "../../SimdTraits.h"

namespace llaminar2
{
    namespace kernels
    {
        namespace gemm
        { // Changed from cpu to gemm to match GemmKernelTemplate

// ============================================================================
// MACRO-BASED MICRO-KERNEL GENERATOR
// ============================================================================
//
// This macro generates a complete micro-kernel class specialization for
// a specific (ISA, TILE_M, TILE_N) configuration with explicit registers.
//
// Generated code pattern (example for 8×6 AVX512):
//
// template <>
// class MicroKernelExplicit<AVX512Tag, 8, 6> {
//     __m512 c_0_0, c_0_1, c_0_2, c_0_3, c_0_4, c_0_5;  // Row 0
//     __m512 c_1_0, c_1_1, c_1_2, c_1_3, c_1_4, c_1_5;  // Row 1
//     ... (48 explicit __m512 registers total)
//
//     void compute(...) {
//         c_0_0 = _mm512_setzero_ps();  // Initialize
//         ...
//         for (int p = 0; p < k; p += 16) {
//             __m512 a_0 = _mm512_load_ps(A + 0*lda + p);
//             __m512 b_0 = _mm512_load_ps(B + 0*k + p);
//             ...
//             c_0_0 = _mm512_fmadd_ps(a_0, b_0, c_0_0);  // Explicit FMA
//             c_0_1 = _mm512_fmadd_ps(a_0, b_1, c_0_1);
//             ... (48 FMAs per iteration)
//         }
//         _mm512_store_ps(C + 0*ldc + 0*16, c_0_0);  // Store
//         ...
//     }
// };
// ============================================================================

// Helper macro to load all A rows
#define LOAD_A_ROWS_1(ptr, ld, offset) Vec a_0 = Traits::load((ptr) + 0 * (ld) + (offset))
#define LOAD_A_ROWS_2(ptr, ld, offset) \
    LOAD_A_ROWS_1(ptr, ld, offset);    \
    Vec a_1 = Traits::load((ptr) + 1 * (ld) + (offset))
#define LOAD_A_ROWS_4(ptr, ld, offset)                   \
    LOAD_A_ROWS_2(ptr, ld, offset);                      \
    Vec a_2 = Traits::load((ptr) + 2 * (ld) + (offset)); \
    Vec a_3 = Traits::load((ptr) + 3 * (ld) + (offset))
#define LOAD_A_ROWS_8(ptr, ld, offset)                   \
    LOAD_A_ROWS_4(ptr, ld, offset);                      \
    Vec a_4 = Traits::load((ptr) + 4 * (ld) + (offset)); \
    Vec a_5 = Traits::load((ptr) + 5 * (ld) + (offset)); \
    Vec a_6 = Traits::load((ptr) + 6 * (ld) + (offset)); \
    Vec a_7 = Traits::load((ptr) + 7 * (ld) + (offset))
#define LOAD_A_ROWS_16(ptr, ld, offset)                    \
    LOAD_A_ROWS_8(ptr, ld, offset);                        \
    Vec a_8 = Traits::load((ptr) + 8 * (ld) + (offset));   \
    Vec a_9 = Traits::load((ptr) + 9 * (ld) + (offset));   \
    Vec a_10 = Traits::load((ptr) + 10 * (ld) + (offset)); \
    Vec a_11 = Traits::load((ptr) + 11 * (ld) + (offset)); \
    Vec a_12 = Traits::load((ptr) + 12 * (ld) + (offset)); \
    Vec a_13 = Traits::load((ptr) + 13 * (ld) + (offset)); \
    Vec a_14 = Traits::load((ptr) + 14 * (ld) + (offset)); \
    Vec a_15 = Traits::load((ptr) + 15 * (ld) + (offset))

// Macro to load all B columns
#define LOAD_B_COLS_1(ptr, k, offset) Vec b_0 = Traits::load((ptr) + 0 * (k) + (offset))
#define LOAD_B_COLS_2(ptr, k, offset) \
    LOAD_B_COLS_1(ptr, k, offset);    \
    Vec b_1 = Traits::load((ptr) + 1 * (k) + (offset))
#define LOAD_B_COLS_4(ptr, k, offset)                   \
    LOAD_B_COLS_2(ptr, k, offset);                      \
    Vec b_2 = Traits::load((ptr) + 2 * (k) + (offset)); \
    Vec b_3 = Traits::load((ptr) + 3 * (k) + (offset))
#define LOAD_B_COLS_6(ptr, k, offset)                   \
    LOAD_B_COLS_4(ptr, k, offset);                      \
    Vec b_4 = Traits::load((ptr) + 4 * (k) + (offset)); \
    Vec b_5 = Traits::load((ptr) + 5 * (k) + (offset))

// Macro to reduce and store all accumulators
#define REDUCE_TILE_1_1(out) (out)[0] = Traits::reduce_add(c_0_0)
#define REDUCE_TILE_1_2(out) \
    REDUCE_TILE_1_1(out);    \
    (out)[1] = Traits::reduce_add(c_0_1)
#define REDUCE_TILE_1_4(out)              \
    REDUCE_TILE_1_2(out);                 \
    (out)[2] = Traits::reduce_add(c_0_2); \
    (out)[3] = Traits::reduce_add(c_0_3)

#define REDUCE_TILE_2_1(out) \
    REDUCE_TILE_1_1(out);    \
    (out)[1] = Traits::reduce_add(c_1_0)
#define REDUCE_TILE_2_2(out)              \
    (out)[0] = Traits::reduce_add(c_0_0); \
    (out)[1] = Traits::reduce_add(c_0_1); \
    (out)[2] = Traits::reduce_add(c_1_0); \
    (out)[3] = Traits::reduce_add(c_1_1)
#define REDUCE_TILE_2_4(out)              \
    (out)[0] = Traits::reduce_add(c_0_0); \
    (out)[1] = Traits::reduce_add(c_0_1); \
    (out)[2] = Traits::reduce_add(c_0_2); \
    (out)[3] = Traits::reduce_add(c_0_3); \
    (out)[4] = Traits::reduce_add(c_1_0); \
    (out)[5] = Traits::reduce_add(c_1_1); \
    (out)[6] = Traits::reduce_add(c_1_2); \
    (out)[7] = Traits::reduce_add(c_1_3)

#define REDUCE_TILE_4_1(out)              \
    (out)[0] = Traits::reduce_add(c_0_0); \
    (out)[1] = Traits::reduce_add(c_1_0); \
    (out)[2] = Traits::reduce_add(c_2_0); \
    (out)[3] = Traits::reduce_add(c_3_0)
#define REDUCE_TILE_4_2(out)              \
    (out)[0] = Traits::reduce_add(c_0_0); \
    (out)[1] = Traits::reduce_add(c_0_1); \
    (out)[2] = Traits::reduce_add(c_1_0); \
    (out)[3] = Traits::reduce_add(c_1_1); \
    (out)[4] = Traits::reduce_add(c_2_0); \
    (out)[5] = Traits::reduce_add(c_2_1); \
    (out)[6] = Traits::reduce_add(c_3_0); \
    (out)[7] = Traits::reduce_add(c_3_1)
#define REDUCE_TILE_4_4(out)               \
    (out)[0] = Traits::reduce_add(c_0_0);  \
    (out)[1] = Traits::reduce_add(c_0_1);  \
    (out)[2] = Traits::reduce_add(c_0_2);  \
    (out)[3] = Traits::reduce_add(c_0_3);  \
    (out)[4] = Traits::reduce_add(c_1_0);  \
    (out)[5] = Traits::reduce_add(c_1_1);  \
    (out)[6] = Traits::reduce_add(c_1_2);  \
    (out)[7] = Traits::reduce_add(c_1_3);  \
    (out)[8] = Traits::reduce_add(c_2_0);  \
    (out)[9] = Traits::reduce_add(c_2_1);  \
    (out)[10] = Traits::reduce_add(c_2_2); \
    (out)[11] = Traits::reduce_add(c_2_3); \
    (out)[12] = Traits::reduce_add(c_3_0); \
    (out)[13] = Traits::reduce_add(c_3_1); \
    (out)[14] = Traits::reduce_add(c_3_2); \
    (out)[15] = Traits::reduce_add(c_3_3)

#define REDUCE_TILE_8_2(out)               \
    (out)[0] = Traits::reduce_add(c_0_0);  \
    (out)[1] = Traits::reduce_add(c_0_1);  \
    (out)[2] = Traits::reduce_add(c_1_0);  \
    (out)[3] = Traits::reduce_add(c_1_1);  \
    (out)[4] = Traits::reduce_add(c_2_0);  \
    (out)[5] = Traits::reduce_add(c_2_1);  \
    (out)[6] = Traits::reduce_add(c_3_0);  \
    (out)[7] = Traits::reduce_add(c_3_1);  \
    (out)[8] = Traits::reduce_add(c_4_0);  \
    (out)[9] = Traits::reduce_add(c_4_1);  \
    (out)[10] = Traits::reduce_add(c_5_0); \
    (out)[11] = Traits::reduce_add(c_5_1); \
    (out)[12] = Traits::reduce_add(c_6_0); \
    (out)[13] = Traits::reduce_add(c_6_1); \
    (out)[14] = Traits::reduce_add(c_7_0); \
    (out)[15] = Traits::reduce_add(c_7_1)

#define REDUCE_TILE_8_4(out)               \
    (out)[0] = Traits::reduce_add(c_0_0);  \
    (out)[1] = Traits::reduce_add(c_0_1);  \
    (out)[2] = Traits::reduce_add(c_0_2);  \
    (out)[3] = Traits::reduce_add(c_0_3);  \
    (out)[4] = Traits::reduce_add(c_1_0);  \
    (out)[5] = Traits::reduce_add(c_1_1);  \
    (out)[6] = Traits::reduce_add(c_1_2);  \
    (out)[7] = Traits::reduce_add(c_1_3);  \
    (out)[8] = Traits::reduce_add(c_2_0);  \
    (out)[9] = Traits::reduce_add(c_2_1);  \
    (out)[10] = Traits::reduce_add(c_2_2); \
    (out)[11] = Traits::reduce_add(c_2_3); \
    (out)[12] = Traits::reduce_add(c_3_0); \
    (out)[13] = Traits::reduce_add(c_3_1); \
    (out)[14] = Traits::reduce_add(c_3_2); \
    (out)[15] = Traits::reduce_add(c_3_3); \
    (out)[16] = Traits::reduce_add(c_4_0); \
    (out)[17] = Traits::reduce_add(c_4_1); \
    (out)[18] = Traits::reduce_add(c_4_2); \
    (out)[19] = Traits::reduce_add(c_4_3); \
    (out)[20] = Traits::reduce_add(c_5_0); \
    (out)[21] = Traits::reduce_add(c_5_1); \
    (out)[22] = Traits::reduce_add(c_5_2); \
    (out)[23] = Traits::reduce_add(c_5_3); \
    (out)[24] = Traits::reduce_add(c_6_0); \
    (out)[25] = Traits::reduce_add(c_6_1); \
    (out)[26] = Traits::reduce_add(c_6_2); \
    (out)[27] = Traits::reduce_add(c_6_3); \
    (out)[28] = Traits::reduce_add(c_7_0); \
    (out)[29] = Traits::reduce_add(c_7_1); \
    (out)[30] = Traits::reduce_add(c_7_2); \
    (out)[31] = Traits::reduce_add(c_7_3)

#define REDUCE_TILE_8_6(out)               \
    (out)[0] = Traits::reduce_add(c_0_0);  \
    (out)[1] = Traits::reduce_add(c_0_1);  \
    (out)[2] = Traits::reduce_add(c_0_2);  \
    (out)[3] = Traits::reduce_add(c_0_3);  \
    (out)[4] = Traits::reduce_add(c_0_4);  \
    (out)[5] = Traits::reduce_add(c_0_5);  \
    (out)[6] = Traits::reduce_add(c_1_0);  \
    (out)[7] = Traits::reduce_add(c_1_1);  \
    (out)[8] = Traits::reduce_add(c_1_2);  \
    (out)[9] = Traits::reduce_add(c_1_3);  \
    (out)[10] = Traits::reduce_add(c_1_4); \
    (out)[11] = Traits::reduce_add(c_1_5); \
    (out)[12] = Traits::reduce_add(c_2_0); \
    (out)[13] = Traits::reduce_add(c_2_1); \
    (out)[14] = Traits::reduce_add(c_2_2); \
    (out)[15] = Traits::reduce_add(c_2_3); \
    (out)[16] = Traits::reduce_add(c_2_4); \
    (out)[17] = Traits::reduce_add(c_2_5); \
    (out)[18] = Traits::reduce_add(c_3_0); \
    (out)[19] = Traits::reduce_add(c_3_1); \
    (out)[20] = Traits::reduce_add(c_3_2); \
    (out)[21] = Traits::reduce_add(c_3_3); \
    (out)[22] = Traits::reduce_add(c_3_4); \
    (out)[23] = Traits::reduce_add(c_3_5); \
    (out)[24] = Traits::reduce_add(c_4_0); \
    (out)[25] = Traits::reduce_add(c_4_1); \
    (out)[26] = Traits::reduce_add(c_4_2); \
    (out)[27] = Traits::reduce_add(c_4_3); \
    (out)[28] = Traits::reduce_add(c_4_4); \
    (out)[29] = Traits::reduce_add(c_4_5); \
    (out)[30] = Traits::reduce_add(c_5_0); \
    (out)[31] = Traits::reduce_add(c_5_1); \
    (out)[32] = Traits::reduce_add(c_5_2); \
    (out)[33] = Traits::reduce_add(c_5_3); \
    (out)[34] = Traits::reduce_add(c_5_4); \
    (out)[35] = Traits::reduce_add(c_5_5); \
    (out)[36] = Traits::reduce_add(c_6_0); \
    (out)[37] = Traits::reduce_add(c_6_1); \
    (out)[38] = Traits::reduce_add(c_6_2); \
    (out)[39] = Traits::reduce_add(c_6_3); \
    (out)[40] = Traits::reduce_add(c_6_4); \
    (out)[41] = Traits::reduce_add(c_6_5); \
    (out)[42] = Traits::reduce_add(c_7_0); \
    (out)[43] = Traits::reduce_add(c_7_1); \
    (out)[44] = Traits::reduce_add(c_7_2); \
    (out)[45] = Traits::reduce_add(c_7_3); \
    (out)[46] = Traits::reduce_add(c_7_4); \
    (out)[47] = Traits::reduce_add(c_7_5)

#define REDUCE_TILE_16_2(out)               \
    (out)[0] = Traits::reduce_add(c_0_0);   \
    (out)[1] = Traits::reduce_add(c_0_1);   \
    (out)[2] = Traits::reduce_add(c_1_0);   \
    (out)[3] = Traits::reduce_add(c_1_1);   \
    (out)[4] = Traits::reduce_add(c_2_0);   \
    (out)[5] = Traits::reduce_add(c_2_1);   \
    (out)[6] = Traits::reduce_add(c_3_0);   \
    (out)[7] = Traits::reduce_add(c_3_1);   \
    (out)[8] = Traits::reduce_add(c_4_0);   \
    (out)[9] = Traits::reduce_add(c_4_1);   \
    (out)[10] = Traits::reduce_add(c_5_0);  \
    (out)[11] = Traits::reduce_add(c_5_1);  \
    (out)[12] = Traits::reduce_add(c_6_0);  \
    (out)[13] = Traits::reduce_add(c_6_1);  \
    (out)[14] = Traits::reduce_add(c_7_0);  \
    (out)[15] = Traits::reduce_add(c_7_1);  \
    (out)[16] = Traits::reduce_add(c_8_0);  \
    (out)[17] = Traits::reduce_add(c_8_1);  \
    (out)[18] = Traits::reduce_add(c_9_0);  \
    (out)[19] = Traits::reduce_add(c_9_1);  \
    (out)[20] = Traits::reduce_add(c_10_0); \
    (out)[21] = Traits::reduce_add(c_10_1); \
    (out)[22] = Traits::reduce_add(c_11_0); \
    (out)[23] = Traits::reduce_add(c_11_1); \
    (out)[24] = Traits::reduce_add(c_12_0); \
    (out)[25] = Traits::reduce_add(c_12_1); \
    (out)[26] = Traits::reduce_add(c_13_0); \
    (out)[27] = Traits::reduce_add(c_13_1); \
    (out)[28] = Traits::reduce_add(c_14_0); \
    (out)[29] = Traits::reduce_add(c_14_1); \
    (out)[30] = Traits::reduce_add(c_15_0); \
    (out)[31] = Traits::reduce_add(c_15_1)

#define REDUCE_TILE_16_4(out)               \
    (out)[0] = Traits::reduce_add(c_0_0);   \
    (out)[1] = Traits::reduce_add(c_0_1);   \
    (out)[2] = Traits::reduce_add(c_0_2);   \
    (out)[3] = Traits::reduce_add(c_0_3);   \
    (out)[4] = Traits::reduce_add(c_1_0);   \
    (out)[5] = Traits::reduce_add(c_1_1);   \
    (out)[6] = Traits::reduce_add(c_1_2);   \
    (out)[7] = Traits::reduce_add(c_1_3);   \
    (out)[8] = Traits::reduce_add(c_2_0);   \
    (out)[9] = Traits::reduce_add(c_2_1);   \
    (out)[10] = Traits::reduce_add(c_2_2);  \
    (out)[11] = Traits::reduce_add(c_2_3);  \
    (out)[12] = Traits::reduce_add(c_3_0);  \
    (out)[13] = Traits::reduce_add(c_3_1);  \
    (out)[14] = Traits::reduce_add(c_3_2);  \
    (out)[15] = Traits::reduce_add(c_3_3);  \
    (out)[16] = Traits::reduce_add(c_4_0);  \
    (out)[17] = Traits::reduce_add(c_4_1);  \
    (out)[18] = Traits::reduce_add(c_4_2);  \
    (out)[19] = Traits::reduce_add(c_4_3);  \
    (out)[20] = Traits::reduce_add(c_5_0);  \
    (out)[21] = Traits::reduce_add(c_5_1);  \
    (out)[22] = Traits::reduce_add(c_5_2);  \
    (out)[23] = Traits::reduce_add(c_5_3);  \
    (out)[24] = Traits::reduce_add(c_6_0);  \
    (out)[25] = Traits::reduce_add(c_6_1);  \
    (out)[26] = Traits::reduce_add(c_6_2);  \
    (out)[27] = Traits::reduce_add(c_6_3);  \
    (out)[28] = Traits::reduce_add(c_7_0);  \
    (out)[29] = Traits::reduce_add(c_7_1);  \
    (out)[30] = Traits::reduce_add(c_7_2);  \
    (out)[31] = Traits::reduce_add(c_7_3);  \
    (out)[32] = Traits::reduce_add(c_8_0);  \
    (out)[33] = Traits::reduce_add(c_8_1);  \
    (out)[34] = Traits::reduce_add(c_8_2);  \
    (out)[35] = Traits::reduce_add(c_8_3);  \
    (out)[36] = Traits::reduce_add(c_9_0);  \
    (out)[37] = Traits::reduce_add(c_9_1);  \
    (out)[38] = Traits::reduce_add(c_9_2);  \
    (out)[39] = Traits::reduce_add(c_9_3);  \
    (out)[40] = Traits::reduce_add(c_10_0); \
    (out)[41] = Traits::reduce_add(c_10_1); \
    (out)[42] = Traits::reduce_add(c_10_2); \
    (out)[43] = Traits::reduce_add(c_10_3); \
    (out)[44] = Traits::reduce_add(c_11_0); \
    (out)[45] = Traits::reduce_add(c_11_1); \
    (out)[46] = Traits::reduce_add(c_11_2); \
    (out)[47] = Traits::reduce_add(c_11_3); \
    (out)[48] = Traits::reduce_add(c_12_0); \
    (out)[49] = Traits::reduce_add(c_12_1); \
    (out)[50] = Traits::reduce_add(c_12_2); \
    (out)[51] = Traits::reduce_add(c_12_3); \
    (out)[52] = Traits::reduce_add(c_13_0); \
    (out)[53] = Traits::reduce_add(c_13_1); \
    (out)[54] = Traits::reduce_add(c_13_2); \
    (out)[55] = Traits::reduce_add(c_13_3); \
    (out)[56] = Traits::reduce_add(c_14_0); \
    (out)[57] = Traits::reduce_add(c_14_1); \
    (out)[58] = Traits::reduce_add(c_14_2); \
    (out)[59] = Traits::reduce_add(c_14_3); \
    (out)[60] = Traits::reduce_add(c_15_0); \
    (out)[61] = Traits::reduce_add(c_15_1); \
    (out)[62] = Traits::reduce_add(c_15_2); \
    (out)[63] = Traits::reduce_add(c_15_3)

#define DEFINE_MICROKERNEL_EXPLICIT(ISA_TAG, ISA_PREFIX, M, N)                                                     \
    template <>                                                                                                    \
    class MicroKernelExplicit<ISA_TAG, M, N>                                                                       \
    {                                                                                                              \
    public:                                                                                                        \
        using Traits = simd::SimdTraits<ISA_TAG>;                                                                  \
        using Vec = typename Traits::VectorType;                                                                   \
        static constexpr int kWidth = Traits::vector_width;                                                        \
        static constexpr int TILE_M = M;                                                                           \
        static constexpr int TILE_N = N;                                                                           \
                                                                                                                   \
        /* Declare explicit accumulator registers as class members */                                              \
        DECLARE_ACCS_##M##_##N();                                                                                  \
                                                                                                                   \
        __attribute__((always_inline)) inline void zero()                                                          \
        {                                                                                                          \
            /* Re-initialize all accumulators */                                                                   \
            DECLARE_ACCS_##M##_##N();                                                                              \
        }                                                                                                          \
                                                                                                                   \
        __attribute__((always_inline)) inline void accumulate(const float *__restrict__ A_panel,                   \
                                                              const float *__restrict__ B_panel,                   \
                                                              int k_panel, int offset)                             \
        {                                                                                                          \
            /* Load A rows and B columns */                                                                        \
            LOAD_A_ROWS_##M(A_panel, k_panel, offset);                                                             \
            LOAD_B_COLS_##N(B_panel, k_panel, offset);                                                             \
                                                                                                                   \
            /* Outer product FMA (TILE_M × TILE_N operations) */                                                   \
            FMA_TILE_##M##_##N();                                                                                  \
        }                                                                                                          \
                                                                                                                   \
        __attribute__((always_inline)) inline void reduce(float *C_tile) const                                     \
        {                                                                                                          \
            /* Reduce all accumulators and store to row-major output */                                            \
            REDUCE_TILE_##M##_##N(C_tile);                                                                         \
        }                                                                                                          \
                                                                                                                   \
        __attribute__((always_inline)) inline void reduce_accumulate(float *C_tile, float alpha, float beta) const \
        {                                                                                                          \
            /* Reduce with alpha/beta scaling: C = alpha * reduced + beta * C */                                   \
            REDUCE_ACCUMULATE_TILE_##M##_##N(C_tile, alpha, beta);                                                 \
        }                                                                                                          \
    };

            // ============================================================================
            // MICRO-KERNEL TEMPLATE (generic fallback + macro specializations)
            // ============================================================================

            /**
             * @brief Generic micro-kernel template (loop-based fallback)
             *
             * This generic version is used for tile sizes without explicit specializations.
             * It uses loop-based accumulation (slower due to potential register spilling)
             * but provides full flexibility for arbitrary tile sizes.
             *
             * Macro specializations below override this for common high-performance configs.
             */
            template <typename ISA, int TILE_M, int TILE_N>
            class MicroKernelExplicit
            {
            public:
                using Traits = simd::SimdTraits<ISA>;
                using Vec = typename Traits::VectorType;
                static constexpr int kWidth = Traits::vector_width;

            private:
                // Accumulator array (stored as member variables)
                Vec accumulators_[TILE_M][TILE_N];

            public:
                /**
                 * @brief Zero all accumulator registers
                 */
                __attribute__((always_inline)) inline void zero()
                {
                    for (int i = 0; i < TILE_M; ++i)
                    {
                        for (int j = 0; j < TILE_N; ++j)
                        {
                            accumulators_[i][j] = Traits::zero();
                        }
                    }
                }

                /**
                 * @brief Accumulate one K-step with outer product
                 *
                 * Performs: accumulators[i][j] += A[i, k_offset:k_offset+kWidth] * B[k_offset:k_offset+kWidth, j]
                 *
                 * @param A Pointer to start of A matrix panel (M × K)
                 * @param B Pointer to start of B matrix panel (K × N, column-major)
                 * @param k Total K dimension
                 * @param offset Current K offset within panel
                 */
                __attribute__((always_inline)) inline void accumulate(const float *A, const float *B, int k, int offset)
                {
                    // Load A rows
                    Vec a_vecs[TILE_M];
                    for (int i = 0; i < TILE_M; ++i)
                    {
                        a_vecs[i] = Traits::load(A + i * k + offset);
                    }

                    // Load B columns
                    Vec b_vecs[TILE_N];
                    for (int j = 0; j < TILE_N; ++j)
                    {
                        b_vecs[j] = Traits::load(B + j * k + offset);
                    }

                    // Outer product FMA
                    for (int i = 0; i < TILE_M; ++i)
                    {
                        for (int j = 0; j < TILE_N; ++j)
                        {
                            accumulators_[i][j] = Traits::fmadd(a_vecs[i], b_vecs[j], accumulators_[i][j]);
                        }
                    }
                }

                /**
                 * @brief Reduce accumulators to scalars and store
                 *
                 * Performs horizontal reduction on each accumulator vector and stores to C_tile.
                 *
                 * @param C_tile Output buffer (TILE_M × TILE_N floats, row-major)
                 */
                __attribute__((always_inline)) inline void reduce(float *C_tile) const
                {
                    for (int i = 0; i < TILE_M; ++i)
                    {
                        for (int j = 0; j < TILE_N; ++j)
                        {
                            C_tile[i * TILE_N + j] = Traits::reduce_add(accumulators_[i][j]);
                        }
                    }
                }

                /**
                 * @brief Reduce accumulators with alpha/beta scaling
                 *
                 * Performs: C_tile[i,j] = alpha * (reduced accumulator[i,j]) + beta * C_tile[i,j]
                 *
                 * @param C_tile Output buffer (TILE_M × TILE_N floats, row-major)
                 * @param alpha Scaling factor for computed result
                 * @param beta Scaling factor for existing C values
                 */
                __attribute__((always_inline)) inline void reduce_accumulate(float *C_tile, float alpha, float beta) const
                {
                    for (int i = 0; i < TILE_M; ++i)
                    {
                        for (int j = 0; j < TILE_N; ++j)
                        {
                            const int idx = i * TILE_N + j;
                            float reduced = Traits::reduce_add(accumulators_[i][j]);
                            C_tile[idx] = alpha * reduced + beta * C_tile[idx];
                        }
                    }
                }
            };

            // ============================================================================
            // EXPLICIT SPECIALIZATIONS - AVX512
            // ============================================================================

#ifdef __AVX512F__

            using simd::AVX512Tag;

            // High-priority specializations (most common in auto-tuner)
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 8, 6)  // L1Opt configuration
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 16, 4) // Common auto-selected
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 16, 2) // Common for narrow matrices

            // Medium tile sizes
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 8, 4)
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 8, 2)
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 4, 4)
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 4, 2)

            // Small tile sizes (single token, memory bound)
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 2, 4)
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 2, 2)
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 1, 4)
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 1, 2)
            DEFINE_MICROKERNEL_EXPLICIT(AVX512Tag, avx512, 1, 1)

#endif // __AVX512F__

            // ============================================================================
            // EXPLICIT SPECIALIZATIONS - AVX2
            // ============================================================================

#ifdef __AVX2__

            using simd::AVX2Tag;

            // High-priority AVX2 specializations (8-wide vectors)
            DEFINE_MICROKERNEL_EXPLICIT(AVX2Tag, avx2, 8, 4) // Common for AVX2
            DEFINE_MICROKERNEL_EXPLICIT(AVX2Tag, avx2, 16, 4)
            DEFINE_MICROKERNEL_EXPLICIT(AVX2Tag, avx2, 16, 2)

            // Medium tile sizes
            DEFINE_MICROKERNEL_EXPLICIT(AVX2Tag, avx2, 8, 2)
            DEFINE_MICROKERNEL_EXPLICIT(AVX2Tag, avx2, 4, 4)
            DEFINE_MICROKERNEL_EXPLICIT(AVX2Tag, avx2, 4, 2)

            // Small tile sizes
            DEFINE_MICROKERNEL_EXPLICIT(AVX2Tag, avx2, 2, 4)
            DEFINE_MICROKERNEL_EXPLICIT(AVX2Tag, avx2, 2, 2)
            DEFINE_MICROKERNEL_EXPLICIT(AVX2Tag, avx2, 1, 4)
            DEFINE_MICROKERNEL_EXPLICIT(AVX2Tag, avx2, 1, 2)

#endif // __AVX2__

            // ============================================================================
            // USAGE NOTES
            // ============================================================================
            //
            // This replaces the old MicroKernel.h template-based approach with:
            //
            // Before (MicroKernel.h):
            //   template <typename ISA, int M, int N>
            //   class MicroKernel {
            //       Vec accumulators_[M][N];  // May spill to memory!
            //       ...
            //   };
            //
            // After (MicroKernelExplicit.h):
            //   template <> class MicroKernelExplicit<AVX512Tag, 8, 6> {
            //       __m512 c_0_0, c_0_1, ..., c_7_5;  // Explicit registers (no spilling)
            //       ...
            //   };
            //
            // Migration path:
            // 1. Include MicroKernelExplicit.h instead of MicroKernel.h
            // 2. Change MicroKernel<ISA, M, N> → MicroKernelExplicit<ISA, M, N>
            // 3. Rebuild and benchmark
            // 4. Expected: 2-5× speedup for large workloads (666 GFLOPS target)
            //
            // Compile time impact:
            // - Macro expansion adds ~500ms per specialization during preprocessing
            // - Total for 25 specializations: ~12 seconds (vs 1+ hour for constexpr templates)
            // - Binary size increase: ~50KB per specialization (acceptable)
            //
            // ============================================================================

        } // namespace gemm
    } // namespace kernels
} // namespace llaminar2
