// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

// DATE "10/10/2021 05:50:09"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	MAX10_CLK1_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	MAX10_CLK1_50;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
input 	[1:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \KEY[1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ;
wire \u0|cpu|cpu|i_read_nxt~0_combout ;
wire \u0|cpu|cpu|i_read~q ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout ;
wire \u0|rst_controller|r_sync_rst_chain~1_combout ;
wire \u0|rst_controller|always2~0_combout ;
wire \u0|rst_controller|r_early_rst~q ;
wire \u0|mm_interconnect_0|router_001|Equal1~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ;
wire \u0|cpu|cpu|E_new_inst~feeder_combout ;
wire \u0|cpu|cpu|E_new_inst~q ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.100~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~22_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[36]~21_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~20_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[35]~6_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~23_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~24_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~25_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[0]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~11_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~16_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \u0|cpu|cpu|D_ctrl_mem8~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ;
wire \u0|cpu|cpu|Equal0~7_combout ;
wire \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ;
wire \u0|cpu|cpu|Equal62~6_combout ;
wire \u0|cpu|cpu|Equal62~5_combout ;
wire \u0|cpu|cpu|Equal62~12_combout ;
wire \u0|cpu|cpu|Equal0~3_combout ;
wire \u0|cpu|cpu|D_op_opx_rsv17~0_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ;
wire \u0|cpu|cpu|D_op_opx_rsv63~4_combout ;
wire \u0|cpu|cpu|D_op_opx_rsv63~5_combout ;
wire \u0|cpu|cpu|Equal62~1_combout ;
wire \u0|cpu|cpu|Equal62~10_combout ;
wire \u0|cpu|cpu|Equal62~13_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ;
wire \u0|cpu|cpu|Equal62~3_combout ;
wire \u0|cpu|cpu|Equal62~9_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ;
wire \u0|cpu|cpu|Equal0~15_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ;
wire \u0|cpu|cpu|Equal62~8_combout ;
wire \u0|cpu|cpu|Equal62~4_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \u0|cpu|cpu|D_op_opx_rsv00~2_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ;
wire \u0|cpu|cpu|Equal62~2_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ;
wire \u0|cpu|cpu|Equal62~11_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ;
wire \u0|cpu|cpu|Equal0~17_combout ;
wire \u0|cpu|cpu|Equal0~11_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_force_xor~14_combout ;
wire \u0|cpu|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \u0|cpu|cpu|Equal0~16_combout ;
wire \u0|cpu|cpu|Equal0~9_combout ;
wire \u0|cpu|cpu|Equal0~12_combout ;
wire \u0|cpu|cpu|D_ctrl_exception~0_combout ;
wire \u0|cpu|cpu|D_ctrl_exception~1_combout ;
wire \u0|cpu|cpu|D_ctrl_exception~2_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~7_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[0]~1 ;
wire \u0|cpu|cpu|F_pc_plus_one[1]~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~26_combout ;
wire \u0|cpu|cpu|F_iw[27]~43_combout ;
wire \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ;
wire \u0|cpu|cpu|D_ctrl_mem16~0_combout ;
wire \u0|cpu|cpu|d_byteenable[2]~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~6_combout ;
wire \u0|cpu|cpu|Equal0~13_combout ;
wire \u0|cpu|cpu|D_ctrl_b_is_dst~0_combout ;
wire \u0|cpu|cpu|D_ctrl_b_is_dst~1_combout ;
wire \u0|cpu|cpu|D_ctrl_b_is_dst~2_combout ;
wire \u0|cpu|cpu|R_src2_use_imm~0_combout ;
wire \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout ;
wire \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ;
wire \u0|cpu|cpu|R_src2_use_imm~1_combout ;
wire \u0|cpu|cpu|R_src2_use_imm~q ;
wire \u0|cpu|cpu|R_src2_lo[6]~16_combout ;
wire \u0|cpu|cpu|Equal0~10_combout ;
wire \u0|cpu|cpu|D_ctrl_logic~0_combout ;
wire \u0|cpu|cpu|Equal0~8_combout ;
wire \u0|cpu|cpu|D_ctrl_logic~combout ;
wire \u0|cpu|cpu|R_ctrl_logic~q ;
wire \u0|cpu|cpu|Equal0~4_combout ;
wire \u0|cpu|cpu|Equal0~5_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_force_xor~11_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_force_xor~13_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_force_xor~10_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_force_xor~12_combout ;
wire \u0|cpu|cpu|D_logic_op_raw[1]~0_combout ;
wire \u0|cpu|cpu|D_logic_op[1]~0_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[3]~7 ;
wire \u0|cpu|cpu|F_pc_plus_one[4]~8_combout ;
wire \u0|cpu|cpu|Add1~29_combout ;
wire \u0|cpu|cpu|Add1~30_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~15_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~14_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~3_combout ;
wire \u0|cpu|cpu|D_ctrl_mem16~1_combout ;
wire \u0|cpu|cpu|D_ctrl_mem8~1_combout ;
wire \u0|cpu|cpu|D_ctrl_retaddr~6_combout ;
wire \u0|cpu|cpu|D_ctrl_retaddr~7_combout ;
wire \u0|cpu|cpu|Equal62~14_combout ;
wire \u0|cpu|cpu|D_ctrl_retaddr~3_combout ;
wire \u0|cpu|cpu|D_ctrl_retaddr~4_combout ;
wire \u0|cpu|cpu|D_ctrl_retaddr~1_combout ;
wire \u0|cpu|cpu|D_ctrl_retaddr~0_combout ;
wire \u0|cpu|cpu|D_ctrl_retaddr~2_combout ;
wire \u0|cpu|cpu|D_ctrl_force_src2_zero~6_combout ;
wire \u0|cpu|cpu|D_ctrl_force_src2_zero~7_combout ;
wire \u0|cpu|cpu|D_ctrl_retaddr~5_combout ;
wire \u0|cpu|cpu|D_ctrl_retaddr~8_combout ;
wire \u0|cpu|cpu|R_ctrl_retaddr~q ;
wire \u0|cpu|cpu|R_src1~31_combout ;
wire \u0|cpu|cpu|D_ctrl_jmp_direct~1_combout ;
wire \u0|cpu|cpu|R_ctrl_jmp_direct~q ;
wire \u0|cpu|cpu|D_ctrl_ld~2_combout ;
wire \u0|cpu|cpu|D_ctrl_ld_signed~0_combout ;
wire \u0|cpu|cpu|D_ctrl_ld~3_combout ;
wire \u0|cpu|cpu|R_ctrl_ld~q ;
wire \u0|cpu|cpu|D_op_rdctl~combout ;
wire \u0|cpu|cpu|R_ctrl_rd_ctl_reg~q ;
wire \u0|cpu|cpu|E_alu_result~0_combout ;
wire \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~10_combout ;
wire \u0|mm_interconnect_0|router|Equal6~0_combout ;
wire \u0|mm_interconnect_0|router|Equal4~0_combout ;
wire \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~10_combout ;
wire \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~8_combout ;
wire \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout ;
wire \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][77]~q ;
wire \u0|cpu|cpu|d_read_nxt~combout ;
wire \u0|cpu|cpu|d_read~q ;
wire \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ;
wire \u0|mm_interconnect_0|router|Equal2~2_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][79]~q ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|always0~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q ;
wire \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ;
wire \u0|mm_interconnect_0|router|Equal4~1_combout ;
wire \u0|mm_interconnect_0|router|Equal8~0_combout ;
wire \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|hex0|always0~0_combout ;
wire \u0|hex0|always0~1_combout ;
wire \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~4_combout ;
wire \u0|mm_interconnect_0|hex0_s1_translator|Add0~0_combout ;
wire \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~3_combout ;
wire \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~1_combout ;
wire \u0|cpu|cpu|R_src2_lo[7]~15_combout ;
wire \u0|cpu|cpu|Add1~28_combout ;
wire \u0|cpu|cpu|Add1~34 ;
wire \u0|cpu|cpu|Add1~35_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[4]~9 ;
wire \u0|cpu|cpu|F_pc_plus_one[5]~10_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[5]~19_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[5]~11 ;
wire \u0|cpu|cpu|F_pc_plus_one[6]~12_combout ;
wire \u0|cpu|cpu|R_src2_lo[8]~14_combout ;
wire \u0|cpu|cpu|Add1~27_combout ;
wire \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q ;
wire \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ;
wire \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q ;
wire \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ;
wire \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ;
wire \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~83_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.010~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~23_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~25_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~63_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~64_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[15]~9_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~27_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~23_combout ;
wire \u0|hex1|data_out[6]~0_combout ;
wire \u0|hex0|Equal0~0_combout ;
wire \u0|hex1|always0~1_combout ;
wire \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|router|Equal7~1_combout ;
wire \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|hex1_s1_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout ;
wire \u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0_combout ;
wire \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|hex0|data_out[6]~6_combout ;
wire \u0|hex0|always0~2_combout ;
wire \u0|hex0|always0~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[6]~42_combout ;
wire \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|router|Equal10~0_combout ;
wire \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|led_s1_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ;
wire \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0_combout ;
wire \u0|mm_interconnect_0|switch_s1_translator|Add0~0_combout ;
wire \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~1_combout ;
wire \SW[6]~input_o ;
wire \u0|led|always0~0_combout ;
wire \u0|led|always0~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[6]~41_combout ;
wire \u0|hex3|data_out[6]~3_combout ;
wire \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~5_combout ;
wire \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \u0|mm_interconnect_0|router|Equal5~0_combout ;
wire \u0|mm_interconnect_0|hex3_s1_agent|m0_write~0_combout ;
wire \u0|hex3|always0~0_combout ;
wire \u0|hex3|always0~1_combout ;
wire \u0|hex2|data_out[6]~3_combout ;
wire \u0|hex2|always0~0_combout ;
wire \u0|hex2|always0~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[6]~43_combout ;
wire \u0|mm_interconnect_0|router|Equal3~0_combout ;
wire \u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0_combout ;
wire \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~5_combout ;
wire \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \u0|mm_interconnect_0|hex4_s1_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~2_combout ;
wire \u0|hex4|always0~0_combout ;
wire \u0|hex4|always0~1_combout ;
wire \u0|hex5|data_out[6]~feeder_combout ;
wire \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~10_combout ;
wire \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~8_combout ;
wire \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout ;
wire \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|hex5_s1_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~2_combout ;
wire \u0|hex5|always0~0_combout ;
wire \u0|hex5|always0~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[6]~44_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~14_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][19]~q ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~5_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19]~q ;
wire \u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~1_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~3 ;
wire \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base[1]~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ;
wire \u0|rom|wren~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~1_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[0]~2_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[19]~3_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[20]~4_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[21]~5_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[22]~6_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[23]~7_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[7]~9_combout ;
wire \u0|cpu|cpu|E_logic_result[8]~11_combout ;
wire \u0|cpu|cpu|W_alu_result[8]~10_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \u0|cpu|cpu|R_ctrl_shift_rot_right~q ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[7]~14_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[6]~12_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[5]~13_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[4]~0_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[3]~15_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[2]~16_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~18_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \SW[9]~input_o ;
wire \u0|cpu|cpu|d_writedata[2]~feeder_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[12]~18_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[14]~16_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[5]~4_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~31_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~79_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~30_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~77_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~78_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~28_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~73_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~74_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ;
wire \u0|cpu|cpu|E_st_data[15]~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~19_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ;
wire \u0|cpu|cpu|E_mem_byte_en[2]~2_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a82~portadataout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~5_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[4]~11_combout ;
wire \u0|cpu|cpu|E_src2[20]~3_combout ;
wire \u0|cpu|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \u0|cpu|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \u0|cpu|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \u0|cpu|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \u0|cpu|cpu|D_ctrl_force_src2_zero~5_combout ;
wire \u0|cpu|cpu|D_ctrl_force_src2_zero~8_combout ;
wire \u0|cpu|cpu|D_ctrl_force_src2_zero~9_combout ;
wire \u0|cpu|cpu|R_ctrl_force_src2_zero~q ;
wire \u0|cpu|cpu|Equal0~6_combout ;
wire \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ;
wire \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout ;
wire \u0|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \u0|cpu|cpu|R_src2_hi~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~22_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~29_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~21_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~7_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~33_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~6_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~21_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~20_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~61_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~62_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~27_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~25_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~24_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~30_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~23_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]~7_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~26_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~14_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~31_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~32_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~34_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~18_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~55_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~56_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~13_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~28_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~4_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~37_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~7_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[6]~13_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~8_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[7]~14_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~9_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[8]~15_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~10_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[9]~16_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~5_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout ;
wire \u0|cpu|cpu|av_ld_byte2_data[7]~3_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~21_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~30_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~22_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~23_combout ;
wire \u0|cpu|cpu|E_st_data[11]~4_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~15_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[11]~21_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~18_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~19_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~20_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ;
wire \u0|cpu|cpu|E_mem_byte_en[3]~3_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a93~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a125 ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~59_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~12_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~11_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[15]~17_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~13_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~14_combout ;
wire \u0|cpu|cpu|E_src2[30]~4_combout ;
wire \u0|cpu|cpu|R_src1[31]~45_combout ;
wire \u0|cpu|cpu|R_src2_hi[15]~1_combout ;
wire \u0|cpu|cpu|R_src2_hi[15]~2_combout ;
wire \u0|cpu|cpu|E_logic_result[31]~29_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_subtract~2_combout ;
wire \u0|cpu|cpu|E_invert_arith_src_msb~0_combout ;
wire \u0|cpu|cpu|E_invert_arith_src_msb~1_combout ;
wire \u0|cpu|cpu|E_invert_arith_src_msb~q ;
wire \u0|cpu|cpu|Add1~59_combout ;
wire \u0|cpu|cpu|Add1~60_combout ;
wire \u0|cpu|cpu|E_src2[29]~5_combout ;
wire \u0|cpu|cpu|Add1~61_combout ;
wire \u0|cpu|cpu|E_src2[28]~6_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~24_combout ;
wire \u0|cpu|cpu|F_iw[18]~39_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \u0|cpu|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \u0|cpu|cpu|wait_for_one_post_bret_inst~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~q ;
wire \u0|cpu|cpu|hbreak_pending_nxt~0_combout ;
wire \u0|cpu|cpu|hbreak_pending~q ;
wire \u0|cpu|cpu|hbreak_req~0_combout ;
wire \u0|cpu|cpu|F_iw[18]~40_combout ;
wire \u0|cpu|cpu|Add1~62_combout ;
wire \u0|cpu|cpu|R_src1[28]~37_combout ;
wire \u0|cpu|cpu|E_src2[27]~7_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~25_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a113 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53_combout ;
wire \u0|cpu|cpu|F_iw[17]~41_combout ;
wire \u0|cpu|cpu|F_iw[17]~42_combout ;
wire \u0|cpu|cpu|Add1~63_combout ;
wire \u0|cpu|cpu|E_src2[26]~8_combout ;
wire \u0|cpu|cpu|Add1~64_combout ;
wire \u0|cpu|cpu|E_src2[25]~9_combout ;
wire \u0|cpu|cpu|Add1~65_combout ;
wire \u0|cpu|cpu|R_src1[25]~40_combout ;
wire \u0|cpu|cpu|R_src1[24]~41_combout ;
wire \u0|cpu|cpu|E_src2[24]~10_combout ;
wire \u0|cpu|cpu|Add1~66_combout ;
wire \u0|cpu|cpu|R_src1[23]~42_combout ;
wire \u0|cpu|cpu|E_src2[22]~12_combout ;
wire \u0|cpu|cpu|Add1~68_combout ;
wire \u0|cpu|cpu|R_src1[22]~43_combout ;
wire \u0|cpu|cpu|E_src2[21]~13_combout ;
wire \u0|cpu|cpu|Add1~69_combout ;
wire \u0|cpu|cpu|R_src1[21]~44_combout ;
wire \u0|cpu|cpu|Add1~70_combout ;
wire \u0|cpu|cpu|R_src1[19]~46_combout ;
wire \u0|cpu|cpu|E_src2[19]~14_combout ;
wire \u0|cpu|cpu|F_iw[9]~30_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ;
wire \u0|cpu|cpu|E_st_data[12]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a105 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a73~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~38_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~39_combout ;
wire \u0|cpu|cpu|F_iw[9]~31_combout ;
wire \u0|cpu|cpu|Add1~71_combout ;
wire \u0|cpu|cpu|E_src1[18]~0_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[13]~27 ;
wire \u0|cpu|cpu|F_pc_plus_one[14]~29 ;
wire \u0|cpu|cpu|F_pc_plus_one[15]~30_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[15]~22_combout ;
wire \u0|cpu|cpu|Add1~18_combout ;
wire \u0|cpu|cpu|E_src1[17]~1_combout ;
wire \u0|cpu|cpu|E_src2[16]~2_combout ;
wire \u0|cpu|cpu|Add1~19_combout ;
wire \u0|cpu|cpu|E_src1[15]~3_combout ;
wire \u0|cpu|cpu|R_src2_lo[15]~7_combout ;
wire \u0|cpu|cpu|Add1~20_combout ;
wire \u0|cpu|cpu|E_src1[14]~4_combout ;
wire \u0|cpu|cpu|E_src1[12]~6_combout ;
wire \u0|cpu|cpu|R_src2_lo[11]~11_combout ;
wire \u0|cpu|cpu|Add1~24_combout ;
wire \u0|cpu|cpu|Add1~25_combout ;
wire \u0|cpu|cpu|E_src1[10]~8_combout ;
wire \u0|cpu|cpu|R_src2_lo[9]~13_combout ;
wire \u0|cpu|cpu|Add1~26_combout ;
wire \u0|cpu|cpu|Add1~36 ;
wire \u0|cpu|cpu|Add1~38 ;
wire \u0|cpu|cpu|Add1~40 ;
wire \u0|cpu|cpu|Add1~42 ;
wire \u0|cpu|cpu|Add1~43_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[8]~17 ;
wire \u0|cpu|cpu|F_pc_plus_one[9]~18_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[9]~23_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[9]~15_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[9]~19 ;
wire \u0|cpu|cpu|F_pc_plus_one[10]~20_combout ;
wire \u0|cpu|cpu|Add1~44 ;
wire \u0|cpu|cpu|Add1~46 ;
wire \u0|cpu|cpu|Add1~48 ;
wire \u0|cpu|cpu|Add1~50 ;
wire \u0|cpu|cpu|Add1~52 ;
wire \u0|cpu|cpu|Add1~54 ;
wire \u0|cpu|cpu|Add1~55_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[15]~9_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[15]~31 ;
wire \u0|cpu|cpu|F_pc_plus_one[16]~32_combout ;
wire \u0|cpu|cpu|E_src2[18]~0_combout ;
wire \u0|cpu|cpu|Add1~17_combout ;
wire \u0|cpu|cpu|Add1~56 ;
wire \u0|cpu|cpu|Add1~58 ;
wire \u0|cpu|cpu|Add1~73 ;
wire \u0|cpu|cpu|Add1~75 ;
wire \u0|cpu|cpu|Add1~77 ;
wire \u0|cpu|cpu|Add1~79 ;
wire \u0|cpu|cpu|Add1~81 ;
wire \u0|cpu|cpu|Add1~83 ;
wire \u0|cpu|cpu|Add1~85 ;
wire \u0|cpu|cpu|Add1~87 ;
wire \u0|cpu|cpu|Add1~89 ;
wire \u0|cpu|cpu|Add1~91 ;
wire \u0|cpu|cpu|Add1~93 ;
wire \u0|cpu|cpu|Add1~95 ;
wire \u0|cpu|cpu|Add1~96_combout ;
wire \u0|cpu|cpu|W_alu_result[31]~30_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_logical~0_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_rot~2_combout ;
wire \u0|cpu|cpu|Equal62~7_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_rot~1_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_rot~0_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_rot~3_combout ;
wire \u0|cpu|cpu|R_ctrl_shift_rot~q ;
wire \u0|cpu|cpu|W_rf_wr_data[31]~32_combout ;
wire \u0|cpu|cpu|R_src1[30]~35_combout ;
wire \u0|cpu|cpu|E_logic_result[30]~19_combout ;
wire \u0|cpu|cpu|Add1~94_combout ;
wire \u0|cpu|cpu|W_alu_result[30]~20_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~9_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a126 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~61_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~10_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~11_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[30]~22_combout ;
wire \u0|cpu|cpu|R_src1[29]~36_combout ;
wire \u0|cpu|cpu|Add1~92_combout ;
wire \u0|cpu|cpu|E_logic_result[29]~20_combout ;
wire \u0|cpu|cpu|W_alu_result[29]~21_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[29]~23_combout ;
wire \u0|cpu|cpu|d_writedata[30]~6_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~12_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[14]~18_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~15_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a124 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~57_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~16_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~17_combout ;
wire \u0|cpu|cpu|Add1~90_combout ;
wire \u0|cpu|cpu|E_logic_result[28]~21_combout ;
wire \u0|cpu|cpu|W_alu_result[28]~22_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[28]~24_combout ;
wire \u0|cpu|cpu|R_src1[27]~38_combout ;
wire \u0|cpu|cpu|E_logic_result[27]~22_combout ;
wire \u0|cpu|cpu|Add1~88_combout ;
wire \u0|cpu|cpu|W_alu_result[27]~23_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[27]~25_combout ;
wire \u0|cpu|cpu|R_src1[26]~39_combout ;
wire \u0|cpu|cpu|Add1~86_combout ;
wire \u0|cpu|cpu|E_logic_result[26]~23_combout ;
wire \u0|cpu|cpu|W_alu_result[26]~24_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a122 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~1_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~0_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~2_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[26]~26_combout ;
wire \u0|cpu|cpu|d_writedata[29]~5_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~13_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[13]~19_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~3_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~16_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~28_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~29_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~33_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~30_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~31_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~32_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~7_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~4_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~5_combout ;
wire \u0|cpu|cpu|E_logic_result[25]~24_combout ;
wire \u0|cpu|cpu|Add1~84_combout ;
wire \u0|cpu|cpu|W_alu_result[25]~25_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[25]~27_combout ;
wire \u0|cpu|cpu|d_writedata[28]~4_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~14_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[12]~20_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~6_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a120~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~7_combout ;
wire \u0|cpu|cpu|av_ld_byte3_data_nxt~8_combout ;
wire \u0|cpu|cpu|Add1~82_combout ;
wire \u0|cpu|cpu|E_logic_result[24]~25_combout ;
wire \u0|cpu|cpu|W_alu_result[24]~26_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[24]~28_combout ;
wire \u0|cpu|cpu|E_src2[23]~11_combout ;
wire \u0|cpu|cpu|Add1~67_combout ;
wire \u0|cpu|cpu|Add1~80_combout ;
wire \u0|cpu|cpu|E_logic_result[23]~26_combout ;
wire \u0|cpu|cpu|W_alu_result[23]~27_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[23]~29_combout ;
wire \u0|cpu|cpu|d_writedata[26]~2_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~16_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[10]~22_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~38_combout ;
wire \u0|cpu|cpu|av_ld_byte2_data[6]~4_combout ;
wire \u0|cpu|cpu|E_logic_result[22]~27_combout ;
wire \u0|cpu|cpu|Add1~78_combout ;
wire \u0|cpu|cpu|W_alu_result[22]~28_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[22]~30_combout ;
wire \u0|cpu|cpu|E_st_data[22]~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a117 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a85~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~45_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~39_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~40_combout ;
wire \u0|cpu|cpu|av_ld_byte2_data[5]~5_combout ;
wire \u0|cpu|cpu|E_logic_result[21]~28_combout ;
wire \u0|cpu|cpu|Add1~76_combout ;
wire \u0|cpu|cpu|W_alu_result[21]~29_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[21]~31_combout ;
wire \u0|cpu|cpu|R_src1[20]~34_combout ;
wire \u0|cpu|cpu|E_logic_result[20]~18_combout ;
wire \u0|cpu|cpu|Add1~74_combout ;
wire \u0|cpu|cpu|W_alu_result[20]~19_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~22_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~41_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~42_combout ;
wire \u0|cpu|cpu|av_ld_byte2_data[4]~6_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[20]~21_combout ;
wire \u0|cpu|cpu|E_st_data[21]~11_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~6_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[5]~12_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a115 ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~49_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~43_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~44_combout ;
wire \u0|cpu|cpu|av_ld_byte2_data[3]~7_combout ;
wire \u0|cpu|cpu|E_logic_result[19]~31_combout ;
wire \u0|cpu|cpu|Add1~72_combout ;
wire \u0|cpu|cpu|W_alu_result[19]~31_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[19]~33_combout ;
wire \u0|cpu|cpu|E_st_data[20]~12_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a114 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~51_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout ;
wire \u0|cpu|cpu|av_ld_byte2_data[2]~0_combout ;
wire \u0|cpu|cpu|E_logic_result[18]~1_combout ;
wire \u0|cpu|cpu|Add1~57_combout ;
wire \u0|cpu|cpu|W_alu_result[18]~0_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[18]~12_combout ;
wire \u0|cpu|cpu|d_writedata[24]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~26_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~29_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~75_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~76_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~80_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~32_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[8]~6_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~27_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~81_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~82_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~20_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~59_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~60_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~22_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux30~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~8_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~25_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~67_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~68_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~21_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ;
wire \u0|cpu|cpu|F_iw[21]~36_combout ;
wire \u0|cpu|cpu|E_src2[17]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a103 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a71~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~41_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~19_combout ;
wire \u0|cpu|cpu|F_iw[7]~32_combout ;
wire \u0|cpu|cpu|F_iw[7]~33_combout ;
wire \u0|cpu|cpu|E_logic_result[17]~2_combout ;
wire \u0|cpu|cpu|W_alu_result[17]~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ;
wire \u0|cpu|cpu|av_ld_byte2_data[1]~1_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[17]~13_combout ;
wire \u0|cpu|cpu|E_src1[11]~7_combout ;
wire \u0|cpu|cpu|E_logic_result[11]~8_combout ;
wire \u0|cpu|cpu|W_alu_result[11]~7_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a112~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~11_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout ;
wire \u0|cpu|cpu|av_ld_byte2_data[0]~2_combout ;
wire \u0|cpu|cpu|E_logic_result[16]~3_combout ;
wire \u0|cpu|cpu|W_alu_result[16]~2_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[16]~14_combout ;
wire \u0|cpu|cpu|E_st_data[19]~13_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~4_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[3]~10_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~10_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a111 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a79~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout ;
wire \u0|cpu|cpu|av_ld_byte1_data[7]~2_combout ;
wire \u0|cpu|cpu|av_ld_byte1_data_en~0_combout ;
wire \u0|cpu|cpu|E_logic_result[15]~4_combout ;
wire \u0|cpu|cpu|Add1~51_combout ;
wire \u0|cpu|cpu|W_alu_result[15]~3_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[15]~15_combout ;
wire \u0|cpu|cpu|E_src1[13]~5_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[10]~21 ;
wire \u0|cpu|cpu|F_pc_plus_one[11]~22_combout ;
wire \u0|cpu|cpu|E_logic_result[13]~6_combout ;
wire \u0|cpu|cpu|W_alu_result[13]~5_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[13]~17_combout ;
wire \u0|cpu|cpu|E_st_data[18]~14_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~3_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[2]~9_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~14_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a75~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a107 ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~9_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout ;
wire \u0|cpu|cpu|av_ld_byte1_data[3]~6_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[11]~19_combout ;
wire \u0|cpu|cpu|R_src2_lo[10]~12_combout ;
wire \u0|cpu|cpu|E_logic_result[10]~9_combout ;
wire \u0|cpu|cpu|Add1~41_combout ;
wire \u0|cpu|cpu|W_alu_result[10]~8_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~16_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~15_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout ;
wire \u0|cpu|cpu|av_ld_byte1_data[2]~7_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[10]~20_combout ;
wire \u0|cpu|cpu|E_st_data[9]~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~9_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \u0|cpu|cpu|av_ld_byte1_data[1]~1_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[9]~11_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[4]~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~12_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[0]~5_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~10_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~11_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~12_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~14_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~15_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~3_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~16_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~17_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~4_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~18_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~19_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~8_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~35_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~36_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~11_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[1]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~20_combout ;
wire \u0|cpu|cpu|F_iw[6]~34_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a102 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~42_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~43_combout ;
wire \u0|cpu|cpu|F_iw[6]~35_combout ;
wire \u0|cpu|cpu|E_src1[2]~16_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[1]~18_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[0]~19_combout ;
wire \u0|cpu|cpu|R_ctrl_rot_right_nxt~0_combout ;
wire \u0|cpu|cpu|R_ctrl_rot_right~q ;
wire \u0|cpu|cpu|D_ctrl_shift_logical~1_combout ;
wire \u0|cpu|cpu|D_ctrl_shift_logical~2_combout ;
wire \u0|cpu|cpu|R_ctrl_shift_logical~q ;
wire \u0|cpu|cpu|E_shift_rot_fill_bit~0_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[31]~21_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[30]~23_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[29]~25_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[28]~26_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[27]~27_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[26]~28_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[25]~29_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[24]~30_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[23]~31_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[21]~22_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[20]~20_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[19]~17_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[18]~1_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[17]~2_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[16]~3_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[15]~4_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[14]~5_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[13]~6_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[12]~7_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[11]~8_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[10]~9_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[9]~10_combout ;
wire \u0|cpu|cpu|E_shift_rot_result_nxt[8]~11_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~8_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \SW[8]~input_o ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~17_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \u0|cpu|cpu|av_ld_byte1_data[0]~0_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[8]~10_combout ;
wire \u0|cpu|cpu|E_st_data[17]~15_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~2_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[1]~8_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~7_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[7]~51_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[7]~52_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~18_combout ;
wire \u0|hex4|data_out[7]~2_combout ;
wire \u0|hex5|data_out[7]~2_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[7]~50_combout ;
wire \u0|hex0|data_out[7]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[7]~48_combout ;
wire \SW[7]~input_o ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[7]~47_combout ;
wire \u0|hex3|data_out[7]~4_combout ;
wire \u0|hex2|data_out[7]~4_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[7]~49_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~17_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~19_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data[0]~0_combout ;
wire \u0|cpu|cpu|D_ctrl_ld_signed~1_combout ;
wire \u0|cpu|cpu|R_ctrl_ld_signed~q ;
wire \u0|cpu|cpu|av_fill_bit~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~11_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~14_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout ;
wire \u0|cpu|cpu|av_ld_byte1_data[6]~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[6]~46_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~6_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[6]~45_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~15_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~16_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[6]~8_combout ;
wire \u0|cpu|cpu|E_st_data[13]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]~5_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~24_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~71_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~72_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~26_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~69_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~70_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~22_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~10_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~12_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout ;
wire \u0|cpu|cpu|av_ld_byte1_data[5]~4_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~5_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[5]~33_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[5]~34_combout ;
wire \SW[5]~input_o ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[5]~36_combout ;
wire \u0|hex0|data_out[5]~5_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[5]~37_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[5]~38_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a101 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a69~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[5]~35_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[5]~39_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[5]~40_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[5]~13_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[5]~7_combout ;
wire \u0|cpu|cpu|E_src1[8]~10_combout ;
wire \u0|cpu|cpu|Add1~37_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[6]~18_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a116 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a84~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~47_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ;
wire \u0|cpu|cpu|F_iw[20]~37_combout ;
wire \u0|cpu|cpu|R_src2_lo[14]~8_combout ;
wire \u0|cpu|cpu|Add1~21_combout ;
wire \u0|cpu|cpu|Add1~49_combout ;
wire \u0|cpu|cpu|E_logic_result[14]~5_combout ;
wire \u0|cpu|cpu|W_alu_result[14]~4_combout ;
wire \u0|mm_interconnect_0|router|Equal1~1_combout ;
wire \u0|mm_interconnect_0|router|Equal8~1_combout ;
wire \u0|mm_interconnect_0|router|Equal1~0_combout ;
wire \u0|mm_interconnect_0|router|Equal8~2_combout ;
wire \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout ;
wire \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|router|Equal9~0_combout ;
wire \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|button_s1_agent|m0_write~combout ;
wire \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~2_combout ;
wire \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~3_combout ;
wire \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~4_combout ;
wire \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~5_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~4_combout ;
wire \u0|cpu|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \u0|cpu|cpu|av_ld_align_cycle_nxt[0]~0_combout ;
wire \u0|cpu|cpu|av_ld_align_cycle_nxt[1]~1_combout ;
wire \u0|cpu|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \u0|cpu|cpu|D_ctrl_mem32~0_combout ;
wire \u0|cpu|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \u0|cpu|cpu|av_ld_aligning_data~q ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a108 ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~12_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~13_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout ;
wire \u0|cpu|cpu|av_ld_byte1_data[4]~5_combout ;
wire \SW[4]~input_o ;
wire \u0|led|data_out[4]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[4]~27_combout ;
wire \u0|hex4|data_out[4]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[4]~30_combout ;
wire \u0|hex1|data_out[4]~feeder_combout ;
wire \u0|hex0|data_out[4]~4_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[4]~28_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[4]~29_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~10_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~4_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[4]~31_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[4]~32_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~11_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~12_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[4]~6_combout ;
wire \u0|cpu|cpu|d_writedata[31]~7_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a95~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a127 ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~63_combout ;
wire \u0|cpu|cpu|F_iw[31]~51_combout ;
wire \u0|cpu|cpu|F_iw[31]~52_combout ;
wire \u0|cpu|cpu|R_src1[0]~33_combout ;
wire \u0|cpu|cpu|R_src2_lo[3]~0_combout ;
wire \u0|cpu|cpu|R_src2_lo[0]~6_combout ;
wire \u0|cpu|cpu|Add1~4_combout ;
wire \u0|cpu|cpu|Add1~6_cout ;
wire \u0|cpu|cpu|Add1~7_combout ;
wire \u0|cpu|cpu|E_mem_byte_en[0]~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count[0]~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~1_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~1_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1_combout ;
wire \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~3_combout ;
wire \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~4_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~4_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~q ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][80]~q ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~3_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][80]~q ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ;
wire \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|hex2_s1_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|hex2|data_out[3]~feeder_combout ;
wire \u0|hex3|data_out[3]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[3]~23_combout ;
wire \u0|hex0|data_out[3]~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[3]~22_combout ;
wire \SW[3]~input_o ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[3]~21_combout ;
wire \u0|hex5|data_out[3]~1_combout ;
wire \u0|hex4|data_out[3]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[3]~24_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~7_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~2_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[3]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[3]~26_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[3]~25_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~8_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~9_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[3]~5_combout ;
wire \u0|cpu|cpu|R_src2_lo[12]~10_combout ;
wire \u0|cpu|cpu|Add1~23_combout ;
wire \u0|cpu|cpu|Add1~45_combout ;
wire \u0|cpu|cpu|E_logic_result[12]~7_combout ;
wire \u0|cpu|cpu|W_alu_result[12]~6_combout ;
wire \u0|mm_interconnect_0|router|Equal2~0_combout ;
wire \u0|mm_interconnect_0|router|Equal2~1_combout ;
wire \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~8_combout ;
wire \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout ;
wire \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|hex3|data_out[2]~2_combout ;
wire \u0|hex2|data_out[2]~2_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[2]~17_combout ;
wire \SW[2]~input_o ;
wire \u0|led|data_out[2]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[2]~15_combout ;
wire \u0|hex4|data_out[2]~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[2]~18_combout ;
wire \u0|hex0|data_out[2]~2_combout ;
wire \u0|hex1|data_out[2]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[2]~16_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~4_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~2_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[2]~19_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[2]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[2]~20_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~5_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~6_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[2]~4_combout ;
wire \u0|cpu|cpu|E_st_data[10]~10_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~17_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[9]~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~20_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~29_combout ;
wire \u0|cpu|cpu|F_iw[30]~49_combout ;
wire \u0|cpu|cpu|F_iw[30]~50_combout ;
wire \u0|cpu|cpu|R_src1[1]~32_combout ;
wire \u0|cpu|cpu|E_logic_result[1]~30_combout ;
wire \u0|cpu|cpu|W_alu_result[1]~18_combout ;
wire \u0|cpu|cpu|E_logic_result[0]~17_combout ;
wire \u0|cpu|cpu|W_alu_result[0]~17_combout ;
wire \u0|cpu|cpu|av_ld_rshift8~0_combout ;
wire \u0|cpu|cpu|av_ld_rshift8~1_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[1]~13_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a65~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a97 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[1]~14_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~2_combout ;
wire \SW[1]~input_o ;
wire \u0|led|data_out[1]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[1]~9_combout ;
wire \u0|hex4|data_out[1]~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[1]~12_combout ;
wire \u0|hex0|data_out[1]~1_combout ;
wire \u0|hex1|data_out[1]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[1]~10_combout ;
wire \u0|hex3|data_out[1]~1_combout ;
wire \u0|hex2|data_out[1]~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[1]~11_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~1_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~3_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[1]~3_combout ;
wire \u0|cpu|cpu|R_src2_lo[1]~5_combout ;
wire \u0|cpu|cpu|Add1~3_combout ;
wire \u0|cpu|cpu|Add1~8 ;
wire \u0|cpu|cpu|Add1~9_combout ;
wire \u0|cpu|cpu|E_mem_byte_en[1]~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~28_combout ;
wire \u0|cpu|cpu|F_iw[29]~47_combout ;
wire \u0|cpu|cpu|F_iw[29]~48_combout ;
wire \u0|cpu|cpu|E_src1[9]~9_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[6]~13 ;
wire \u0|cpu|cpu|F_pc_plus_one[7]~14_combout ;
wire \u0|cpu|cpu|E_logic_result[9]~10_combout ;
wire \u0|cpu|cpu|Add1~39_combout ;
wire \u0|cpu|cpu|W_alu_result[9]~9_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~31_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~48_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~49_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~4_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~21_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~24_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~65_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~66_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~47_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~32_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~50_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~7_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~5_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~27_combout ;
wire \u0|cpu|cpu|F_iw[28]~45_combout ;
wire \u0|cpu|cpu|F_iw[28]~46_combout ;
wire \u0|cpu|cpu|E_src1[5]~13_combout ;
wire \u0|cpu|cpu|Add1~1_combout ;
wire \u0|cpu|cpu|Add1~10 ;
wire \u0|cpu|cpu|Add1~12 ;
wire \u0|cpu|cpu|Add1~14 ;
wire \u0|cpu|cpu|Add1~16 ;
wire \u0|cpu|cpu|Add1~32 ;
wire \u0|cpu|cpu|Add1~33_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[4]~20_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a104~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~36_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~37_combout ;
wire \u0|cpu|cpu|F_iw[8]~28_combout ;
wire \u0|cpu|cpu|F_iw[8]~29_combout ;
wire \u0|cpu|cpu|E_src1[4]~14_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[2]~4_combout ;
wire \u0|cpu|cpu|R_src2_lo[4]~2_combout ;
wire \u0|cpu|cpu|E_logic_result[4]~0_combout ;
wire \u0|cpu|cpu|W_alu_result[4]~14_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a106 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a74~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~34_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~35_combout ;
wire \u0|cpu|cpu|F_iw[10]~26_combout ;
wire \u0|cpu|cpu|F_iw[10]~27_combout ;
wire \u0|cpu|cpu|E_src1[6]~12_combout ;
wire \u0|cpu|cpu|E_logic_result[6]~12_combout ;
wire \u0|cpu|cpu|W_alu_result[6]~12_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~6_combout ;
wire \u0|cpu|cpu|F_iw[24]~11_combout ;
wire \u0|cpu|cpu|F_iw[24]~12_combout ;
wire \u0|cpu|cpu|E_st_data[23]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a87~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a119 ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ;
wire \u0|cpu|cpu|F_iw[23]~9_combout ;
wire \u0|cpu|cpu|F_iw[23]~10_combout ;
wire \u0|cpu|cpu|E_st_data[16]~6_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a118 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ;
wire \u0|cpu|cpu|F_iw[22]~7_combout ;
wire \u0|cpu|cpu|F_iw[22]~8_combout ;
wire \u0|cpu|cpu|d_writedata[27]~3_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a91~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a123 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~55_combout ;
wire \u0|cpu|cpu|F_iw[27]~44_combout ;
wire \u0|cpu|cpu|E_src1[3]~15_combout ;
wire \u0|cpu|cpu|Add1~13_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[1]~5_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[1]~3 ;
wire \u0|cpu|cpu|F_pc_plus_one[2]~5 ;
wire \u0|cpu|cpu|F_pc_plus_one[3]~6_combout ;
wire \u0|cpu|cpu|Add1~31_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[3]~21_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~8_combout ;
wire \u0|cpu|cpu|F_iw[26]~15_combout ;
wire \u0|cpu|cpu|F_iw[26]~16_combout ;
wire \u0|cpu|cpu|D_dst_regnum[4]~3_combout ;
wire \u0|cpu|cpu|D_dst_regnum[4]~4_combout ;
wire \u0|cpu|cpu|D_dst_regnum[4]~10_combout ;
wire \u0|cpu|cpu|d_writedata[25]~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a121 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a89~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ;
wire \u0|cpu|cpu|F_iw[25]~13_combout ;
wire \u0|cpu|cpu|F_iw[25]~14_combout ;
wire \u0|cpu|cpu|D_dst_regnum[3]~5_combout ;
wire \u0|cpu|cpu|D_dst_regnum[3]~9_combout ;
wire \u0|cpu|cpu|R_src2_lo[3]~3_combout ;
wire \u0|cpu|cpu|E_logic_result[3]~15_combout ;
wire \u0|cpu|cpu|W_alu_result[3]~15_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~23_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ;
wire \u0|cpu|cpu|F_iw[19]~38_combout ;
wire \u0|cpu|cpu|D_dst_regnum[2]~1_combout ;
wire \u0|cpu|cpu|D_dst_regnum[2]~8_combout ;
wire \u0|cpu|cpu|E_st_data[14]~8_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a110 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a78~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout ;
wire \u0|cpu|cpu|F_iw[14]~23_combout ;
wire \u0|cpu|cpu|F_iw[14]~24_combout ;
wire \u0|cpu|cpu|D_logic_op[0]~1_combout ;
wire \u0|cpu|cpu|E_logic_result[2]~16_combout ;
wire \u0|cpu|cpu|W_alu_result[2]~16_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a109 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a77~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ;
wire \u0|cpu|cpu|F_iw[13]~18_combout ;
wire \u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \u0|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \u0|cpu|cpu|R_src2_lo~1_combout ;
wire \u0|cpu|cpu|R_src2_lo[2]~4_combout ;
wire \u0|cpu|cpu|Add1~2_combout ;
wire \u0|cpu|cpu|Add1~11_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[0]~6_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~13_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ;
wire \u0|cpu|cpu|F_iw[5]~22_combout ;
wire \u0|cpu|cpu|D_ctrl_jmp_direct~0_combout ;
wire \u0|cpu|cpu|D_dst_regnum[1]~0_combout ;
wire \u0|cpu|cpu|D_dst_regnum[1]~7_combout ;
wire \u0|cpu|cpu|E_st_data[8]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~15_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ;
wire \u0|cpu|cpu|F_iw[15]~25_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_subtract~4_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_subtract~5_combout ;
wire \u0|cpu|cpu|D_ctrl_alu_subtract~3_combout ;
wire \u0|cpu|cpu|E_alu_sub~0_combout ;
wire \u0|cpu|cpu|E_alu_sub~q ;
wire \u0|cpu|cpu|Add1~0_combout ;
wire \u0|cpu|cpu|Add1~15_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[2]~4_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[1]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ;
wire \u0|cpu|cpu|F_iw[1]~2_combout ;
wire \u0|cpu|cpu|R_ctrl_br_nxt~0_combout ;
wire \u0|cpu|cpu|R_ctrl_br_nxt~1_combout ;
wire \u0|cpu|cpu|R_ctrl_br~q ;
wire \u0|cpu|cpu|Equal0~20_combout ;
wire \u0|cpu|cpu|R_ctrl_br_uncond~q ;
wire \u0|cpu|cpu|Equal127~6_combout ;
wire \u0|cpu|cpu|Equal127~8_combout ;
wire \u0|cpu|cpu|Equal127~7_combout ;
wire \u0|cpu|cpu|Equal127~5_combout ;
wire \u0|cpu|cpu|Equal127~9_combout ;
wire \u0|cpu|cpu|Equal127~2_combout ;
wire \u0|cpu|cpu|Equal127~3_combout ;
wire \u0|cpu|cpu|Equal127~0_combout ;
wire \u0|cpu|cpu|Equal127~1_combout ;
wire \u0|cpu|cpu|Equal127~4_combout ;
wire \u0|cpu|cpu|D_logic_op_raw[0]~1_combout ;
wire \u0|cpu|cpu|E_cmp_result~0_combout ;
wire \u0|cpu|cpu|Add1~97 ;
wire \u0|cpu|cpu|Add1~98_combout ;
wire \u0|cpu|cpu|E_cmp_result~1_combout ;
wire \u0|cpu|cpu|W_cmp_result~q ;
wire \u0|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \u0|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \u0|cpu|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \u0|cpu|cpu|F_pc_sel_nxt~0_combout ;
wire \u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[7]~17_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[7]~15 ;
wire \u0|cpu|cpu|F_pc_plus_one[8]~16_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[8]~16_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~17_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~10_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~39_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~40_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~3_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~13_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~45_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~46_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~5_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~26_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~28_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~3_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[29]~9_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~51_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~52_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~17_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~53_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~54_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~18_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~41_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~42_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~9_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~37_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~38_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~12_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~43_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~44_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|always1~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~30_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[0]~feeder_combout ;
wire \u0|cpu|cpu|F_iw[0]~0_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a96~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ;
wire \u0|cpu|cpu|F_iw[0]~1_combout ;
wire \u0|cpu|cpu|D_ctrl_st~0_combout ;
wire \u0|cpu|cpu|R_ctrl_st~q ;
wire \u0|cpu|cpu|E_st_stall~combout ;
wire \u0|cpu|cpu|d_write~q ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ;
wire \u0|ram|wren~0_combout ;
wire \u0|ram|wren~1_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a100 ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ;
wire \u0|cpu|cpu|F_iw[4]~6_combout ;
wire \u0|cpu|cpu|Equal0~14_combout ;
wire \u0|cpu|cpu|D_dst_regnum[2]~2_combout ;
wire \u0|cpu|cpu|D_dst_regnum[0]~6_combout ;
wire \u0|cpu|cpu|E_src1[7]~11_combout ;
wire \u0|cpu|cpu|E_logic_result[7]~14_combout ;
wire \u0|cpu|cpu|W_alu_result[7]~11_combout ;
wire \u0|mm_interconnect_0|router|src_channel[1]~6_combout ;
wire \u0|mm_interconnect_0|router|Equal1~2_combout ;
wire \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ;
wire \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout ;
wire \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ;
wire \u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|cpu|cpu|F_iw[12]~20_combout ;
wire \u0|cpu|cpu|F_iw[12]~21_combout ;
wire \u0|cpu|cpu|D_ctrl_exception~4_combout ;
wire \u0|cpu|cpu|D_ctrl_exception~3_combout ;
wire \u0|cpu|cpu|D_ctrl_exception~5_combout ;
wire \u0|cpu|cpu|D_ctrl_exception~6_combout ;
wire \u0|cpu|cpu|R_ctrl_exception~q ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[16]~7_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[16]~8_combout ;
wire \u0|mm_interconnect_0|router_001|Equal1~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ;
wire \u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ;
wire \u0|cpu|cpu|F_iw[11]~17_combout ;
wire \u0|cpu|cpu|Equal62~0_combout ;
wire \u0|cpu|cpu|D_ctrl_br_cmp~2_combout ;
wire \u0|cpu|cpu|D_ctrl_br_cmp~5_combout ;
wire \u0|cpu|cpu|D_ctrl_br_cmp~3_combout ;
wire \u0|cpu|cpu|D_ctrl_br_cmp~4_combout ;
wire \u0|cpu|cpu|R_ctrl_br_cmp~q ;
wire \u0|cpu|cpu|D_op_wrctl~combout ;
wire \u0|cpu|cpu|R_ctrl_wrctl_inst~q ;
wire \u0|cpu|cpu|E_wrctl_status~1_combout ;
wire \u0|cpu|cpu|W_ienable_reg_nxt~0_combout ;
wire \u0|cpu|cpu|W_ienable_reg[0]~0_combout ;
wire \u0|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \u0|cpu|cpu|W_bstatus_reg_inst_nxt~1_combout ;
wire \u0|cpu|cpu|W_estatus_reg_inst_nxt~1_combout ;
wire \u0|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \u0|cpu|cpu|W_estatus_reg_inst_nxt~2_combout ;
wire \u0|cpu|cpu|W_estatus_reg~q ;
wire \u0|cpu|cpu|E_wrctl_status~0_combout ;
wire \u0|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \u0|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \u0|cpu|cpu|D_op_eret~combout ;
wire \u0|cpu|cpu|W_status_reg_pie_inst_nxt~2_combout ;
wire \u0|cpu|cpu|W_status_reg_pie~q ;
wire \u0|cpu|cpu|W_bstatus_reg_inst_nxt~2_combout ;
wire \u0|cpu|cpu|W_bstatus_reg~q ;
wire \u0|cpu|cpu|E_control_rd_data[0]~0_combout ;
wire \KEY[0]~input_o ;
wire \u0|button|always1~0_combout ;
wire \u0|button|irq_mask~0_combout ;
wire \u0|button|irq_mask~q ;
wire \u0|cpu|cpu|W_ipending_reg_nxt[0]~0_combout ;
wire \u0|cpu|cpu|E_control_rd_data[0]~1_combout ;
wire \u0|cpu|cpu|E_control_rd_data[0]~2_combout ;
wire \u0|cpu|cpu|E_control_rd_data[0]~3_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[0]~1_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[0]~0_combout ;
wire \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \u0|button|read_mux_out~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ;
wire \SW[0]~input_o ;
wire \u0|led|data_out[0]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ;
wire \u0|hex2|data_out[0]~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[0]~5_combout ;
wire \u0|hex4|data_out[0]~feeder_combout ;
wire \u0|hex3|data_out[0]~0_combout ;
wire \u0|hex5|data_out[0]~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_data[0]~8_combout ;
wire \u0|cpu|cpu|av_ld_byte0_data_nxt[0]~0_combout ;
wire \u0|cpu|cpu|W_rf_wr_data[0]~2_combout ;
wire \u0|cpu|cpu|R_src2_lo[13]~9_combout ;
wire \u0|cpu|cpu|Add1~22_combout ;
wire \u0|cpu|cpu|Add1~47_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[11]~13_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[11]~23 ;
wire \u0|cpu|cpu|F_pc_plus_one[12]~24_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[12]~12_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[12]~25 ;
wire \u0|cpu|cpu|F_pc_plus_one[13]~26_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[13]~11_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a98 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ;
wire \u0|cpu|cpu|F_iw[2]~3_combout ;
wire \u0|cpu|cpu|F_iw[2]~4_combout ;
wire \u0|cpu|cpu|D_ctrl_hi_imm16~0_combout ;
wire \u0|cpu|cpu|D_ctrl_hi_imm16~1_combout ;
wire \u0|cpu|cpu|R_ctrl_hi_imm16~q ;
wire \u0|cpu|cpu|E_src2[6]~15_combout ;
wire \u0|cpu|cpu|R_src2_lo[5]~17_combout ;
wire \u0|cpu|cpu|E_logic_result[5]~13_combout ;
wire \u0|cpu|cpu|W_alu_result[5]~13_combout ;
wire \u0|mm_interconnect_0|router|Equal7~0_combout ;
wire \u0|mm_interconnect_0|router|src_channel[1]~4_combout ;
wire \u0|mm_interconnect_0|router|src_channel[1]~7_combout ;
wire \u0|mm_interconnect_0|router|src_channel[1]~5_combout ;
wire \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|WideOr1~combout ;
wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ;
wire \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ;
wire \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ;
wire \u0|cpu|cpu|F_valid~0_combout ;
wire \u0|cpu|cpu|D_valid~q ;
wire \u0|cpu|cpu|R_valid~q ;
wire \u0|cpu|cpu|E_valid_from_R~0_combout ;
wire \u0|cpu|cpu|E_valid_from_R~q ;
wire \u0|cpu|cpu|R_src1~30_combout ;
wire \u0|cpu|cpu|E_src1[16]~2_combout ;
wire \u0|cpu|cpu|F_pc_plus_one[14]~28_combout ;
wire \u0|cpu|cpu|Add1~53_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[14]~10_combout ;
wire \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a99 ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ;
wire \u0|ram|the_altsyncram|auto_generated|ram_block1a67~portadataout ;
wire \u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ;
wire \u0|cpu|cpu|F_iw[3]~5_combout ;
wire \u0|cpu|cpu|Equal0~2_combout ;
wire \u0|cpu|cpu|D_op_cmpge~0_combout ;
wire \u0|cpu|cpu|hbreak_enabled~0_combout ;
wire \u0|cpu|cpu|hbreak_enabled~q ;
wire \u0|cpu|cpu|D_iw[12]~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ;
wire \u0|cpu|cpu|F_iw[16]~19_combout ;
wire \u0|cpu|cpu|D_ctrl_break~0_combout ;
wire \u0|cpu|cpu|R_ctrl_break~q ;
wire \u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ;
wire \u0|cpu|cpu|F_pc_no_crst_nxt[10]~14_combout ;
wire \u0|mm_interconnect_0|router_001|Equal1~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout ;
wire \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|debugaccess~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~19_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~57_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~58_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~feeder_combout ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~q ;
wire \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \u0|rst_controller|r_sync_rst_chain~0_combout ;
wire \u0|rst_controller|WideOr0~0_combout ;
wire \u0|rst_controller|r_sync_rst~q ;
wire \u0|rst_controller|r_sync_rst~clkctrl_outclk ;
wire \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ;
wire \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ;
wire \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~1_combout ;
wire \u0|hex1|always0~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~7_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~8_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \u0|mm_interconnect_0|router|always1~0_combout ;
wire \u0|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~9_combout ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ;
wire \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ;
wire \u0|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \u0|cpu|cpu|av_ld_waiting_for_data~q ;
wire \u0|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ;
wire \u0|cpu|cpu|E_stall~3_combout ;
wire \u0|cpu|cpu|E_stall~4_combout ;
wire \u0|cpu|cpu|E_shift_rot_cnt[0]~5_combout ;
wire \u0|cpu|cpu|E_shift_rot_cnt[0]~6 ;
wire \u0|cpu|cpu|E_shift_rot_cnt[1]~7_combout ;
wire \u0|cpu|cpu|E_shift_rot_cnt[1]~8 ;
wire \u0|cpu|cpu|E_shift_rot_cnt[2]~9_combout ;
wire \u0|cpu|cpu|E_shift_rot_cnt[2]~10 ;
wire \u0|cpu|cpu|E_shift_rot_cnt[3]~11_combout ;
wire \u0|cpu|cpu|E_shift_rot_cnt[3]~12 ;
wire \u0|cpu|cpu|E_shift_rot_cnt[4]~13_combout ;
wire \u0|cpu|cpu|E_stall~1_combout ;
wire \u0|cpu|cpu|E_stall~0_combout ;
wire \u0|cpu|cpu|E_stall~2_combout ;
wire \u0|cpu|cpu|E_stall~5_combout ;
wire \u0|cpu|cpu|W_valid~0_combout ;
wire \u0|cpu|cpu|W_valid~q ;
wire \u0|cpu|cpu|Equal0~19_combout ;
wire \u0|cpu|cpu|Equal0~18_combout ;
wire \u0|cpu|cpu|D_wr_dst_reg~0_combout ;
wire \u0|cpu|cpu|D_wr_dst_reg~1_combout ;
wire \u0|cpu|cpu|D_wr_dst_reg~2_combout ;
wire \u0|cpu|cpu|R_wr_dst_reg~q ;
wire \u0|cpu|cpu|W_rf_wren~combout ;
wire \u0|hex0|data_out[0]~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [31:0] \u0|cpu|cpu|W_alu_result ;
wire [37:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr ;
wire [31:0] \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [7:0] \u0|cpu|cpu|av_ld_byte1_data ;
wire [31:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg ;
wire [1:0] \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata ;
wire [31:0] \u0|cpu|cpu|E_src1 ;
wire [31:0] \u0|mm_interconnect_0|button_s1_translator|av_readdata_pre ;
wire [31:0] \u0|cpu|cpu|E_shift_rot_result ;
wire [31:0] \u0|cpu|cpu|E_src2 ;
wire [31:0] \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [18:0] \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset ;
wire [0:0] \u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg ;
wire [18:0] \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg ;
wire [31:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [15:0] \u0|rom|the_altsyncram|auto_generated|q_a ;
wire [4:0] \u0|cpu|cpu|E_shift_rot_cnt ;
wire [7:0] \u0|cpu|cpu|av_ld_byte2_data ;
wire [1:0] \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter ;
wire [31:0] \u0|hex3|readdata ;
wire [31:0] \u0|cpu|cpu|d_writedata ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [7:0] \u0|hex0|data_out ;
wire [1:0] \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used ;
wire [7:0] \u0|hex1|data_out ;
wire [7:0] \u0|hex2|data_out ;
wire [1:0] \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used ;
wire [7:0] \u0|hex3|data_out ;
wire [7:0] \u0|hex4|data_out ;
wire [7:0] \u0|hex5|data_out ;
wire [1:0] \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [0:0] \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg ;
wire [9:0] \u0|led|data_out ;
wire [1:0] \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter ;
wire [1:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|ir_out ;
wire [0:0] \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter ;
wire [1:0] \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [1:0] \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter ;
wire [0:0] \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used ;
wire [0:0] \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter ;
wire [0:0] \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter ;
wire [1:0] \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter ;
wire [1:0] \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter ;
wire [0:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [0:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg ;
wire [4:0] \u0|rst_controller|altera_reset_synchronizer_int_chain ;
wire [0:0] \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg ;
wire [3:0] \u0|rst_controller|r_sync_rst_chain ;
wire [18:0] \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base ;
wire [1:0] \u0|cpu|cpu|R_logic_op ;
wire [0:0] \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg ;
wire [0:0] \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux|saved_grant ;
wire [0:0] \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_001|saved_grant ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [0:0] \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used ;
wire [0:0] \u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter ;
wire [1:0] \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \u0|button|readdata ;
wire [0:0] \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count ;
wire [3:0] \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg ;
wire [3:0] \u0|cpu|cpu|d_byteenable ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [31:0] \u0|cpu|cpu|D_iw ;
wire [31:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg ;
wire [7:0] \u0|cpu|cpu|av_ld_byte0_data ;
wire [31:0] \u0|cpu|cpu|W_control_rd_data ;
wire [4:0] \u0|cpu|cpu|R_dst_regnum ;
wire [16:0] \u0|cpu|cpu|F_pc ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg ;
wire [1:0] \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg ;
wire [8:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address ;
wire [31:0] \u0|cpu|cpu|W_ipending_reg ;
wire [31:0] \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre ;
wire [1:0] \u0|ram|the_altsyncram|auto_generated|address_reg_a ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [37:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo ;
wire [1:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir ;
wire [10:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg ;
wire [1:0] \u0|cpu|cpu|av_ld_align_cycle ;
wire [15:0] \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg ;
wire [31:0] \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre ;
wire [31:0] \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [31:0] \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre ;
wire [31:0] \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre ;
wire [31:0] \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre ;
wire [31:0] \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre ;
wire [31:0] \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre ;
wire [31:0] \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre ;
wire [1:0] \u0|cpu|cpu|R_compare_op ;
wire [31:0] \u0|cpu|cpu|E_arith_src1 ;
wire [31:0] \u0|cpu|cpu|W_ienable_reg ;
wire [96:0] \u0|mm_interconnect_0|cmd_mux|src_data ;
wire [0:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [31:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable ;
wire [96:0] \u0|mm_interconnect_0|cmd_mux_001|src_data ;
wire [2:0] \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w ;
wire [31:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata ;
wire [3:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable ;
wire [15:0] \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg ;
wire [31:0] \u0|led|readdata ;
wire [31:0] \u0|switch|readdata ;
wire [31:0] \u0|hex0|readdata ;
wire [31:0] \u0|hex2|readdata ;
wire [31:0] \u0|hex1|readdata ;
wire [31:0] \u0|hex5|readdata ;
wire [31:0] \u0|hex4|readdata ;
wire [7:0] \u0|cpu|cpu|av_ld_byte3_data ;
wire [0:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg ;
wire [0:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [9:0] \u0|switch|read_mux_out ;
wire [1:0] \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [35:0] \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [17:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [8:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [8:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [8:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u0|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [17:0] \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a96~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a97  = \u0|ram|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [1];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a98  = \u0|ram|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [2];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a99  = \u0|ram|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [3];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a100  = \u0|ram|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [4];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a101  = \u0|ram|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [5];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a102  = \u0|ram|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [6];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a103  = \u0|ram|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus [7];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a65~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a67~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \u0|rom|the_altsyncram|auto_generated|q_a [0] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u0|rom|the_altsyncram|auto_generated|q_a [1] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u0|rom|the_altsyncram|auto_generated|q_a [2] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u0|rom|the_altsyncram|auto_generated|q_a [3] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u0|rom|the_altsyncram|auto_generated|q_a [4] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u0|rom|the_altsyncram|auto_generated|q_a [5] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u0|rom|the_altsyncram|auto_generated|q_a [6] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u0|rom|the_altsyncram|auto_generated|q_a [7] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u0|rom|the_altsyncram|auto_generated|q_a [8] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u0|rom|the_altsyncram|auto_generated|q_a [9] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u0|rom|the_altsyncram|auto_generated|q_a [10] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u0|rom|the_altsyncram|auto_generated|q_a [11] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u0|rom|the_altsyncram|auto_generated|q_a [12] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u0|rom|the_altsyncram|auto_generated|q_a [13] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u0|rom|the_altsyncram|auto_generated|q_a [14] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \u0|rom|the_altsyncram|auto_generated|q_a [15] = \u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a87~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a120~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a121  = \u0|ram|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus [1];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a122  = \u0|ram|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus [2];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a123  = \u0|ram|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus [3];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a124  = \u0|ram|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus [4];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a125  = \u0|ram|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus [5];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a126  = \u0|ram|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus [6];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a127  = \u0|ram|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus [7];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a89~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a75~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a77~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a112~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a113  = \u0|ram|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus [1];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a114  = \u0|ram|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus [2];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a115  = \u0|ram|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus [3];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a116  = \u0|ram|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus [4];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a117  = \u0|ram|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus [5];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a118  = \u0|ram|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus [6];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a119  = \u0|ram|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus [7];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a69~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a78~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a79~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a74~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a104~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a105  = \u0|ram|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [1];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a106  = \u0|ram|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [2];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a107  = \u0|ram|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [3];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a108  = \u0|ram|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [4];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a109  = \u0|ram|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [5];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a110  = \u0|ram|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [6];
assign \u0|ram|the_altsyncram|auto_generated|ram_block1a111  = \u0|ram|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus [7];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a73~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a71~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a85~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a84~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a82~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a91~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a93~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a95~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u0|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \u0|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];

// Location: LCCOMB_X44_Y50_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(!\u0|hex0|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(!\u0|hex0|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(!\u0|hex0|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(!\u0|hex0|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(!\u0|hex0|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(!\u0|hex0|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\u0|hex0|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(\u0|hex0|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\u0|hex1|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\u0|hex1|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\u0|hex1|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\u0|hex1|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\u0|hex1|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\u0|hex1|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\u0|hex1|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(\u0|hex1|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(!\u0|hex2|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(!\u0|hex2|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(!\u0|hex2|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\u0|hex2|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\u0|hex2|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\u0|hex2|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\u0|hex2|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(!\u0|hex2|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(!\u0|hex3|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(!\u0|hex3|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(!\u0|hex3|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\u0|hex3|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\u0|hex3|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\u0|hex3|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\u0|hex3|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(!\u0|hex3|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[7]),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\u0|hex4|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(!\u0|hex4|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(!\u0|hex4|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\u0|hex4|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\u0|hex4|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\u0|hex4|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(\u0|hex4|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(!\u0|hex4|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[7]),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(!\u0|hex5|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\u0|hex5|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\u0|hex5|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(!\u0|hex5|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\u0|hex5|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\u0|hex5|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(\u0|hex5|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(!\u0|hex5|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[7]),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\u0|led|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\u0|led|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\u0|led|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\u0|led|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\u0|led|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\u0|led|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\u0|led|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\u0|led|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\u0|led|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\u0|led|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
fiftyfivenm_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder .lut_mask = 16'hFFFF;
defparam \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N30
fiftyfivenm_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
fiftyfivenm_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
fiftyfivenm_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
fiftyfivenm_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .listen_to_nsleep_signal = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout  = !\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|i_read_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|i_read_nxt~0_combout  = (!\u0|cpu|cpu|W_valid~q  & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # (\u0|cpu|cpu|i_read~q ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|i_read~q ),
	.datad(\u0|cpu|cpu|W_valid~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|i_read_nxt~0 .lut_mask = 16'h00FE;
defparam \u0|cpu|cpu|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N25
dffeas \u0|cpu|cpu|i_read (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|i_read .is_wysiwyg = "true";
defparam \u0|cpu|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N28
fiftyfivenm_lcell_comb \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 16'h0000;
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N29
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N16
fiftyfivenm_lcell_comb \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N17
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N20
fiftyfivenm_lcell_comb \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N21
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N22
fiftyfivenm_lcell_comb \u0|rst_controller|r_sync_rst_chain[3]~feeder (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|r_sync_rst_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N23
dffeas \u0|rst_controller|r_sync_rst_chain[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N10
fiftyfivenm_lcell_comb \u0|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain~1_combout  = (\u0|rst_controller|r_sync_rst_chain [3] & \u0|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|rst_controller|r_sync_rst_chain [3]),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain~1 .lut_mask = 16'hF000;
defparam \u0|rst_controller|r_sync_rst_chain~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N11
dffeas \u0|rst_controller|r_sync_rst_chain[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N8
fiftyfivenm_lcell_comb \u0|rst_controller|always2~0 (
// Equation(s):
// \u0|rst_controller|always2~0_combout  = (\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\u0|rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(gnd),
	.datad(\u0|rst_controller|r_sync_rst_chain [2]),
	.cin(gnd),
	.combout(\u0|rst_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|always2~0 .lut_mask = 16'hCCFF;
defparam \u0|rst_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N9
dffeas \u0|rst_controller|r_early_rst (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \u0|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N5
dffeas \u0|ram|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u0|ram|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router_001|Equal1~2 (
// Equation(s):
// \u0|mm_interconnect_0|router_001|Equal1~2_combout  = (\u0|mm_interconnect_0|router_001|Equal1~1_combout  & \u0|mm_interconnect_0|router_001|Equal1~0_combout )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router_001|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router_001|Equal1~2 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|router_001|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]))))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 .lut_mask = 16'h0A08;
defparam \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout  = !\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|update_grant~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout  = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout )) # (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & 
// ((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q )))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|update_grant~1 .lut_mask = 16'h8B8B;
defparam \u0|mm_interconnect_0|cmd_mux_001|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout  = (\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout  & ((\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ) # (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .lut_mask = 16'hFA00;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout  = !\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout  = (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]) # ((!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0] & 
// !\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.datac(\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 .lut_mask = 16'hAB00;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N19
dffeas \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & (!\u0|mm_interconnect_0|router_001|Equal1~2_combout  & 
// \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|router_001|Equal1~2_combout ),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_valid~0 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_new_inst~feeder (
// Equation(s):
// \u0|cpu|cpu|E_new_inst~feeder_combout  = \u0|cpu|cpu|R_valid~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|R_valid~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_new_inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_new_inst~feeder .lut_mask = 16'hF0F0;
defparam \u0|cpu|cpu|E_new_inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N19
dffeas \u0|cpu|cpu|E_new_inst (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_new_inst~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_new_inst .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N9
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  = (!\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & \u0|cpu|cpu|d_write~q )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0 .lut_mask = 16'h3300;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~0_combout  = (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q  & (\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~0 .lut_mask = 16'h0040;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~1_combout  = (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~0_combout ) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q )))) # (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q )))

	.dataa(\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~1 .lut_mask = 16'hEAC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X43_Y40_N0
fiftyfivenm_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: FF_X38_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hFA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hFA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h10FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hEE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hEE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hFE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5 .lut_mask = 16'hD888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6 .lut_mask = 16'hFC70;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h4400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hF402;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'h8080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hF2F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'h7250;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 16'hC088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hC0C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout  = 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|ir_out [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[1]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hE2E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hACCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h1030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'h88D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0 .lut_mask = 16'h8080;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout  = 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout  = 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir~0_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0] & 
// !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 16'h00CC;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0 .lut_mask = 16'h0033;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.100 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~22 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~22_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & \altera_internal_jtag~TDIUTAP )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~22 .lut_mask = 16'h0800;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 16'hBFBF;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 16'h0808;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[36]~21 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[36]~21_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[36]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[36]~21 .lut_mask = 16'hFF06;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[36]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[36]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~20 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~20_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [37])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~20 .lut_mask = 16'h0800;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[36]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[35]~6 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[35]~6_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.100~q  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.100~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [36])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.100~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [36]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[35]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[35]~6 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[35]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~23_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [35] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [35]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~23 .lut_mask = 16'hEA00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~24 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~24_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~24 .lut_mask = 16'h4000;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~25_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~23_combout 
// ) # ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~24_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~23_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~24_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~25 .lut_mask = 16'hABAA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[35]~6_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [35]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_udr~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .lut_mask = 16'h0088;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout  = 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hF0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0] & 
// !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 16'h00F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[0]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[0]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [1] & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [0])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 16'h0010;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27 .lut_mask = 16'hFF22;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [36]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout  = (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [0] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [1] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1 .lut_mask = 16'h5000;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~11 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~11_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [26] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~11 .lut_mask = 16'hE0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [0] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [1] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 16'h0400;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~16 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~16_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [29] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~16 .lut_mask = 16'hF0D0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2] $ (VCC)
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1  = CARRY(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .lut_mask = 16'h33CC;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [26])) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout 
// ))))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~0 .lut_mask = 16'hDF80;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [0] & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [1] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 16'h0500;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 )) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (GND)))
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3  = CARRY((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .lut_mask = 16'h3C3F;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~2 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~2_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [27]))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout )))) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~2 .lut_mask = 16'hEA2A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35] & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35] & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~q )))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 16'h44C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req~combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (!\u0|rst_controller|r_early_rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|rst_controller|r_early_rst~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 16'hFF0F;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_mem8~0_combout  = (\u0|cpu|cpu|D_iw [0] & (!\u0|cpu|cpu|D_iw [3] & ((\u0|cpu|cpu|D_iw [1]) # (\u0|cpu|cpu|D_iw [2]))))

	.dataa(\u0|cpu|cpu|D_iw [0]),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(\u0|cpu|cpu|D_iw [3]),
	.datad(\u0|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_mem8~0 .lut_mask = 16'h0A08;
defparam \u0|cpu|cpu|D_ctrl_mem8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .lut_mask = 16'hFFFF;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|debugaccess~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|debugaccess~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'hC000;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout  = (\u0|cpu|cpu|d_writedata [0] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout  = (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2] & !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0 .lut_mask = 16'h0404;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[0]~0 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[0]~0_combout  = \u0|cpu|cpu|F_pc [0] $ (VCC)
// \u0|cpu|cpu|F_pc_plus_one[0]~1  = CARRY(\u0|cpu|cpu|F_pc [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[0]~0 .lut_mask = 16'h33CC;
defparam \u0|cpu|cpu|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout  = (\u0|cpu|cpu|d_writedata [8] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [8]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~7 (
// Equation(s):
// \u0|cpu|cpu|Equal0~7_combout  = (\u0|cpu|cpu|D_iw [5] & (\u0|cpu|cpu|D_iw [4] & \u0|cpu|cpu|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_iw [5]),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~7 .lut_mask = 16'hC000;
defparam \u0|cpu|cpu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout  = (!\u0|mm_interconnect_0|cmd_mux_001|src_data [52] & (\u0|mm_interconnect_0|cmd_mux_001|src_data [51] & !\u0|ram|wren~1_combout ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|src_data [52]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|src_data [51]),
	.datad(\u0|ram|wren~1_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0 .lut_mask = 16'h0030;
defparam \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~6 (
// Equation(s):
// \u0|cpu|cpu|Equal62~6_combout  = (\u0|cpu|cpu|D_iw [16] & (\u0|cpu|cpu|D_iw [11] & (!\u0|cpu|cpu|D_iw [13] & \u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~6 .lut_mask = 16'h0800;
defparam \u0|cpu|cpu|Equal62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~5 (
// Equation(s):
// \u0|cpu|cpu|Equal62~5_combout  = (\u0|cpu|cpu|D_iw [16] & (!\u0|cpu|cpu|D_iw [11] & (!\u0|cpu|cpu|D_iw [13] & \u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~5 .lut_mask = 16'h0200;
defparam \u0|cpu|cpu|Equal62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~12 (
// Equation(s):
// \u0|cpu|cpu|Equal62~12_combout  = (!\u0|cpu|cpu|D_iw [16] & (\u0|cpu|cpu|D_iw [11] & (\u0|cpu|cpu|D_iw [13] & !\u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~12 .lut_mask = 16'h0040;
defparam \u0|cpu|cpu|Equal62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~3 (
// Equation(s):
// \u0|cpu|cpu|Equal0~3_combout  = (\u0|cpu|cpu|D_iw [4] & \u0|cpu|cpu|D_iw [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~3 .lut_mask = 16'hF000;
defparam \u0|cpu|cpu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_op_opx_rsv17~0 (
// Equation(s):
// \u0|cpu|cpu|D_op_opx_rsv17~0_combout  = (!\u0|cpu|cpu|D_iw [14] & (\u0|cpu|cpu|Equal0~3_combout  & (\u0|cpu|cpu|D_iw [15] & \u0|cpu|cpu|Equal0~2_combout )))

	.dataa(\u0|cpu|cpu|D_iw [14]),
	.datab(\u0|cpu|cpu|Equal0~3_combout ),
	.datac(\u0|cpu|cpu|D_iw [15]),
	.datad(\u0|cpu|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_op_opx_rsv17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_op_opx_rsv17~0 .lut_mask = 16'h4000;
defparam \u0|cpu|cpu|D_op_opx_rsv17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  = ((!\u0|cpu|cpu|Equal62~5_combout  & !\u0|cpu|cpu|Equal62~12_combout )) # (!\u0|cpu|cpu|D_op_opx_rsv17~0_combout )

	.dataa(\u0|cpu|cpu|Equal62~5_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|Equal62~12_combout ),
	.datad(\u0|cpu|cpu|D_op_opx_rsv17~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10 .lut_mask = 16'h05FF;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  = (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  & (((!\u0|cpu|cpu|Equal62~6_combout  & !\u0|cpu|cpu|Equal62~5_combout )) # (!\u0|cpu|cpu|D_op_cmpge~0_combout )))

	.dataa(\u0|cpu|cpu|D_op_cmpge~0_combout ),
	.datab(\u0|cpu|cpu|Equal62~6_combout ),
	.datac(\u0|cpu|cpu|Equal62~5_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11 .lut_mask = 16'h5700;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_op_opx_rsv63~4 (
// Equation(s):
// \u0|cpu|cpu|D_op_opx_rsv63~4_combout  = (\u0|cpu|cpu|D_iw [15] & \u0|cpu|cpu|D_iw [14])

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_op_opx_rsv63~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_op_opx_rsv63~4 .lut_mask = 16'hAA00;
defparam \u0|cpu|cpu|D_op_opx_rsv63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_op_opx_rsv63~5 (
// Equation(s):
// \u0|cpu|cpu|D_op_opx_rsv63~5_combout  = (\u0|cpu|cpu|Equal0~2_combout  & (\u0|cpu|cpu|D_op_opx_rsv63~4_combout  & (\u0|cpu|cpu|D_iw [4] & \u0|cpu|cpu|D_iw [5])))

	.dataa(\u0|cpu|cpu|Equal0~2_combout ),
	.datab(\u0|cpu|cpu|D_op_opx_rsv63~4_combout ),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_op_opx_rsv63~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_op_opx_rsv63~5 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|D_op_opx_rsv63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~1 (
// Equation(s):
// \u0|cpu|cpu|Equal62~1_combout  = (\u0|cpu|cpu|D_iw [16] & (!\u0|cpu|cpu|D_iw [11] & (!\u0|cpu|cpu|D_iw [13] & !\u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~1 .lut_mask = 16'h0002;
defparam \u0|cpu|cpu|Equal62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~10 (
// Equation(s):
// \u0|cpu|cpu|Equal62~10_combout  = (!\u0|cpu|cpu|D_iw [13] & (\u0|cpu|cpu|D_iw [11] & (!\u0|cpu|cpu|D_iw [16] & !\u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [13]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [16]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~10 .lut_mask = 16'h0004;
defparam \u0|cpu|cpu|Equal62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~13 (
// Equation(s):
// \u0|cpu|cpu|Equal62~13_combout  = (\u0|cpu|cpu|D_iw [16] & (\u0|cpu|cpu|D_iw [11] & (\u0|cpu|cpu|D_iw [13] & \u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~13 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|Equal62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout  = (((!\u0|cpu|cpu|D_iw [14] & !\u0|cpu|cpu|D_iw [15])) # (!\u0|cpu|cpu|Equal62~13_combout )) # (!\u0|cpu|cpu|Equal0~7_combout )

	.dataa(\u0|cpu|cpu|D_iw [14]),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|D_iw [15]),
	.datad(\u0|cpu|cpu|Equal62~13_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12 .lut_mask = 16'h37FF;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  = (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout  & (((!\u0|cpu|cpu|Equal62~1_combout  & !\u0|cpu|cpu|Equal62~10_combout )) # (!\u0|cpu|cpu|D_op_opx_rsv63~5_combout )))

	.dataa(\u0|cpu|cpu|D_op_opx_rsv63~5_combout ),
	.datab(\u0|cpu|cpu|Equal62~1_combout ),
	.datac(\u0|cpu|cpu|Equal62~10_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13 .lut_mask = 16'h5700;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~3 (
// Equation(s):
// \u0|cpu|cpu|Equal62~3_combout  = (\u0|cpu|cpu|D_iw [16] & (!\u0|cpu|cpu|D_iw [11] & (\u0|cpu|cpu|D_iw [13] & \u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~3 .lut_mask = 16'h2000;
defparam \u0|cpu|cpu|Equal62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~9 (
// Equation(s):
// \u0|cpu|cpu|Equal62~9_combout  = (\u0|cpu|cpu|D_iw [16] & (!\u0|cpu|cpu|D_iw [11] & (\u0|cpu|cpu|D_iw [13] & !\u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~9 .lut_mask = 16'h0020;
defparam \u0|cpu|cpu|Equal62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  = (((!\u0|cpu|cpu|Equal62~3_combout  & !\u0|cpu|cpu|Equal62~9_combout )) # (!\u0|cpu|cpu|D_op_opx_rsv63~4_combout )) # (!\u0|cpu|cpu|Equal0~7_combout )

	.dataa(\u0|cpu|cpu|Equal62~3_combout ),
	.datab(\u0|cpu|cpu|Equal62~9_combout ),
	.datac(\u0|cpu|cpu|Equal0~7_combout ),
	.datad(\u0|cpu|cpu|D_op_opx_rsv63~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14 .lut_mask = 16'h1FFF;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~15 (
// Equation(s):
// \u0|cpu|cpu|Equal0~15_combout  = (\u0|cpu|cpu|D_iw [0] & (!\u0|cpu|cpu|D_iw [1] & (\u0|cpu|cpu|D_iw [3] & !\u0|cpu|cpu|D_iw [2])))

	.dataa(\u0|cpu|cpu|D_iw [0]),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(\u0|cpu|cpu|D_iw [3]),
	.datad(\u0|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~15 .lut_mask = 16'h0020;
defparam \u0|cpu|cpu|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  = (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  & (!\u0|cpu|cpu|Equal0~15_combout  & ((!\u0|cpu|cpu|Equal62~6_combout ) # (!\u0|cpu|cpu|D_op_opx_rsv17~0_combout ))))

	.dataa(\u0|cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.datac(\u0|cpu|cpu|Equal62~6_combout ),
	.datad(\u0|cpu|cpu|Equal0~15_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15 .lut_mask = 16'h004C;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~8 (
// Equation(s):
// \u0|cpu|cpu|Equal62~8_combout  = (!\u0|cpu|cpu|D_iw [16] & (\u0|cpu|cpu|D_iw [11] & (\u0|cpu|cpu|D_iw [13] & \u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~8 .lut_mask = 16'h4000;
defparam \u0|cpu|cpu|Equal62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~4 (
// Equation(s):
// \u0|cpu|cpu|Equal62~4_combout  = (!\u0|cpu|cpu|D_iw [16] & (!\u0|cpu|cpu|D_iw [11] & (!\u0|cpu|cpu|D_iw [13] & \u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~4 .lut_mask = 16'h0100;
defparam \u0|cpu|cpu|Equal62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ((!\u0|cpu|cpu|Equal62~8_combout  & !\u0|cpu|cpu|Equal62~4_combout )) # (!\u0|cpu|cpu|D_op_cmpge~0_combout )

	.dataa(\u0|cpu|cpu|Equal62~8_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\u0|cpu|cpu|Equal62~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 16'h0F5F;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_op_opx_rsv00~2 (
// Equation(s):
// \u0|cpu|cpu|D_op_opx_rsv00~2_combout  = (\u0|cpu|cpu|D_iw [5] & (\u0|cpu|cpu|D_iw [4] & (\u0|cpu|cpu|Equal0~2_combout  & !\u0|cpu|cpu|D_iw [15])))

	.dataa(\u0|cpu|cpu|D_iw [5]),
	.datab(\u0|cpu|cpu|D_iw [4]),
	.datac(\u0|cpu|cpu|Equal0~2_combout ),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_op_opx_rsv00~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_op_opx_rsv00~2 .lut_mask = 16'h0080;
defparam \u0|cpu|cpu|D_op_opx_rsv00~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  = (\u0|cpu|cpu|D_iw [14]) # (((!\u0|cpu|cpu|Equal62~5_combout  & !\u0|cpu|cpu|Equal62~6_combout )) # (!\u0|cpu|cpu|D_op_opx_rsv00~2_combout ))

	.dataa(\u0|cpu|cpu|Equal62~5_combout ),
	.datab(\u0|cpu|cpu|Equal62~6_combout ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|D_op_opx_rsv00~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8 .lut_mask = 16'hF1FF;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~2 (
// Equation(s):
// \u0|cpu|cpu|Equal62~2_combout  = (\u0|cpu|cpu|D_iw [16] & (\u0|cpu|cpu|D_iw [11] & (!\u0|cpu|cpu|D_iw [13] & !\u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~2 .lut_mask = 16'h0008;
defparam \u0|cpu|cpu|Equal62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  = (\u0|cpu|cpu|D_iw [14]) # (((!\u0|cpu|cpu|Equal62~2_combout  & !\u0|cpu|cpu|Equal62~0_combout )) # (!\u0|cpu|cpu|D_op_opx_rsv00~2_combout ))

	.dataa(\u0|cpu|cpu|Equal62~2_combout ),
	.datab(\u0|cpu|cpu|D_iw [14]),
	.datac(\u0|cpu|cpu|Equal62~0_combout ),
	.datad(\u0|cpu|cpu|D_op_opx_rsv00~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7 .lut_mask = 16'hCDFF;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~11 (
// Equation(s):
// \u0|cpu|cpu|Equal62~11_combout  = (!\u0|cpu|cpu|D_iw [12] & (\u0|cpu|cpu|D_iw [13] & (!\u0|cpu|cpu|D_iw [11] & !\u0|cpu|cpu|D_iw [16])))

	.dataa(\u0|cpu|cpu|D_iw [12]),
	.datab(\u0|cpu|cpu|D_iw [13]),
	.datac(\u0|cpu|cpu|D_iw [11]),
	.datad(\u0|cpu|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~11 .lut_mask = 16'h0004;
defparam \u0|cpu|cpu|Equal62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ((!\u0|cpu|cpu|Equal62~10_combout  & !\u0|cpu|cpu|Equal62~11_combout )) # (!\u0|cpu|cpu|D_op_opx_rsv17~0_combout )

	.dataa(\u0|cpu|cpu|Equal62~10_combout ),
	.datab(\u0|cpu|cpu|Equal62~11_combout ),
	.datac(\u0|cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 16'h1F1F;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  = (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  & (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  & 
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout  = (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  & (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  & (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  & 
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~17 (
// Equation(s):
// \u0|cpu|cpu|Equal0~17_combout  = (\u0|cpu|cpu|D_iw [1] & (\u0|cpu|cpu|D_iw [3] & (\u0|cpu|cpu|D_iw [2] & \u0|cpu|cpu|D_iw [0])))

	.dataa(\u0|cpu|cpu|D_iw [1]),
	.datab(\u0|cpu|cpu|D_iw [3]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~17 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~11 (
// Equation(s):
// \u0|cpu|cpu|Equal0~11_combout  = (!\u0|cpu|cpu|D_iw [1] & (\u0|cpu|cpu|D_iw [3] & (\u0|cpu|cpu|D_iw [2] & \u0|cpu|cpu|D_iw [0])))

	.dataa(\u0|cpu|cpu|D_iw [1]),
	.datab(\u0|cpu|cpu|D_iw [3]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~11 .lut_mask = 16'h4000;
defparam \u0|cpu|cpu|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_alu_force_xor~14 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_alu_force_xor~14_combout  = (\u0|cpu|cpu|D_iw [3] & (!\u0|cpu|cpu|D_iw [0] & (\u0|cpu|cpu|D_iw [1] $ (!\u0|cpu|cpu|D_iw [2]))))

	.dataa(\u0|cpu|cpu|D_iw [1]),
	.datab(\u0|cpu|cpu|D_iw [3]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_force_xor~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~14 .lut_mask = 16'h0084;
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_force_src2_zero~0_combout  = (!\u0|cpu|cpu|Equal0~17_combout  & (!\u0|cpu|cpu|Equal0~11_combout  & ((!\u0|cpu|cpu|D_iw [5]) # (!\u0|cpu|cpu|D_ctrl_alu_force_xor~14_combout ))))

	.dataa(\u0|cpu|cpu|Equal0~17_combout ),
	.datab(\u0|cpu|cpu|Equal0~11_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datad(\u0|cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 16'h0111;
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~16 (
// Equation(s):
// \u0|cpu|cpu|Equal0~16_combout  = (\u0|cpu|cpu|D_iw [1] & (!\u0|cpu|cpu|D_iw [3] & (!\u0|cpu|cpu|D_iw [2] & !\u0|cpu|cpu|D_iw [0])))

	.dataa(\u0|cpu|cpu|D_iw [1]),
	.datab(\u0|cpu|cpu|D_iw [3]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~16 .lut_mask = 16'h0002;
defparam \u0|cpu|cpu|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~9 (
// Equation(s):
// \u0|cpu|cpu|Equal0~9_combout  = (!\u0|cpu|cpu|D_iw [0] & (!\u0|cpu|cpu|D_iw [1] & (!\u0|cpu|cpu|D_iw [3] & \u0|cpu|cpu|D_iw [2])))

	.dataa(\u0|cpu|cpu|D_iw [0]),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(\u0|cpu|cpu|D_iw [3]),
	.datad(\u0|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~9 .lut_mask = 16'h0100;
defparam \u0|cpu|cpu|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~12 (
// Equation(s):
// \u0|cpu|cpu|Equal0~12_combout  = (!\u0|cpu|cpu|D_iw [1] & (!\u0|cpu|cpu|D_iw [3] & (!\u0|cpu|cpu|D_iw [2] & \u0|cpu|cpu|D_iw [0])))

	.dataa(\u0|cpu|cpu|D_iw [1]),
	.datab(\u0|cpu|cpu|D_iw [3]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~12 .lut_mask = 16'h0100;
defparam \u0|cpu|cpu|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_exception~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_exception~0_combout  = (\u0|cpu|cpu|D_iw [5] & ((\u0|cpu|cpu|Equal0~12_combout ) # ((\u0|cpu|cpu|Equal0~9_combout  & !\u0|cpu|cpu|D_iw [4]))))

	.dataa(\u0|cpu|cpu|Equal0~9_combout ),
	.datab(\u0|cpu|cpu|D_iw [5]),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_exception~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_exception~0 .lut_mask = 16'hCC08;
defparam \u0|cpu|cpu|D_ctrl_exception~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_exception~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_exception~1_combout  = (!\u0|cpu|cpu|D_ctrl_exception~0_combout  & ((\u0|cpu|cpu|Equal0~3_combout ) # ((!\u0|cpu|cpu|Equal0~16_combout  & !\u0|cpu|cpu|Equal0~2_combout ))))

	.dataa(\u0|cpu|cpu|Equal0~3_combout ),
	.datab(\u0|cpu|cpu|Equal0~16_combout ),
	.datac(\u0|cpu|cpu|Equal0~2_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_exception~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_exception~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_exception~1 .lut_mask = 16'h00AB;
defparam \u0|cpu|cpu|D_ctrl_exception~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_exception~2 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_exception~2_combout  = (\u0|cpu|cpu|D_ctrl_exception~1_combout  & (((\u0|cpu|cpu|D_ctrl_force_src2_zero~0_combout  & !\u0|cpu|cpu|Equal0~12_combout )) # (!\u0|cpu|cpu|D_iw [4])))

	.dataa(\u0|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_exception~1_combout ),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_exception~2 .lut_mask = 16'h0C8C;
defparam \u0|cpu|cpu|D_ctrl_exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = (!\u0|cpu|cpu|D_iw [14] & (\u0|cpu|cpu|D_iw [13] & ((\u0|cpu|cpu|D_iw [11]) # (!\u0|cpu|cpu|D_iw [12]))))

	.dataa(\u0|cpu|cpu|D_iw [14]),
	.datab(\u0|cpu|cpu|D_iw [13]),
	.datac(\u0|cpu|cpu|D_iw [12]),
	.datad(\u0|cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 16'h4404;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = (\u0|cpu|cpu|D_iw [16] & !\u0|cpu|cpu|D_iw [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|D_iw [16]),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 16'h00F0;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = (\u0|cpu|cpu|D_iw [14] & ((\u0|cpu|cpu|D_iw [15] & ((\u0|cpu|cpu|Equal62~8_combout ))) # (!\u0|cpu|cpu|D_iw [15] & (\u0|cpu|cpu|Equal62~9_combout )))) # (!\u0|cpu|cpu|D_iw [14] & 
// (((\u0|cpu|cpu|Equal62~8_combout ))))

	.dataa(\u0|cpu|cpu|D_iw [14]),
	.datab(\u0|cpu|cpu|Equal62~9_combout ),
	.datac(\u0|cpu|cpu|Equal62~8_combout ),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 16'hF0D8;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = (\u0|cpu|cpu|Equal0~7_combout  & ((\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # ((\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ))))

	.dataa(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 16'hCC80;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  = ((\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ) # (!\u0|cpu|cpu|D_ctrl_exception~2_combout )) # (!\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout )

	.dataa(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|D_ctrl_exception~2_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17 .lut_mask = 16'hFF5F;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [2]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [2]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3  $ (GND))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3  & VCC))
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5  = CARRY((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4] & 
// !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .lut_mask = 16'hC30C;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [5] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 )) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [5] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (GND)))
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7  = CARRY((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [5]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .lut_mask = 16'h5A5F;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~7 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~7_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [29])) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ))))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout 
// ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~7 .lut_mask = 16'hACCC;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[1]~2 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[1]~2_combout  = (\u0|cpu|cpu|F_pc [1] & (!\u0|cpu|cpu|F_pc_plus_one[0]~1 )) # (!\u0|cpu|cpu|F_pc [1] & ((\u0|cpu|cpu|F_pc_plus_one[0]~1 ) # (GND)))
// \u0|cpu|cpu|F_pc_plus_one[1]~3  = CARRY((!\u0|cpu|cpu|F_pc_plus_one[0]~1 ) # (!\u0|cpu|cpu|F_pc [1]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[0]~1 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[1]~2 .lut_mask = 16'h3C3F;
defparam \u0|cpu|cpu|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~26 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~26_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~26 .lut_mask = 16'hE444;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N9
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [27]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[27]~43 (
// Equation(s):
// \u0|cpu|cpu|F_iw[27]~43_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27] & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[27]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[27]~43 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[27]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout  = (\u0|mm_interconnect_0|cmd_mux_001|src_data [52] & (!\u0|mm_interconnect_0|cmd_mux_001|src_data [51] & !\u0|ram|wren~1_combout ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|src_data [52]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|src_data [51]),
	.datad(\u0|ram|wren~1_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0 .lut_mask = 16'h000C;
defparam \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_mem16~0_combout  = (\u0|cpu|cpu|D_iw [0] & (\u0|cpu|cpu|D_iw [3] & ((\u0|cpu|cpu|D_iw [1]) # (\u0|cpu|cpu|D_iw [2]))))

	.dataa(\u0|cpu|cpu|D_iw [1]),
	.datab(\u0|cpu|cpu|D_iw [0]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_mem16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_mem16~0 .lut_mask = 16'hC800;
defparam \u0|cpu|cpu|D_ctrl_mem16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|d_byteenable[2]~0 (
// Equation(s):
// \u0|cpu|cpu|d_byteenable[2]~0_combout  = (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|D_ctrl_mem8~0_combout ) # (\u0|cpu|cpu|D_ctrl_mem16~0_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|d_byteenable[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_byteenable[2]~0 .lut_mask = 16'h00EE;
defparam \u0|cpu|cpu|d_byteenable[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [6] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7  $ (GND))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [6] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7  & VCC))
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9  = CARRY((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [6] & 
// !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .lut_mask = 16'hA50A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y32_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~6 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~6_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [30]))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout )))) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~6 .lut_mask = 16'hF870;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~13 (
// Equation(s):
// \u0|cpu|cpu|Equal0~13_combout  = (!\u0|cpu|cpu|D_iw [1] & (!\u0|cpu|cpu|D_iw [3] & (\u0|cpu|cpu|D_iw [2] & \u0|cpu|cpu|D_iw [0])))

	.dataa(\u0|cpu|cpu|D_iw [1]),
	.datab(\u0|cpu|cpu|D_iw [3]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~13 .lut_mask = 16'h1000;
defparam \u0|cpu|cpu|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_b_is_dst~0_combout  = (\u0|cpu|cpu|D_iw [4] & (((\u0|cpu|cpu|D_iw [2]) # (!\u0|cpu|cpu|D_iw [3])) # (!\u0|cpu|cpu|D_iw [5]))) # (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|D_iw [3]) # (\u0|cpu|cpu|D_iw [5] $ (\u0|cpu|cpu|D_iw [2]))))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|D_iw [5]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_b_is_dst~0 .lut_mask = 16'hF7BE;
defparam \u0|cpu|cpu|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_b_is_dst~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_b_is_dst~1_combout  = (\u0|cpu|cpu|D_iw [4] & (\u0|cpu|cpu|D_iw [3] & ((\u0|cpu|cpu|D_iw [5]) # (\u0|cpu|cpu|D_iw [2])))) # (!\u0|cpu|cpu|D_iw [4] & (\u0|cpu|cpu|D_iw [5] & (\u0|cpu|cpu|D_iw [2] & !\u0|cpu|cpu|D_iw [3])))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|D_iw [5]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_b_is_dst~1 .lut_mask = 16'hA840;
defparam \u0|cpu|cpu|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_b_is_dst~2 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_b_is_dst~2_combout  = (\u0|cpu|cpu|D_iw [1] & (\u0|cpu|cpu|D_iw [0] & ((!\u0|cpu|cpu|D_ctrl_b_is_dst~1_combout ) # (!\u0|cpu|cpu|D_ctrl_b_is_dst~0_combout )))) # (!\u0|cpu|cpu|D_iw [1] & ((\u0|cpu|cpu|D_ctrl_b_is_dst~0_combout  & 
// (!\u0|cpu|cpu|D_iw [0])) # (!\u0|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ((!\u0|cpu|cpu|D_ctrl_b_is_dst~1_combout )))))

	.dataa(\u0|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datab(\u0|cpu|cpu|D_iw [0]),
	.datac(\u0|cpu|cpu|D_ctrl_b_is_dst~1_combout ),
	.datad(\u0|cpu|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_b_is_dst~2 .lut_mask = 16'h4C27;
defparam \u0|cpu|cpu|D_ctrl_b_is_dst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_use_imm~0 (
// Equation(s):
// \u0|cpu|cpu|R_src2_use_imm~0_combout  = (\u0|cpu|cpu|Equal0~13_combout ) # ((\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout ) # ((\u0|cpu|cpu|Equal0~11_combout  & !\u0|cpu|cpu|D_iw [4])))

	.dataa(\u0|cpu|cpu|Equal0~13_combout ),
	.datab(\u0|cpu|cpu|Equal0~11_combout ),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_use_imm~0 .lut_mask = 16'hFFAE;
defparam \u0|cpu|cpu|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = (!\u0|cpu|cpu|D_iw [15] & \u0|cpu|cpu|D_iw [14])

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 16'h5500;
defparam \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~2 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout  = (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & (((\u0|cpu|cpu|Equal62~5_combout  & \u0|cpu|cpu|D_op_opx_rsv63~4_combout )))) # (!\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & 
// ((\u0|cpu|cpu|Equal62~4_combout ) # ((\u0|cpu|cpu|Equal62~5_combout  & \u0|cpu|cpu|D_op_opx_rsv63~4_combout ))))

	.dataa(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(\u0|cpu|cpu|Equal62~4_combout ),
	.datac(\u0|cpu|cpu|Equal62~5_combout ),
	.datad(\u0|cpu|cpu|D_op_opx_rsv63~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~2 .lut_mask = 16'hF444;
defparam \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~5 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout  = (\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout  & (\u0|cpu|cpu|Equal0~2_combout  & (\u0|cpu|cpu|D_iw [4] & \u0|cpu|cpu|D_iw [5])))

	.dataa(\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.datab(\u0|cpu|cpu|Equal0~2_combout ),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~5 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_use_imm~1 (
// Equation(s):
// \u0|cpu|cpu|R_src2_use_imm~1_combout  = (\u0|cpu|cpu|R_src2_use_imm~0_combout ) # ((\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\u0|cpu|cpu|R_valid~q  & \u0|cpu|cpu|R_ctrl_br_nxt~1_combout )))

	.dataa(\u0|cpu|cpu|R_src2_use_imm~0_combout ),
	.datab(\u0|cpu|cpu|R_valid~q ),
	.datac(\u0|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_use_imm~1 .lut_mask = 16'hFFEA;
defparam \u0|cpu|cpu|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N17
dffeas \u0|cpu|cpu|R_src2_use_imm (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_use_imm~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[6]~16 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[6]~16_combout  = (!\u0|cpu|cpu|E_src2[6]~15_combout  & ((\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|D_iw [12]))) # (!\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [6]))))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.datac(\u0|cpu|cpu|D_iw [12]),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[6]~16 .lut_mask = 16'h3022;
defparam \u0|cpu|cpu|R_src2_lo[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N1
dffeas \u0|cpu|cpu|E_src2[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[6]~16_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N15
dffeas \u0|ram|the_altsyncram|auto_generated|address_reg_a[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux_001|src_data [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \u0|ram|the_altsyncram|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[39] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [39] = (\u0|cpu|cpu|W_alu_result [3] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|cpu|cpu|F_pc [1])))) # (!\u0|cpu|cpu|W_alu_result [3] & 
// (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u0|cpu|cpu|F_pc [1]))))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|F_pc [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[39] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~10 (
// Equation(s):
// \u0|cpu|cpu|Equal0~10_combout  = (!\u0|cpu|cpu|D_iw [0] & (!\u0|cpu|cpu|D_iw [1] & (\u0|cpu|cpu|D_iw [3] & \u0|cpu|cpu|D_iw [2])))

	.dataa(\u0|cpu|cpu|D_iw [0]),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(\u0|cpu|cpu|D_iw [3]),
	.datad(\u0|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~10 .lut_mask = 16'h1000;
defparam \u0|cpu|cpu|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_logic~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_logic~0_combout  = (!\u0|cpu|cpu|Equal0~10_combout  & ((!\u0|cpu|cpu|Equal0~9_combout ) # (!\u0|cpu|cpu|D_iw [4])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|Equal0~10_combout ),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|Equal0~9_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_logic~0 .lut_mask = 16'h0333;
defparam \u0|cpu|cpu|D_ctrl_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~8 (
// Equation(s):
// \u0|cpu|cpu|Equal0~8_combout  = (!\u0|cpu|cpu|D_iw [16] & (\u0|cpu|cpu|D_iw [13] & !\u0|cpu|cpu|D_iw [11]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_iw [16]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~8 .lut_mask = 16'h0030;
defparam \u0|cpu|cpu|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_logic (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_logic~combout  = ((\u0|cpu|cpu|D_iw [12] & (\u0|cpu|cpu|Equal0~7_combout  & \u0|cpu|cpu|Equal0~8_combout ))) # (!\u0|cpu|cpu|D_ctrl_logic~0_combout )

	.dataa(\u0|cpu|cpu|D_iw [12]),
	.datab(\u0|cpu|cpu|D_ctrl_logic~0_combout ),
	.datac(\u0|cpu|cpu|Equal0~7_combout ),
	.datad(\u0|cpu|cpu|Equal0~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_logic~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_logic .lut_mask = 16'hB333;
defparam \u0|cpu|cpu|D_ctrl_logic .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N15
dffeas \u0|cpu|cpu|R_ctrl_logic (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_logic~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~4 (
// Equation(s):
// \u0|cpu|cpu|Equal0~4_combout  = (!\u0|cpu|cpu|D_iw [0] & (!\u0|cpu|cpu|D_iw [1] & (!\u0|cpu|cpu|D_iw [3] & !\u0|cpu|cpu|D_iw [2])))

	.dataa(\u0|cpu|cpu|D_iw [0]),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(\u0|cpu|cpu|D_iw [3]),
	.datad(\u0|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~4 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~5 (
// Equation(s):
// \u0|cpu|cpu|Equal0~5_combout  = (\u0|cpu|cpu|D_iw [1] & (!\u0|cpu|cpu|D_iw [3] & (\u0|cpu|cpu|D_iw [2] & !\u0|cpu|cpu|D_iw [0])))

	.dataa(\u0|cpu|cpu|D_iw [1]),
	.datab(\u0|cpu|cpu|D_iw [3]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~5 .lut_mask = 16'h0020;
defparam \u0|cpu|cpu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_alu_force_xor~11 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_alu_force_xor~11_combout  = (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|Equal0~5_combout ) # ((\u0|cpu|cpu|Equal0~4_combout  & \u0|cpu|cpu|D_iw [5]))))

	.dataa(\u0|cpu|cpu|Equal0~4_combout ),
	.datab(\u0|cpu|cpu|Equal0~5_combout ),
	.datac(\u0|cpu|cpu|D_iw [5]),
	.datad(\u0|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_force_xor~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~11 .lut_mask = 16'h00EC;
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_alu_force_xor~13 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_alu_force_xor~13_combout  = (\u0|cpu|cpu|D_iw [15] & (\u0|cpu|cpu|D_iw [14] & ((\u0|cpu|cpu|Equal62~0_combout )))) # (!\u0|cpu|cpu|D_iw [15] & (((\u0|cpu|cpu|Equal62~1_combout ))))

	.dataa(\u0|cpu|cpu|D_iw [14]),
	.datab(\u0|cpu|cpu|Equal62~1_combout ),
	.datac(\u0|cpu|cpu|Equal62~0_combout ),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_force_xor~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~13 .lut_mask = 16'hA0CC;
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_alu_force_xor~10 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_alu_force_xor~10_combout  = (\u0|cpu|cpu|D_ctrl_alu_force_xor~14_combout  & (((\u0|cpu|cpu|Equal62~0_combout  & \u0|cpu|cpu|D_op_cmpge~0_combout )) # (!\u0|cpu|cpu|Equal0~3_combout ))) # (!\u0|cpu|cpu|D_ctrl_alu_force_xor~14_combout  & 
// (\u0|cpu|cpu|Equal62~0_combout  & (\u0|cpu|cpu|D_op_cmpge~0_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datab(\u0|cpu|cpu|Equal62~0_combout ),
	.datac(\u0|cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\u0|cpu|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_force_xor~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~10 .lut_mask = 16'hC0EA;
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_alu_force_xor~12 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_alu_force_xor~12_combout  = (\u0|cpu|cpu|D_ctrl_alu_force_xor~11_combout ) # ((\u0|cpu|cpu|D_ctrl_alu_force_xor~10_combout ) # ((\u0|cpu|cpu|D_ctrl_alu_force_xor~13_combout  & \u0|cpu|cpu|Equal0~7_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_alu_force_xor~11_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_alu_force_xor~13_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_alu_force_xor~10_combout ),
	.datad(\u0|cpu|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~12 .lut_mask = 16'hFEFA;
defparam \u0|cpu|cpu|D_ctrl_alu_force_xor~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \u0|cpu|cpu|D_logic_op_raw[1]~0_combout  = (\u0|cpu|cpu|D_iw [4] & (((\u0|cpu|cpu|D_iw [15]) # (!\u0|cpu|cpu|Equal0~2_combout )) # (!\u0|cpu|cpu|D_iw [5])))

	.dataa(\u0|cpu|cpu|D_iw [5]),
	.datab(\u0|cpu|cpu|D_iw [4]),
	.datac(\u0|cpu|cpu|Equal0~2_combout ),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_logic_op_raw[1]~0 .lut_mask = 16'hCC4C;
defparam \u0|cpu|cpu|D_logic_op_raw[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_logic_op[1]~0 (
// Equation(s):
// \u0|cpu|cpu|D_logic_op[1]~0_combout  = (\u0|cpu|cpu|D_ctrl_alu_force_xor~12_combout ) # (\u0|cpu|cpu|D_logic_op_raw[1]~0_combout )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_ctrl_alu_force_xor~12_combout ),
	.datac(\u0|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_logic_op[1]~0 .lut_mask = 16'hFCFC;
defparam \u0|cpu|cpu|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N1
dffeas \u0|cpu|cpu|R_logic_op[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[41] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [41] = (\u0|cpu|cpu|F_pc [3] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|W_alu_result [5])))) # (!\u0|cpu|cpu|F_pc [3] & 
// (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|W_alu_result [5]))))

	.dataa(\u0|cpu|cpu|F_pc [3]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[41] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[3]~6 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[3]~6_combout  = (\u0|cpu|cpu|F_pc [3] & (!\u0|cpu|cpu|F_pc_plus_one[2]~5 )) # (!\u0|cpu|cpu|F_pc [3] & ((\u0|cpu|cpu|F_pc_plus_one[2]~5 ) # (GND)))
// \u0|cpu|cpu|F_pc_plus_one[3]~7  = CARRY((!\u0|cpu|cpu|F_pc_plus_one[2]~5 ) # (!\u0|cpu|cpu|F_pc [3]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[2]~5 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[3]~6 .lut_mask = 16'h3C3F;
defparam \u0|cpu|cpu|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[4]~8 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[4]~8_combout  = (\u0|cpu|cpu|F_pc [4] & (\u0|cpu|cpu|F_pc_plus_one[3]~7  $ (GND))) # (!\u0|cpu|cpu|F_pc [4] & (!\u0|cpu|cpu|F_pc_plus_one[3]~7  & VCC))
// \u0|cpu|cpu|F_pc_plus_one[4]~9  = CARRY((\u0|cpu|cpu|F_pc [4] & !\u0|cpu|cpu|F_pc_plus_one[3]~7 ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[3]~7 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[4]~8 .lut_mask = 16'hC30C;
defparam \u0|cpu|cpu|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~29 (
// Equation(s):
// \u0|cpu|cpu|Add1~29_combout  = \u0|cpu|cpu|E_src2 [6] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(\u0|cpu|cpu|E_src2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~29 .lut_mask = 16'h55AA;
defparam \u0|cpu|cpu|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~30 (
// Equation(s):
// \u0|cpu|cpu|Add1~30_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [5])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_alu_sub~q ),
	.datac(\u0|cpu|cpu|E_src2 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~30 .lut_mask = 16'h3C3C;
defparam \u0|cpu|cpu|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [7] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 )) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [7] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (GND)))
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11  = CARRY((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [7]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .lut_mask = 16'h3C3F;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~15 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~15_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [30] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~15 .lut_mask = 16'hF0D0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 16'h3000;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~14 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~14_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [31] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~14 .lut_mask = 16'hCCC4;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11  $ (GND))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [8] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11  & VCC))
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13  = CARRY((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [8] & 
// !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .lut_mask = 16'hA50A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [9] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 )) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [9] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (GND)))
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15  = CARRY((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [9]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .lut_mask = 16'h3C3F;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~3 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~3_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [33]))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout 
// )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~3 .lut_mask = 16'hF870;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_mem16~1_combout  = (\u0|cpu|cpu|D_ctrl_mem16~0_combout  & !\u0|cpu|cpu|D_iw [4])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_mem16~1 .lut_mask = 16'h00CC;
defparam \u0|cpu|cpu|D_ctrl_mem16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_mem8~1_combout  = (!\u0|cpu|cpu|D_iw [4] & \u0|cpu|cpu|D_ctrl_mem8~0_combout )

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_mem8~1 .lut_mask = 16'h5500;
defparam \u0|cpu|cpu|D_ctrl_mem8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_retaddr~6 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_retaddr~6_combout  = (\u0|cpu|cpu|Equal0~12_combout  & (((!\u0|cpu|cpu|D_iw [4])))) # (!\u0|cpu|cpu|Equal0~12_combout  & ((\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|D_ctrl_force_src2_zero~0_combout ))) # (!\u0|cpu|cpu|D_iw [4] & 
// (\u0|cpu|cpu|Equal0~9_combout ))))

	.dataa(\u0|cpu|cpu|Equal0~9_combout ),
	.datab(\u0|cpu|cpu|Equal0~12_combout ),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_retaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_retaddr~6 .lut_mask = 16'h3E0E;
defparam \u0|cpu|cpu|D_ctrl_retaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_retaddr~7 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_retaddr~7_combout  = (\u0|cpu|cpu|D_iw [4] & (\u0|cpu|cpu|D_ctrl_retaddr~6_combout  & ((\u0|cpu|cpu|D_iw [5]) # (!\u0|cpu|cpu|Equal0~16_combout )))) # (!\u0|cpu|cpu|D_iw [4] & (\u0|cpu|cpu|D_iw [5] & ((\u0|cpu|cpu|Equal0~16_combout ) # 
// (\u0|cpu|cpu|D_ctrl_retaddr~6_combout ))))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|D_iw [5]),
	.datac(\u0|cpu|cpu|Equal0~16_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_retaddr~6_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_retaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_retaddr~7 .lut_mask = 16'hCE40;
defparam \u0|cpu|cpu|D_ctrl_retaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~14 (
// Equation(s):
// \u0|cpu|cpu|Equal62~14_combout  = (\u0|cpu|cpu|D_iw [16] & (\u0|cpu|cpu|D_iw [11] & (\u0|cpu|cpu|D_iw [13] & !\u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~14 .lut_mask = 16'h0080;
defparam \u0|cpu|cpu|Equal62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_retaddr~3_combout  = (!\u0|cpu|cpu|D_iw [14] & ((\u0|cpu|cpu|Equal62~9_combout ) # ((\u0|cpu|cpu|Equal62~13_combout  & !\u0|cpu|cpu|D_iw [15]))))

	.dataa(\u0|cpu|cpu|D_iw [14]),
	.datab(\u0|cpu|cpu|Equal62~13_combout ),
	.datac(\u0|cpu|cpu|Equal62~9_combout ),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_retaddr~3 .lut_mask = 16'h5054;
defparam \u0|cpu|cpu|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_retaddr~4 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_retaddr~4_combout  = (\u0|cpu|cpu|D_ctrl_retaddr~3_combout ) # ((!\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & ((\u0|cpu|cpu|Equal62~14_combout ) # (\u0|cpu|cpu|Equal62~8_combout ))))

	.dataa(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(\u0|cpu|cpu|Equal62~14_combout ),
	.datac(\u0|cpu|cpu|Equal62~8_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_retaddr~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_retaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_retaddr~4 .lut_mask = 16'hFF54;
defparam \u0|cpu|cpu|D_ctrl_retaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_retaddr~1_combout  = (!\u0|cpu|cpu|D_iw [15] & ((\u0|cpu|cpu|Equal62~9_combout ) # (\u0|cpu|cpu|Equal62~14_combout )))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|Equal62~9_combout ),
	.datad(\u0|cpu|cpu|Equal62~14_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_retaddr~1 .lut_mask = 16'h5550;
defparam \u0|cpu|cpu|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_retaddr~0_combout  = (\u0|cpu|cpu|D_iw [15] & ((\u0|cpu|cpu|Equal62~12_combout ) # (\u0|cpu|cpu|Equal62~11_combout )))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(\u0|cpu|cpu|Equal62~12_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Equal62~11_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_retaddr~0 .lut_mask = 16'hAA88;
defparam \u0|cpu|cpu|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_retaddr~2_combout  = (\u0|cpu|cpu|Equal0~7_combout  & (\u0|cpu|cpu|D_iw [14] & ((\u0|cpu|cpu|D_ctrl_retaddr~1_combout ) # (\u0|cpu|cpu|D_ctrl_retaddr~0_combout ))))

	.dataa(\u0|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_retaddr~2 .lut_mask = 16'hC080;
defparam \u0|cpu|cpu|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_force_src2_zero~6 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_force_src2_zero~6_combout  = (!\u0|cpu|cpu|D_ctrl_retaddr~2_combout  & (((!\u0|cpu|cpu|Equal0~16_combout  & !\u0|cpu|cpu|Equal0~4_combout )) # (!\u0|cpu|cpu|D_ctrl_jmp_direct~0_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_retaddr~2_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.datac(\u0|cpu|cpu|Equal0~16_combout ),
	.datad(\u0|cpu|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_force_src2_zero~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~6 .lut_mask = 16'h1115;
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_force_src2_zero~7 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_force_src2_zero~7_combout  = (\u0|cpu|cpu|D_ctrl_force_src2_zero~6_combout  & (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout  & ((\u0|cpu|cpu|D_iw [5]) # (!\u0|cpu|cpu|Equal0~2_combout ))))

	.dataa(\u0|cpu|cpu|D_ctrl_force_src2_zero~6_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.datac(\u0|cpu|cpu|Equal0~2_combout ),
	.datad(\u0|cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_force_src2_zero~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~7 .lut_mask = 16'h8808;
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_retaddr~5 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_retaddr~5_combout  = (\u0|cpu|cpu|D_ctrl_force_src2_zero~7_combout  & ((!\u0|cpu|cpu|Equal0~7_combout ) # (!\u0|cpu|cpu|D_ctrl_retaddr~4_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_retaddr~4_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|Equal0~7_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_force_src2_zero~7_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_retaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_retaddr~5 .lut_mask = 16'h5F00;
defparam \u0|cpu|cpu|D_ctrl_retaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_retaddr~8 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_retaddr~8_combout  = ((\u0|cpu|cpu|D_ctrl_retaddr~7_combout  & ((!\u0|cpu|cpu|D_iw [4]))) # (!\u0|cpu|cpu|D_ctrl_retaddr~7_combout  & ((\u0|cpu|cpu|Equal0~2_combout ) # (\u0|cpu|cpu|D_iw [4])))) # (!\u0|cpu|cpu|D_ctrl_retaddr~5_combout 
// )

	.dataa(\u0|cpu|cpu|Equal0~2_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_retaddr~7_combout ),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|D_ctrl_retaddr~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_retaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_retaddr~8 .lut_mask = 16'h3EFF;
defparam \u0|cpu|cpu|D_ctrl_retaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N11
dffeas \u0|cpu|cpu|R_ctrl_retaddr (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_retaddr~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1~31 (
// Equation(s):
// \u0|cpu|cpu|R_src1~31_combout  = (\u0|cpu|cpu|R_ctrl_retaddr~q  & ((\u0|cpu|cpu|R_valid~q ) # ((\u0|cpu|cpu|E_valid_from_R~q  & \u0|cpu|cpu|R_ctrl_br~q )))) # (!\u0|cpu|cpu|R_ctrl_retaddr~q  & (\u0|cpu|cpu|E_valid_from_R~q  & ((\u0|cpu|cpu|R_ctrl_br~q 
// ))))

	.dataa(\u0|cpu|cpu|R_ctrl_retaddr~q ),
	.datab(\u0|cpu|cpu|E_valid_from_R~q ),
	.datac(\u0|cpu|cpu|R_valid~q ),
	.datad(\u0|cpu|cpu|R_ctrl_br~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1~31 .lut_mask = 16'hECA0;
defparam \u0|cpu|cpu|R_src1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_jmp_direct~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_jmp_direct~1_combout  = (!\u0|cpu|cpu|D_iw [1] & (!\u0|cpu|cpu|D_iw [3] & (\u0|cpu|cpu|D_ctrl_jmp_direct~0_combout  & !\u0|cpu|cpu|D_iw [2])))

	.dataa(\u0|cpu|cpu|D_iw [1]),
	.datab(\u0|cpu|cpu|D_iw [3]),
	.datac(\u0|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.datad(\u0|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_jmp_direct~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_jmp_direct~1 .lut_mask = 16'h0010;
defparam \u0|cpu|cpu|D_ctrl_jmp_direct~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N9
dffeas \u0|cpu|cpu|R_ctrl_jmp_direct (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_jmp_direct~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_ld~2 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_ld~2_combout  = (!\u0|cpu|cpu|D_iw [4] & (\u0|cpu|cpu|D_iw [1] & !\u0|cpu|cpu|D_iw [2]))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_ld~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_ld~2 .lut_mask = 16'h0044;
defparam \u0|cpu|cpu|D_ctrl_ld~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_ld_signed~0_combout  = (\u0|cpu|cpu|D_iw [0] & (\u0|cpu|cpu|D_iw [1] & ((!\u0|cpu|cpu|D_iw [4]) # (!\u0|cpu|cpu|D_iw [3]))))

	.dataa(\u0|cpu|cpu|D_iw [0]),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(\u0|cpu|cpu|D_iw [3]),
	.datad(\u0|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_ld_signed~0 .lut_mask = 16'h0888;
defparam \u0|cpu|cpu|D_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_ld~3 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_ld~3_combout  = (\u0|cpu|cpu|D_iw [0] & ((\u0|cpu|cpu|D_ctrl_ld~2_combout ) # ((\u0|cpu|cpu|D_iw [2] & \u0|cpu|cpu|D_ctrl_ld_signed~0_combout )))) # (!\u0|cpu|cpu|D_iw [0] & (\u0|cpu|cpu|D_iw [2] & 
// ((\u0|cpu|cpu|D_ctrl_ld_signed~0_combout ))))

	.dataa(\u0|cpu|cpu|D_iw [0]),
	.datab(\u0|cpu|cpu|D_iw [2]),
	.datac(\u0|cpu|cpu|D_ctrl_ld~2_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_ld~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_ld~3 .lut_mask = 16'hECA0;
defparam \u0|cpu|cpu|D_ctrl_ld~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N29
dffeas \u0|cpu|cpu|R_ctrl_ld (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_ld~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_op_rdctl (
// Equation(s):
// \u0|cpu|cpu|D_op_rdctl~combout  = (\u0|cpu|cpu|Equal62~3_combout  & (\u0|cpu|cpu|Equal0~7_combout  & (!\u0|cpu|cpu|D_iw [14] & !\u0|cpu|cpu|D_iw [15])))

	.dataa(\u0|cpu|cpu|Equal62~3_combout ),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_op_rdctl~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_op_rdctl .lut_mask = 16'h0008;
defparam \u0|cpu|cpu|D_op_rdctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N9
dffeas \u0|cpu|cpu|R_ctrl_rd_ctl_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_alu_result~0 (
// Equation(s):
// \u0|cpu|cpu|E_alu_result~0_combout  = (\u0|cpu|cpu|R_ctrl_rd_ctl_reg~q ) # (\u0|cpu|cpu|R_ctrl_br_cmp~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(\u0|cpu|cpu|R_ctrl_br_cmp~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_result~0 .lut_mask = 16'hFFF0;
defparam \u0|cpu|cpu|E_alu_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~10 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~10_combout  = ((\u0|cpu|cpu|W_alu_result [7]) # ((\u0|cpu|cpu|W_alu_result [4]) # (!\u0|cpu|cpu|W_alu_result [6]))) # (!\u0|cpu|cpu|W_alu_result [5])

	.dataa(\u0|cpu|cpu|W_alu_result [5]),
	.datab(\u0|cpu|cpu|W_alu_result [7]),
	.datac(\u0|cpu|cpu|W_alu_result [4]),
	.datad(\u0|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~10 .lut_mask = 16'hFDFF;
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal6~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal6~0_combout  = (\u0|cpu|cpu|W_alu_result [4] & \u0|cpu|cpu|W_alu_result [5])

	.dataa(\u0|cpu|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal6~0 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|router|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal4~0_combout  = (!\u0|cpu|cpu|W_alu_result [7] & \u0|cpu|cpu|W_alu_result [6])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [7]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal4~0 .lut_mask = 16'h3300;
defparam \u0|mm_interconnect_0|router|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~0_combout ) # ((\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFCDC;
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N5
dffeas \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~10 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~10_combout  = (((\u0|cpu|cpu|W_alu_result [7]) # (!\u0|cpu|cpu|W_alu_result [4])) # (!\u0|cpu|cpu|W_alu_result [6])) # (!\u0|cpu|cpu|W_alu_result [5])

	.dataa(\u0|cpu|cpu|W_alu_result [5]),
	.datab(\u0|cpu|cpu|W_alu_result [6]),
	.datac(\u0|cpu|cpu|W_alu_result [7]),
	.datad(\u0|cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~10 .lut_mask = 16'hF7FF;
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~8 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~8_combout  = ((\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # ((\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|cpu|cpu|d_write~q ))) # 
// (!\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q )

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~8 .lut_mask = 16'hFDFF;
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~2_combout  = (!\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [0] & \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout  = \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [0] $ (((!\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~10_combout  & 
// (!\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~8_combout  & \u0|mm_interconnect_0|router|Equal2~1_combout ))))

	.dataa(\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~10_combout ),
	.datab(\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~8_combout ),
	.datac(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9 .lut_mask = 16'hEF10;
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0]~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\u0|mm_interconnect_0|hex2_s1_agent|m0_write~0_combout  & 
// ((\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [1]) # (!\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout ),
	.datac(\u0|mm_interconnect_0|hex2_s1_agent|m0_write~0_combout ),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'hA020;
defparam \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~1_combout  = (\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0]~0_combout  & (\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [1] $ 
// (\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [0])))

	.dataa(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0]~0_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0AA0;
defparam \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|router|Equal4~0_combout  & 
// !\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [1])))

	.dataa(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N17
dffeas \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][77] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][77]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][77] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|d_read_nxt (
// Equation(s):
// \u0|cpu|cpu|d_read_nxt~combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & ((\u0|cpu|cpu|E_new_inst~q ) # ((\u0|cpu|cpu|d_read~q  & \u0|mm_interconnect_0|rsp_mux|WideOr1~combout )))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|d_read~q  & 
// \u0|mm_interconnect_0|rsp_mux|WideOr1~combout ))))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|E_new_inst~q ),
	.datac(\u0|cpu|cpu|d_read~q ),
	.datad(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_read_nxt .lut_mask = 16'hF888;
defparam \u0|cpu|cpu|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \u0|cpu|cpu|d_read (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_read .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & \u0|cpu|cpu|d_read~q ))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(\u0|cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0A00;
defparam \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal2~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal2~2_combout  = (\u0|mm_interconnect_0|router|Equal2~1_combout  & (!\u0|cpu|cpu|W_alu_result [7] & !\u0|cpu|cpu|W_alu_result [6]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [7]),
	.datad(\u0|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal2~2 .lut_mask = 16'h000C;
defparam \u0|mm_interconnect_0|router|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N27
dffeas \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][79] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][79]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][79] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~0_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1_combout  & (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0_combout  & 
// (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datad(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'h1000;
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~1_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1] & (((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][79]~q )))) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|router|Equal2~2_combout  & ((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~0_combout ))))

	.dataa(\u0|mm_interconnect_0|router|Equal2~2_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][79]~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~1 .lut_mask = 16'hE2C0;
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~0_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]) # ((!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q  & 
// !\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~0 .lut_mask = 16'h888A;
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~0_combout ) # ((!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|router|Equal2~2_combout  & 
// \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|router|Equal2~2_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~0_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hF4F0;
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N11
dffeas \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|always0~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|always0~0_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q ) # ((\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used 
// [0]))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|always0~0 .lut_mask = 16'hFAFF;
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N9
dffeas \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent|rp_valid (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  = (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]) # ((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q  & \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0]))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|rp_valid .lut_mask = 16'hFAF0;
defparam \u0|mm_interconnect_0|rom_s1_agent|rp_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal4~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal4~1_combout  = (\u0|cpu|cpu|W_alu_result [4] & !\u0|cpu|cpu|W_alu_result [5])

	.dataa(\u0|cpu|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal4~1 .lut_mask = 16'h0A0A;
defparam \u0|mm_interconnect_0|router|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal8~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal8~0_combout  = (\u0|mm_interconnect_0|router|Equal2~1_combout  & (!\u0|cpu|cpu|W_alu_result [6] & (\u0|cpu|cpu|W_alu_result [7] & \u0|mm_interconnect_0|router|Equal4~1_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u0|cpu|cpu|W_alu_result [6]),
	.datac(\u0|cpu|cpu|W_alu_result [7]),
	.datad(\u0|mm_interconnect_0|router|Equal4~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal8~0 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|router|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|router|Equal8~0_combout  & (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// (\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout  & \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q )))

	.dataa(\u0|mm_interconnect_0|router|Equal8~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datac(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout ),
	.datad(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~0_combout ) # ((\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFABA;
defparam \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N9
dffeas \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [1])))) # (!\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h30F8;
defparam \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N11
dffeas \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
fiftyfivenm_lcell_comb \u0|hex0|always0~0 (
// Equation(s):
// \u0|hex0|always0~0_combout  = (\u0|cpu|cpu|W_alu_result [7] & (!\u0|cpu|cpu|W_alu_result [5] & !\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [1]))

	.dataa(\u0|cpu|cpu|W_alu_result [7]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [5]),
	.datad(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|hex0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|always0~0 .lut_mask = 16'h000A;
defparam \u0|hex0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
fiftyfivenm_lcell_comb \u0|hex0|always0~1 (
// Equation(s):
// \u0|hex0|always0~1_combout  = (\u0|cpu|cpu|W_alu_result [4] & (\u0|hex0|always0~0_combout  & (\u0|mm_interconnect_0|router|Equal2~1_combout  & !\u0|cpu|cpu|W_alu_result [6])))

	.dataa(\u0|cpu|cpu|W_alu_result [4]),
	.datab(\u0|hex0|always0~0_combout ),
	.datac(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(\u0|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|hex0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|always0~1 .lut_mask = 16'h0080;
defparam \u0|hex0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~4 (
// Equation(s):
// \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~4_combout  = (!\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout  & (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [0] & \u0|hex0|always0~1_combout )))

	.dataa(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [0]),
	.datad(\u0|hex0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~4 .lut_mask = 16'h0400;
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N25
dffeas \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex0_s1_translator|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex0_s1_translator|Add0~0_combout  = \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [1] $ (\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex0_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|Add0~0 .lut_mask = 16'h0FF0;
defparam \u0|mm_interconnect_0|hex0_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~3_combout  = (\u0|mm_interconnect_0|hex0_s1_translator|Add0~0_combout  & (!\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout  & 
// (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & \u0|hex0|always0~1_combout )))

	.dataa(\u0|mm_interconnect_0|hex0_s1_translator|Add0~0_combout ),
	.datab(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(\u0|hex0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~3 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N31
dffeas \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~0_combout  = (\u0|cpu|cpu|W_alu_result [5]) # (((\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|cpu|cpu|W_alu_result [4])) # 
// (!\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ))

	.dataa(\u0|cpu|cpu|W_alu_result [5]),
	.datab(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|cpu|cpu|W_alu_result [4]),
	.datad(\u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'hFFBF;
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~1_combout  = (\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~0_combout ) # ((\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # (!\u0|cpu|cpu|d_write~q 
// ))

	.dataa(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_write~q ),
	.datad(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~1 .lut_mask = 16'hFFAF;
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[7]~15 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[7]~15_combout  = (!\u0|cpu|cpu|E_src2[6]~15_combout  & ((\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [13])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [7])))))

	.dataa(\u0|cpu|cpu|D_iw [13]),
	.datab(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[7]~15 .lut_mask = 16'h2230;
defparam \u0|cpu|cpu|R_src2_lo[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N27
dffeas \u0|cpu|cpu|E_src2[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[7]~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~28 (
// Equation(s):
// \u0|cpu|cpu|Add1~28_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [7])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_src2 [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~28 .lut_mask = 16'h33CC;
defparam \u0|cpu|cpu|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~33 (
// Equation(s):
// \u0|cpu|cpu|Add1~33_combout  = (\u0|cpu|cpu|Add1~29_combout  & ((\u0|cpu|cpu|E_src1 [6] & (\u0|cpu|cpu|Add1~32  & VCC)) # (!\u0|cpu|cpu|E_src1 [6] & (!\u0|cpu|cpu|Add1~32 )))) # (!\u0|cpu|cpu|Add1~29_combout  & ((\u0|cpu|cpu|E_src1 [6] & 
// (!\u0|cpu|cpu|Add1~32 )) # (!\u0|cpu|cpu|E_src1 [6] & ((\u0|cpu|cpu|Add1~32 ) # (GND)))))
// \u0|cpu|cpu|Add1~34  = CARRY((\u0|cpu|cpu|Add1~29_combout  & (!\u0|cpu|cpu|E_src1 [6] & !\u0|cpu|cpu|Add1~32 )) # (!\u0|cpu|cpu|Add1~29_combout  & ((!\u0|cpu|cpu|Add1~32 ) # (!\u0|cpu|cpu|E_src1 [6]))))

	.dataa(\u0|cpu|cpu|Add1~29_combout ),
	.datab(\u0|cpu|cpu|E_src1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~32 ),
	.combout(\u0|cpu|cpu|Add1~33_combout ),
	.cout(\u0|cpu|cpu|Add1~34 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~33 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~35 (
// Equation(s):
// \u0|cpu|cpu|Add1~35_combout  = ((\u0|cpu|cpu|Add1~28_combout  $ (\u0|cpu|cpu|E_src1 [7] $ (!\u0|cpu|cpu|Add1~34 )))) # (GND)
// \u0|cpu|cpu|Add1~36  = CARRY((\u0|cpu|cpu|Add1~28_combout  & ((\u0|cpu|cpu|E_src1 [7]) # (!\u0|cpu|cpu|Add1~34 ))) # (!\u0|cpu|cpu|Add1~28_combout  & (\u0|cpu|cpu|E_src1 [7] & !\u0|cpu|cpu|Add1~34 )))

	.dataa(\u0|cpu|cpu|Add1~28_combout ),
	.datab(\u0|cpu|cpu|E_src1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~34 ),
	.combout(\u0|cpu|cpu|Add1~35_combout ),
	.cout(\u0|cpu|cpu|Add1~36 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~35 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[5]~10 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[5]~10_combout  = (\u0|cpu|cpu|F_pc [5] & (!\u0|cpu|cpu|F_pc_plus_one[4]~9 )) # (!\u0|cpu|cpu|F_pc [5] & ((\u0|cpu|cpu|F_pc_plus_one[4]~9 ) # (GND)))
// \u0|cpu|cpu|F_pc_plus_one[5]~11  = CARRY((!\u0|cpu|cpu|F_pc_plus_one[4]~9 ) # (!\u0|cpu|cpu|F_pc [5]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[4]~9 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \u0|cpu|cpu|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[5]~19 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[5]~19_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|Add1~35_combout )) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|F_pc_plus_one[5]~10_combout 
// )))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu|cpu|Add1~35_combout ),
	.datac(\u0|cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.datad(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[5]~19 .lut_mask = 16'h4450;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \u0|cpu|cpu|F_pc[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[43] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [43] = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u0|cpu|cpu|F_pc [5]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|W_alu_result [7])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\u0|cpu|cpu|W_alu_result [7]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u0|cpu|cpu|F_pc [5]),
	.datad(\u0|cpu|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[43] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[6]~12 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[6]~12_combout  = (\u0|cpu|cpu|F_pc [6] & (\u0|cpu|cpu|F_pc_plus_one[5]~11  $ (GND))) # (!\u0|cpu|cpu|F_pc [6] & (!\u0|cpu|cpu|F_pc_plus_one[5]~11  & VCC))
// \u0|cpu|cpu|F_pc_plus_one[6]~13  = CARRY((\u0|cpu|cpu|F_pc [6] & !\u0|cpu|cpu|F_pc_plus_one[5]~11 ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[5]~11 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[6]~12 .lut_mask = 16'hC30C;
defparam \u0|cpu|cpu|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[8]~14 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[8]~14_combout  = (!\u0|cpu|cpu|E_src2[6]~15_combout  & ((\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [14])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [8])))))

	.dataa(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.datab(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[8]~14 .lut_mask = 16'h5140;
defparam \u0|cpu|cpu|R_src2_lo[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N5
dffeas \u0|cpu|cpu|E_src2[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[8]~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~27 (
// Equation(s):
// \u0|cpu|cpu|Add1~27_combout  = \u0|cpu|cpu|E_src2 [8] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(\u0|cpu|cpu|E_src2 [8]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~27 .lut_mask = 16'h5A5A;
defparam \u0|cpu|cpu|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N5
dffeas \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout  = (\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q )) # (!\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout )))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][58]~q ),
	.datad(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 .lut_mask = 16'hF3C0;
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ) # ((\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFFD0;
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N11
dffeas \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0])

	.dataa(\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hAAFF;
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N27
dffeas \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N9
dffeas \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q )) # (!\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][76]~q ),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'hF3C0;
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N25
dffeas \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  = (\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ) # (!\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q 
// )))

	.dataa(\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0 .lut_mask = 16'h0AAA;
defparam \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_demux|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & ((!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ) # 
// (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid~0 .lut_mask = 16'h30F0;
defparam \u0|mm_interconnect_0|rsp_demux|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~83 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~83_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~83_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~83 .lut_mask = 16'hCC00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.010 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~23 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~23_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [15] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~23 .lut_mask = 16'hAAA2;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [18]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~25_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [18])) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~25 .lut_mask = 16'hD888;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~q ) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~0 .lut_mask = 16'hF300;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y35_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35])) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1~q )))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10 .lut_mask = 16'hCFC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~63 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~63_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [15])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [15])))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [15]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~63 .lut_mask = 16'hF3C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~64 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~64_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~63_combout 
//  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [17])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ))) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~63_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [17]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~63_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [17]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~64 .lut_mask = 16'hCE0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29 .lut_mask = 16'hFF07;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N15
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[15]~9 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[15]~9_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.010~q  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.010~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [16])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.010~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [16]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[15]~9 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~27 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~27_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [14] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~27 .lut_mask = 16'hAAA2;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~23_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [16])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~23 .lut_mask = 16'hEC20;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N3
dffeas \u0|cpu|cpu|d_writedata[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
fiftyfivenm_lcell_comb \u0|hex1|data_out[6]~0 (
// Equation(s):
// \u0|hex1|data_out[6]~0_combout  = !\u0|cpu|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\u0|hex1|data_out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex1|data_out[6]~0 .lut_mask = 16'h00FF;
defparam \u0|hex1|data_out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
fiftyfivenm_lcell_comb \u0|hex0|Equal0~0 (
// Equation(s):
// \u0|hex0|Equal0~0_combout  = (\u0|cpu|cpu|W_alu_result [2]) # (\u0|cpu|cpu|W_alu_result [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|hex0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|Equal0~0 .lut_mask = 16'hFFF0;
defparam \u0|hex0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
fiftyfivenm_lcell_comb \u0|hex1|always0~1 (
// Equation(s):
// \u0|hex1|always0~1_combout  = (!\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [0] & (!\u0|hex0|Equal0~0_combout  & (\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  & \u0|hex1|always0~0_combout )))

	.dataa(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [0]),
	.datab(\u0|hex0|Equal0~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datad(\u0|hex1|always0~0_combout ),
	.cin(gnd),
	.combout(\u0|hex1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex1|always0~1 .lut_mask = 16'h1000;
defparam \u0|hex1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N21
dffeas \u0|hex1|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|data_out[6]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex1|data_out[6] .is_wysiwyg = "true";
defparam \u0|hex1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
fiftyfivenm_lcell_comb \u0|hex1|readdata[6] (
// Equation(s):
// \u0|hex1|readdata [6] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|hex1|data_out [6]))

	.dataa(\u0|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(\u0|hex1|data_out [6]),
	.cin(gnd),
	.combout(\u0|hex1|readdata [6]),
	.cout());
// synopsys translate_off
defparam \u0|hex1|readdata[6] .lut_mask = 16'h0005;
defparam \u0|hex1|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N31
dffeas \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|readdata [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~0_combout ) # ((\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFFD0;
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (!\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\u0|cpu|cpu|W_alu_result [6] & 
// !\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q )))

	.dataa(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [1]),
	.datab(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|cpu|cpu|W_alu_result [6]),
	.datad(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0004;
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal7~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal7~1_combout  = (!\u0|cpu|cpu|W_alu_result [5] & (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|cpu|cpu|W_alu_result [7] & !\u0|cpu|cpu|W_alu_result [4])))

	.dataa(\u0|cpu|cpu|W_alu_result [5]),
	.datab(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [7]),
	.datad(\u0|cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal7~1 .lut_mask = 16'h0040;
defparam \u0|mm_interconnect_0|router|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0_combout  & (\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~0_combout  & 
// (\u0|mm_interconnect_0|router|Equal7~1_combout  & \u0|cpu|cpu|d_read~q )))

	.dataa(\u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u0|mm_interconnect_0|router|Equal7~1_combout ),
	.datad(\u0|cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~1_combout )))) # (!\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h7470;
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N17
dffeas \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex1_s1_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex1_s1_agent|m0_write~0_combout  = (\u0|mm_interconnect_0|router|Equal2~1_combout  & (!\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [1] & (!\u0|cpu|cpu|W_alu_result [6] & \u0|mm_interconnect_0|router|Equal7~0_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cpu|cpu|W_alu_result [6]),
	.datad(\u0|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex1_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_agent|m0_write~0 .lut_mask = 16'h0200;
defparam \u0|mm_interconnect_0|hex1_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex4_s1_agent|m0_write~1 (
// Equation(s):
// \u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & \u0|cpu|cpu|d_write~q ))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_agent|m0_write~1 .lut_mask = 16'h2200;
defparam \u0|mm_interconnect_0|hex4_s1_agent|m0_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0_combout  = \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [0] $ (((\u0|mm_interconnect_0|hex1_s1_agent|m0_write~0_combout  & 
// \u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout )))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [0]),
	.datac(\u0|mm_interconnect_0|hex1_s1_agent|m0_write~0_combout ),
	.datad(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'h3CCC;
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~0_combout  = (\u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0_combout  & (\u0|mm_interconnect_0|hex1_s1_agent|m0_write~0_combout  & 
// (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout  & !\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [1])))

	.dataa(\u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\u0|mm_interconnect_0|hex1_s1_agent|m0_write~0_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.datad(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N9
dffeas \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
fiftyfivenm_lcell_comb \u0|hex0|data_out[6]~6 (
// Equation(s):
// \u0|hex0|data_out[6]~6_combout  = !\u0|cpu|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex0|data_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|data_out[6]~6 .lut_mask = 16'h0F0F;
defparam \u0|hex0|data_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
fiftyfivenm_lcell_comb \u0|hex0|always0~2 (
// Equation(s):
// \u0|hex0|always0~2_combout  = (!\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & !\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [0]))

	.dataa(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [1]),
	.datab(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|hex0|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|always0~2 .lut_mask = 16'h0044;
defparam \u0|hex0|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
fiftyfivenm_lcell_comb \u0|hex0|always0~3 (
// Equation(s):
// \u0|hex0|always0~3_combout  = (\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  & (\u0|hex0|always0~2_combout  & (!\u0|hex0|Equal0~0_combout  & \u0|hex0|always0~1_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datab(\u0|hex0|always0~2_combout ),
	.datac(\u0|hex0|Equal0~0_combout ),
	.datad(\u0|hex0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|hex0|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|always0~3 .lut_mask = 16'h0800;
defparam \u0|hex0|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N5
dffeas \u0|hex0|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|data_out[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex0|data_out[6] .is_wysiwyg = "true";
defparam \u0|hex0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
fiftyfivenm_lcell_comb \u0|hex0|readdata[6] (
// Equation(s):
// \u0|hex0|readdata [6] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|hex0|data_out [6] & !\u0|cpu|cpu|W_alu_result [3]))

	.dataa(\u0|cpu|cpu|W_alu_result [2]),
	.datab(\u0|hex0|data_out [6]),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex0|readdata [6]),
	.cout());
// synopsys translate_off
defparam \u0|hex0|readdata[6] .lut_mask = 16'h0101;
defparam \u0|hex0|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N17
dffeas \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|readdata [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[6]~42 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[6]~42_combout  = (\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [6] & ((\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [6])))) # (!\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [6] & 
// (\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [6]))))

	.dataa(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [6]),
	.datab(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~42 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout  = (\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout  & (\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] $ 
// (\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [1])))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datac(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .lut_mask = 16'h3C00;
defparam \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N5
dffeas \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal10~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal10~0_combout  = (\u0|mm_interconnect_0|router|Equal6~0_combout  & (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|cpu|cpu|W_alu_result [7] & !\u0|cpu|cpu|W_alu_result [6])))

	.dataa(\u0|mm_interconnect_0|router|Equal6~0_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [7]),
	.datad(\u0|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal10~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|router|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout  & (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout  & 
// (!\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & \u0|mm_interconnect_0|router|Equal10~0_combout )))

	.dataa(\u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|router|Equal10~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ) # ((\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hECFC;
defparam \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N13
dffeas \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1])))) # (!\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & (((\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used 
// [1]))))

	.dataa(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h30F8;
defparam \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N31
dffeas \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|led_s1_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_s1_agent|m0_write~0_combout  = (\u0|mm_interconnect_0|router|Equal8~2_combout  & (\u0|cpu|cpu|W_alu_result [4] & (!\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & \u0|cpu|cpu|W_alu_result [5])))

	.dataa(\u0|mm_interconnect_0|router|Equal8~2_combout ),
	.datab(\u0|cpu|cpu|W_alu_result [4]),
	.datac(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_agent|m0_write~0 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|led_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\u0|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & 
// ((\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]) # (!\u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datac(\u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(\u0|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'h8A00;
defparam \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout  = (!\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N19
dffeas \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout  = \u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] $ (((\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout  & 
// (!\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|router|Equal10~0_combout ))))

	.dataa(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout ),
	.datab(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datac(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|router|Equal10~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'hC6CC;
defparam \u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout  = (\u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout  & (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout  & 
// (!\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & \u0|mm_interconnect_0|led_s1_agent|m0_write~0_combout )))

	.dataa(\u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N15
dffeas \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|switch_s1_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  = (\u0|cpu|cpu|W_alu_result [6] & (\u0|mm_interconnect_0|router|Equal7~1_combout  & (!\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )))

	.dataa(\u0|cpu|cpu|W_alu_result [6]),
	.datab(\u0|mm_interconnect_0|router|Equal7~1_combout ),
	.datac(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_agent|m0_write~0 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|switch_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\u0|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & 
// (!\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0] & !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0 .lut_mask = 16'h0008;
defparam \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N1
dffeas \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|switch_s1_translator|Add0~0 (
// Equation(s):
// \u0|mm_interconnect_0|switch_s1_translator|Add0~0_combout  = \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1] $ (\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|switch_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|Add0~0 .lut_mask = 16'h0FF0;
defparam \u0|mm_interconnect_0|switch_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout  = (\u0|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & (\u0|mm_interconnect_0|switch_s1_translator|Add0~0_combout  & 
// (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout )))

	.dataa(\u0|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(\u0|mm_interconnect_0|switch_s1_translator|Add0~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N15
dffeas \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = (!\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0] $ 
// (((\u0|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & \u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout )))))

	.dataa(\u0|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 16'h060C;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0_combout  = (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & (\u0|mm_interconnect_0|router|Equal7~1_combout  & (\u0|cpu|cpu|W_alu_result [6] & 
// \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal7~1_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [6]),
	.datad(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout  = (\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1] & (((\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0])))) # 
// (!\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0_combout ) # ((!\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hF3D0;
defparam \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N11
dffeas \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0_combout ) # (\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1])))) # (!\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h54F0;
defparam \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N5
dffeas \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~1_combout  = (!\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~1 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N27
dffeas \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
fiftyfivenm_lcell_comb \u0|switch|read_mux_out[6] (
// Equation(s):
// \u0|switch|read_mux_out [6] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & \SW[6]~input_o ))

	.dataa(\u0|cpu|cpu|W_alu_result [2]),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|switch|read_mux_out [6]),
	.cout());
// synopsys translate_off
defparam \u0|switch|read_mux_out[6] .lut_mask = 16'h1010;
defparam \u0|switch|read_mux_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N7
dffeas \u0|switch|readdata[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|switch|read_mux_out [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch|readdata[6] .is_wysiwyg = "true";
defparam \u0|switch|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|switch|readdata [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N0
fiftyfivenm_lcell_comb \u0|led|always0~0 (
// Equation(s):
// \u0|led|always0~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & (!\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & 
// \u0|mm_interconnect_0|router|Equal10~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datac(\u0|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|router|Equal10~0_combout ),
	.cin(gnd),
	.combout(\u0|led|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led|always0~0 .lut_mask = 16'h0200;
defparam \u0|led|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N28
fiftyfivenm_lcell_comb \u0|led|always0~1 (
// Equation(s):
// \u0|led|always0~1_combout  = (!\u0|hex0|Equal0~0_combout  & (\u0|led|always0~0_combout  & (\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  & !\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [0])))

	.dataa(\u0|hex0|Equal0~0_combout ),
	.datab(\u0|led|always0~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datad(\u0|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|led|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led|always0~1 .lut_mask = 16'h0040;
defparam \u0|led|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N25
dffeas \u0|led|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led|data_out[6] .is_wysiwyg = "true";
defparam \u0|led|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
fiftyfivenm_lcell_comb \u0|led|readdata[6] (
// Equation(s):
// \u0|led|readdata [6] = (\u0|led|data_out [6] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u0|led|data_out [6]),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|led|readdata [6]),
	.cout());
// synopsys translate_off
defparam \u0|led|readdata[6] .lut_mask = 16'h000C;
defparam \u0|led|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N13
dffeas \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|readdata [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[6]~41 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[6]~41_combout  = (\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [6]) # 
// ((\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [6])))) # (!\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [6])))

	.dataa(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [6]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~41 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
fiftyfivenm_lcell_comb \u0|hex3|data_out[6]~3 (
// Equation(s):
// \u0|hex3|data_out[6]~3_combout  = !\u0|cpu|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\u0|hex3|data_out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex3|data_out[6]~3 .lut_mask = 16'h00FF;
defparam \u0|hex3|data_out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~2_combout  = (!\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [0] & \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~5 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~5_combout  = (\u0|cpu|cpu|W_alu_result [5] & (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout  & (!\u0|cpu|cpu|W_alu_result [4] & 
// !\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [1])))

	.dataa(\u0|cpu|cpu|W_alu_result [5]),
	.datab(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [4]),
	.datad(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~5 .lut_mask = 16'h0008;
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|router|Equal4~0_combout  & (\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~5_combout  & (\u0|mm_interconnect_0|router|Equal2~1_combout  & 
// \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.datab(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~5_combout ),
	.datac(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[0]~4_combout  = (\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg~0_combout ) # ((\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hFCDC;
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~3_combout  = (\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~2_combout ) # (\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [1])))) # (!\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.datab(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 16'h30F8;
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal5~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal5~0_combout  = (!\u0|cpu|cpu|W_alu_result [4] & \u0|cpu|cpu|W_alu_result [5])

	.dataa(\u0|cpu|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal5~0 .lut_mask = 16'h5050;
defparam \u0|mm_interconnect_0|router|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_agent|m0_write~0_combout  = (\u0|mm_interconnect_0|router|Equal2~1_combout  & (!\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|router|Equal4~0_combout  & 
// \u0|mm_interconnect_0|router|Equal5~0_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.datad(\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_agent|m0_write~0 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|hex3_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
fiftyfivenm_lcell_comb \u0|hex3|always0~0 (
// Equation(s):
// \u0|hex3|always0~0_combout  = (!\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & \u0|mm_interconnect_0|hex3_s1_agent|m0_write~0_combout ))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|hex3_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u0|hex3|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex3|always0~0 .lut_mask = 16'h5000;
defparam \u0|hex3|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
fiftyfivenm_lcell_comb \u0|hex3|always0~1 (
// Equation(s):
// \u0|hex3|always0~1_combout  = (!\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [0] & (\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  & (\u0|hex3|always0~0_combout  & !\u0|hex0|Equal0~0_combout )))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [0]),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datac(\u0|hex3|always0~0_combout ),
	.datad(\u0|hex0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u0|hex3|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex3|always0~1 .lut_mask = 16'h0040;
defparam \u0|hex3|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N5
dffeas \u0|hex3|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|data_out[6]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex3|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex3|data_out[6] .is_wysiwyg = "true";
defparam \u0|hex3|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
fiftyfivenm_lcell_comb \u0|hex3|readdata[6] (
// Equation(s):
// \u0|hex3|readdata [6] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|hex3|data_out [6] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|hex3|data_out [6]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|hex3|readdata [6]),
	.cout());
// synopsys translate_off
defparam \u0|hex3|readdata[6] .lut_mask = 16'h0003;
defparam \u0|hex3|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N3
dffeas \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|readdata [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
fiftyfivenm_lcell_comb \u0|hex2|data_out[6]~3 (
// Equation(s):
// \u0|hex2|data_out[6]~3_combout  = !\u0|cpu|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex2|data_out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex2|data_out[6]~3 .lut_mask = 16'h0F0F;
defparam \u0|hex2|data_out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
fiftyfivenm_lcell_comb \u0|hex2|always0~0 (
// Equation(s):
// \u0|hex2|always0~0_combout  = (\u0|mm_interconnect_0|hex2_s1_agent|m0_write~0_combout  & (!\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [1] & \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ))

	.dataa(\u0|mm_interconnect_0|hex2_s1_agent|m0_write~0_combout ),
	.datab(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [1]),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex2|always0~0 .lut_mask = 16'h2020;
defparam \u0|hex2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
fiftyfivenm_lcell_comb \u0|hex2|always0~1 (
// Equation(s):
// \u0|hex2|always0~1_combout  = (!\u0|hex0|Equal0~0_combout  & (\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  & (\u0|hex2|always0~0_combout  & !\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [0])))

	.dataa(\u0|hex0|Equal0~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datac(\u0|hex2|always0~0_combout ),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|hex2|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex2|always0~1 .lut_mask = 16'h0040;
defparam \u0|hex2|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N13
dffeas \u0|hex2|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|data_out[6]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex2|data_out[6] .is_wysiwyg = "true";
defparam \u0|hex2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
fiftyfivenm_lcell_comb \u0|hex2|readdata[6] (
// Equation(s):
// \u0|hex2|readdata [6] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & !\u0|hex2|data_out [6]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex2|data_out [6]),
	.cin(gnd),
	.combout(\u0|hex2|readdata [6]),
	.cout());
// synopsys translate_off
defparam \u0|hex2|readdata[6] .lut_mask = 16'h0005;
defparam \u0|hex2|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N21
dffeas \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|readdata [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[6]~43 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[6]~43_combout  = (\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [6]) # 
// ((\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [6])))) # (!\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0] & 
// (((\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [6]))))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [6]),
	.datac(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~43 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal3~0_combout  = (!\u0|cpu|cpu|W_alu_result [5] & !\u0|cpu|cpu|W_alu_result [4])

	.dataa(\u0|cpu|cpu|W_alu_result [5]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal3~0 .lut_mask = 16'h0505;
defparam \u0|mm_interconnect_0|router|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0_combout  = \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [0] $ (((\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout  & 
// \u0|mm_interconnect_0|hex4_s1_agent|m0_write~0_combout )))

	.dataa(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout ),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [0]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'h66CC;
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~1_combout  = (\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0]~0_combout  & (\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [1] $ 
// (\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [0])))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0]~0_combout ),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0CC0;
defparam \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg~0_combout  = (\u0|mm_interconnect_0|hex4_s1_agent|m0_write~0_combout  & (\u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0_combout  & 
// (!\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [1] & \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~0_combout ),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N7
dffeas \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[0]~4_combout  = (\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg~0_combout ) # ((\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hFABA;
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~5 (
// Equation(s):
// \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~5_combout  = (!\u0|cpu|cpu|W_alu_result [7] & (\u0|cpu|cpu|W_alu_result [6] & (!\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [1] & 
// \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\u0|cpu|cpu|W_alu_result [7]),
	.datab(\u0|cpu|cpu|W_alu_result [6]),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~5 .lut_mask = 16'h0400;
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|router|Equal3~0_combout  & (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~5_combout  & 
// \u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal3~0_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~5_combout ),
	.datad(\u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~3_combout  = (\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~2_combout )))) # (!\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 16'h7270;
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N1
dffeas \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex4_s1_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex4_s1_agent|m0_write~0_combout  = (\u0|mm_interconnect_0|router|Equal3~0_combout  & (!\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|router|Equal2~1_combout  & 
// \u0|mm_interconnect_0|router|Equal4~0_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal3~0_combout ),
	.datab(\u0|mm_interconnect_0|hex4_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_agent|m0_write~0 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|hex4_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0]~0_combout  = (\u0|mm_interconnect_0|hex4_s1_agent|m0_write~0_combout  & (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// ((\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [1]) # (!\u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0_combout ))))

	.dataa(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~0_combout ),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'hA200;
defparam \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~2_combout  = (!\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [0] & \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N11
dffeas \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
fiftyfivenm_lcell_comb \u0|hex4|always0~0 (
// Equation(s):
// \u0|hex4|always0~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [1] & \u0|mm_interconnect_0|hex4_s1_agent|m0_write~0_combout ))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u0|hex4|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex4|always0~0 .lut_mask = 16'h0A00;
defparam \u0|hex4|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
fiftyfivenm_lcell_comb \u0|hex4|always0~1 (
// Equation(s):
// \u0|hex4|always0~1_combout  = (\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  & (!\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [0] & (!\u0|hex0|Equal0~0_combout  & \u0|hex4|always0~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|wait_latency_counter [0]),
	.datac(\u0|hex0|Equal0~0_combout ),
	.datad(\u0|hex4|always0~0_combout ),
	.cin(gnd),
	.combout(\u0|hex4|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex4|always0~1 .lut_mask = 16'h0200;
defparam \u0|hex4|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N13
dffeas \u0|hex4|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex4|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex4|data_out[6] .is_wysiwyg = "true";
defparam \u0|hex4|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
fiftyfivenm_lcell_comb \u0|hex4|readdata[6] (
// Equation(s):
// \u0|hex4|readdata [6] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & \u0|hex4|data_out [6]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex4|data_out [6]),
	.cin(gnd),
	.combout(\u0|hex4|readdata [6]),
	.cout());
// synopsys translate_off
defparam \u0|hex4|readdata[6] .lut_mask = 16'h0500;
defparam \u0|hex4|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|readdata [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
fiftyfivenm_lcell_comb \u0|hex5|data_out[6]~feeder (
// Equation(s):
// \u0|hex5|data_out[6]~feeder_combout  = \u0|cpu|cpu|d_writedata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\u0|hex5|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex5|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|hex5|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~1_combout  = (\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1]~0_combout  & (\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [0] $ 
// (\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [1])))

	.dataa(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [0]),
	.datab(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~1 .lut_mask = 16'h4848;
defparam \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~10 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~10_combout  = (\u0|cpu|cpu|W_alu_result [5]) # (((\u0|cpu|cpu|W_alu_result [7]) # (!\u0|cpu|cpu|W_alu_result [4])) # (!\u0|cpu|cpu|W_alu_result [6]))

	.dataa(\u0|cpu|cpu|W_alu_result [5]),
	.datab(\u0|cpu|cpu|W_alu_result [6]),
	.datac(\u0|cpu|cpu|W_alu_result [7]),
	.datad(\u0|cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~10 .lut_mask = 16'hFBFF;
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~8 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~8_combout  = (\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [1]) # ((\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # ((!\u0|cpu|cpu|d_write~q ) # 
// (!\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q )))

	.dataa(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(\u0|cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~8 .lut_mask = 16'hEFFF;
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout  = \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [0] $ (((\u0|mm_interconnect_0|router|Equal2~1_combout  & 
// (!\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~10_combout  & !\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~8_combout ))))

	.dataa(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~10_combout ),
	.datac(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~8_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9 .lut_mask = 16'hF0D2;
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg~0_combout  = (!\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|hex5_s1_agent|m0_write~0_combout  & 
// (\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout  & \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [1]),
	.datab(\u0|mm_interconnect_0|hex5_s1_agent|m0_write~0_combout ),
	.datac(\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h4000;
defparam \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|router|Equal4~0_combout  & 
// !\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [1])))

	.dataa(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.datad(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & (\u0|mm_interconnect_0|router|Equal4~1_combout  & 
// (\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout  & \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal4~1_combout ),
	.datac(\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout ),
	.datad(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg~0_combout ) # ((\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFFD0;
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N13
dffeas \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~1_combout ) # (\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [1])))) # (!\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h54F0;
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N11
dffeas \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_agent|m0_write~0_combout  = (\u0|mm_interconnect_0|router|Equal2~1_combout  & (!\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|router|Equal4~0_combout  & 
// \u0|mm_interconnect_0|router|Equal4~1_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u0|mm_interconnect_0|hex5_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.datad(\u0|mm_interconnect_0|router|Equal4~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_agent|m0_write~0 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|hex5_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1]~0_combout  = (\u0|mm_interconnect_0|hex5_s1_agent|m0_write~0_combout  & (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// ((\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [1]) # (!\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout ))))

	.dataa(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [1]),
	.datab(\u0|mm_interconnect_0|hex5_s1_agent|m0_write~0_combout ),
	.datac(\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout ),
	.datad(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h8C00;
defparam \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~2_combout  = (\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1]~0_combout  & !\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0C0C;
defparam \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
fiftyfivenm_lcell_comb \u0|hex5|always0~0 (
// Equation(s):
// \u0|hex5|always0~0_combout  = (\u0|mm_interconnect_0|hex5_s1_agent|m0_write~0_combout  & (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & !\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [1]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|hex5_s1_agent|m0_write~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|hex5|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex5|always0~0 .lut_mask = 16'h00C0;
defparam \u0|hex5|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
fiftyfivenm_lcell_comb \u0|hex5|always0~1 (
// Equation(s):
// \u0|hex5|always0~1_combout  = (\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout  & (!\u0|hex0|Equal0~0_combout  & (!\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [0] & \u0|hex5|always0~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datab(\u0|hex0|Equal0~0_combout ),
	.datac(\u0|mm_interconnect_0|hex5_s1_translator|wait_latency_counter [0]),
	.datad(\u0|hex5|always0~0_combout ),
	.cin(gnd),
	.combout(\u0|hex5|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex5|always0~1 .lut_mask = 16'h0200;
defparam \u0|hex5|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \u0|hex5|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex5|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex5|data_out[6] .is_wysiwyg = "true";
defparam \u0|hex5|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
fiftyfivenm_lcell_comb \u0|hex5|readdata[6] (
// Equation(s):
// \u0|hex5|readdata [6] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & \u0|hex5|data_out [6]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex5|data_out [6]),
	.cin(gnd),
	.combout(\u0|hex5|readdata [6]),
	.cout());
// synopsys translate_off
defparam \u0|hex5|readdata[6] .lut_mask = 16'h0500;
defparam \u0|hex5|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|readdata [6]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[6]~44 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[6]~44_combout  = (\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [6] & ((\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]) # ((\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [6] 
// & \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [6] & (\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [6] & 
// ((\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [6]),
	.datab(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [6]),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~44 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~14 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~14_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[6]~42_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[6]~41_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[6]~43_combout ) # 
// (\u0|mm_interconnect_0|rsp_mux|src_data[6]~44_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[6]~42_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[6]~41_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[6]~43_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[6]~44_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~14 .lut_mask = 16'hFFFE;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg~0_combout  = \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [1] $ (!\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [1]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg~0 .lut_mask = 16'hF00F;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N25
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N5
dffeas \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~5 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~5_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1] & (((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][19]~q )))) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1] & 
// (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [1] & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ))))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [1]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][19]~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~5 .lut_mask = 16'hE2C0;
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N15
dffeas \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~5_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent|comb~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent|comb~0_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q ) # (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|comb~0 .lut_mask = 16'hFA00;
defparam \u0|mm_interconnect_0|rom_s1_agent|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~0_combout  = (\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout  & ((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19]~q ))) # (!\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout  & 
// (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset [1]))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19]~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~0 .lut_mask = 16'hF0AA;
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~1_combout  & VCC)) # 
// (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~1_combout  $ (VCC)))
// \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~3  = CARRY((!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & \u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~1_combout ))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout ),
	.cout(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~3 ));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~2 .lut_mask = 16'h9944;
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N1
dffeas \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~1 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~1_combout  = (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset [0] & (((!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q  & 
// !\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0])) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0])))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q ),
	.datac(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~1 .lut_mask = 16'h5700;
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[1]~4 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout  = \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  $ (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~3  $ 
// (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~0_combout ))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|comb~0_combout ),
	.cin(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[0]~3 ),
	.combout(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[1]~4 .lut_mask = 16'hA55A;
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[1]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y36_N3
dffeas \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base[1]~0_combout  = (\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout  & (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & 
// (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19]~q ))) # (!\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout  & (((\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base [1]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19]~q ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base [1]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base[1]~0 .lut_mask = 16'h44F0;
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N31
dffeas \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  = (\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout  & (((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19]~q )))) # (!\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout  & 
// ((\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset [1]) # ((\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base [1]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19]~q ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base [1]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1 .lut_mask = 16'hCCFA;
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
fiftyfivenm_lcell_comb \u0|rom|wren~0 (
// Equation(s):
// \u0|rom|wren~0_combout  = (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~3_combout  & (\u0|cpu|cpu|hbreak_enabled~q  & \u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~3_combout ),
	.datac(\u0|cpu|cpu|hbreak_enabled~q ),
	.datad(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout ),
	.cin(gnd),
	.combout(\u0|rom|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rom|wren~0 .lut_mask = 16'hC000;
defparam \u0|rom|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~1_combout  = (\u0|cpu|cpu|d_writedata [16] & !\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [16]),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~1 .lut_mask = 16'h0C0C;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ) # (!\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0 .lut_mask = 16'h33FF;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N7
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[0]~2_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [0]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [0]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datac(\u0|cpu|cpu|d_writedata [0]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[0]~2 .lut_mask = 16'hFC30;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[19]~3 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[19]~3_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [1] & \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [1]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[19]~3 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N7
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|W_alu_result [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[20]~4 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[20]~4_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [2]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [2]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[20]~4 .lut_mask = 16'hF0CC;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N1
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|W_alu_result [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[21]~5 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[21]~5_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [3]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|W_alu_result [3]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [3]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[21]~5 .lut_mask = 16'hF0CC;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N19
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|W_alu_result [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[22]~6 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[22]~6_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [4]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|W_alu_result [4]))

	.dataa(\u0|cpu|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [4]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[22]~6 .lut_mask = 16'hF0AA;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N21
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|W_alu_result [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[23]~7 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[23]~7_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [5]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|W_alu_result [5]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [5]),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|address_reg [5]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[23]~7 .lut_mask = 16'hF0CC;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N3
dffeas \u0|cpu|cpu|d_writedata[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[7]~9 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[7]~9_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|av_ld_byte0_data [7])) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|W_alu_result [7] & !\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte0_data [7]),
	.datab(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu|cpu|W_alu_result [7]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[7]~9 .lut_mask = 16'h88B8;
defparam \u0|cpu|cpu|W_rf_wr_data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[8]~11 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[8]~11_combout  = (\u0|cpu|cpu|E_src2 [8] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [8]))))) # (!\u0|cpu|cpu|E_src2 [8] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src1 [8]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src1 [8]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src2 [8]),
	.datad(\u0|cpu|cpu|E_src1 [8]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[8]~11 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[8]~10 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[8]~10_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[8]~11_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~37_combout )))

	.dataa(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu|cpu|E_logic_result[8]~11_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~37_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[8]~10 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|W_alu_result[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_shift_rot_right~0_combout  = (\u0|cpu|cpu|D_iw [12] & ((\u0|cpu|cpu|D_iw [15]) # ((\u0|cpu|cpu|D_iw [11] & !\u0|cpu|cpu|D_iw [16]))))

	.dataa(\u0|cpu|cpu|D_iw [12]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [16]),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 16'hAA08;
defparam \u0|cpu|cpu|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_shift_rot_right~1_combout  = (!\u0|cpu|cpu|D_iw [13] & (\u0|cpu|cpu|Equal0~7_combout  & (\u0|cpu|cpu|D_iw [14] & \u0|cpu|cpu|D_ctrl_shift_rot_right~0_combout )))

	.dataa(\u0|cpu|cpu|D_iw [13]),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 16'h4000;
defparam \u0|cpu|cpu|D_ctrl_shift_rot_right~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \u0|cpu|cpu|R_ctrl_shift_rot_right (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[7]~14 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[7]~14_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [8])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [6])))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [8]),
	.datab(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[7]~14 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \u0|cpu|cpu|E_shift_rot_result[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[7]~14_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[6]~12 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[6]~12_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [7]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [5]))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [5]),
	.datab(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[6]~12 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \u0|cpu|cpu|E_shift_rot_result[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[6]~12_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[5]~13 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[5]~13_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [6])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [4])))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [6]),
	.datab(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[5]~13 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \u0|cpu|cpu|E_shift_rot_result[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[5]~13_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[4]~0 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[4]~0_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [5]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [3]))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [3]),
	.datab(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[4]~0 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N25
dffeas \u0|cpu|cpu|E_shift_rot_result[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[4]~0_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[3]~15 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[3]~15_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [4]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [2]))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [2]),
	.datab(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[3]~15 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N23
dffeas \u0|cpu|cpu|E_shift_rot_result[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[3]~15_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[2]~16 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[2]~16_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [3]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [1]))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [1]),
	.datab(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[2]~16 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [32] = (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_byteenable [0]))

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_byteenable [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .lut_mask = 16'hEECC;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [0])

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 16'hFFAA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N17
dffeas \u0|cpu|cpu|d_writedata[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout  = (\u0|cpu|cpu|d_writedata [3] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [3]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N15
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [3])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [3])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~18 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~18_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~18 .lut_mask = 16'hE222;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N23
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9] & 
// ((!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ) # (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ))))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 16'h40C0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N8
fiftyfivenm_lcell_comb \u0|switch|read_mux_out[9] (
// Equation(s):
// \u0|switch|read_mux_out [9] = (!\u0|cpu|cpu|W_alu_result [3] & (\SW[9]~input_o  & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|switch|read_mux_out [9]),
	.cout());
// synopsys translate_off
defparam \u0|switch|read_mux_out[9] .lut_mask = 16'h0050;
defparam \u0|switch|read_mux_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N9
dffeas \u0|switch|readdata[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|switch|read_mux_out [9]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch|readdata[9] .is_wysiwyg = "true";
defparam \u0|switch|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y40_N9
dffeas \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|switch|readdata [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|d_writedata[2]~feeder (
// Equation(s):
// \u0|cpu|cpu|d_writedata[2]~feeder_combout  = \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|d_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|d_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N17
dffeas \u0|cpu|cpu|d_writedata[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|d_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[12]~18 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[12]~18_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte1_data [4])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & ((\u0|cpu|cpu|W_alu_result [12]))))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte1_data [4]),
	.datad(\u0|cpu|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[12]~18 .lut_mask = 16'hB1A0;
defparam \u0|cpu|cpu|W_rf_wr_data[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[14]~16 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[14]~16_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte1_data [6])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|W_alu_result [14] & ((!\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|W_alu_result [14]),
	.datab(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu|cpu|av_ld_byte1_data [6]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[14]~16 .lut_mask = 16'hC0E2;
defparam \u0|cpu|cpu|W_rf_wr_data[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[45] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [45] = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u0|cpu|cpu|F_pc [7]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|W_alu_result [9])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\u0|cpu|cpu|W_alu_result [9]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u0|cpu|cpu|F_pc [7]),
	.datad(\u0|cpu|cpu|W_alu_result [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[45] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[46] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [46] = (\u0|cpu|cpu|F_pc [8] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|W_alu_result [10])))) # (!\u0|cpu|cpu|F_pc [8] & 
// (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|W_alu_result [10]))))

	.dataa(\u0|cpu|cpu|F_pc [8]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|W_alu_result [10]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[46] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~1_combout  = (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2] & !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~1 .lut_mask = 16'h0101;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[5]~4 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[5]~4_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~1_combout ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[5]~4 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [9]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~31 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~31_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [9] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~31 .lut_mask = 16'hA8AA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~79 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~79_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [9]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [9]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~79_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~79 .lut_mask = 16'hF0AA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~30 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~30_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [11] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~30 .lut_mask = 16'hAAA2;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~77 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~77_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [11])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [11])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [11]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~77 .lut_mask = 16'hAAF0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~78 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~78_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [13])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~77_combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [13]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~77_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~78 .lut_mask = 16'hD1C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13 .lut_mask = 16'h0C08;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder .lut_mask = 16'hF0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~28 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~28_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [12] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~28 .lut_mask = 16'hE0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~73 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~73_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [12]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [12]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [12]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~73 .lut_mask = 16'hF0AA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~74 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~74_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [14])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~73_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~73_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [14]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~74 .lut_mask = 16'hF044;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [14])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u0|cpu|cpu|d_writedata [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~16 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~15 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [14]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [14]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [14]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~15 .lut_mask = 16'hFC0C;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[15]~9 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[15]~9_combout  = (\u0|cpu|cpu|D_iw [4] & (((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) # (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\u0|cpu|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[15]~9 .lut_mask = 16'hE4F0;
defparam \u0|cpu|cpu|E_st_data[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N29
dffeas \u0|cpu|cpu|d_writedata[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[15]~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [15])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~17 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~16 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [15]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [15]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [15]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~16 .lut_mask = 16'hFC0C;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~19_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [27])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~19 .lut_mask = 16'hE2C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~25 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~25 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[48] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [48] = (\u0|cpu|cpu|F_pc [10] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|cpu|cpu|W_alu_result [12] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))) # (!\u0|cpu|cpu|F_pc [10] & 
// (\u0|cpu|cpu|W_alu_result [12] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))

	.dataa(\u0|cpu|cpu|F_pc [10]),
	.datab(\u0|cpu|cpu|W_alu_result [12]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [48]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[48] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[49] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [49] = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\u0|cpu|cpu|W_alu_result [13]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|cpu|cpu|F_pc [11])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u0|cpu|cpu|F_pc [11]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(\u0|cpu|cpu|W_alu_result [13]),
	.datad(\u0|cpu|cpu|F_pc [11]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [49]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[49] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[50] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [50] = (\u0|cpu|cpu|W_alu_result [14] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # ((\u0|cpu|cpu|F_pc [12] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])))) # (!\u0|cpu|cpu|W_alu_result [14] & 
// (((\u0|cpu|cpu|F_pc [12] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]))))

	.dataa(\u0|cpu|cpu|W_alu_result [14]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u0|cpu|cpu|F_pc [12]),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [50]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[50] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \u0|cpu|cpu|E_mem_byte_en[2]~2_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu|cpu|D_ctrl_mem8~1_combout ) # ((\u0|cpu|cpu|Add1~9_combout )))) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & (((\u0|cpu|cpu|Add1~9_combout  & 
// !\u0|cpu|cpu|Add1~7_combout )) # (!\u0|cpu|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(\u0|cpu|cpu|Add1~9_combout ),
	.datad(\u0|cpu|cpu|Add1~7_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_mem_byte_en[2]~2 .lut_mask = 16'hB9F9;
defparam \u0|cpu|cpu|E_mem_byte_en[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N21
dffeas \u0|cpu|cpu|d_byteenable[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [34] = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_byteenable [2]))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_byteenable [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[34] .lut_mask = 16'hEECC;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a82 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~26 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [17]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~26 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~24 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [19])

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~24 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~5 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~5_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_writedata [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|cpu|cpu|d_writedata [20]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~5 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N13
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[4]~11 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[4]~11_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [4]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [4]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datac(\u0|cpu|cpu|d_writedata [4]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[4]~11 .lut_mask = 16'hFC30;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[20]~3 (
// Equation(s):
// \u0|cpu|cpu|E_src2[20]~3_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|D_iw [21]))) # (!\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datab(\u0|cpu|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[20]~3 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_src2[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_force_src2_zero~2_combout  = (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|Equal0~2_combout ) # ((\u0|cpu|cpu|D_iw [5] & \u0|cpu|cpu|Equal0~16_combout ))))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|D_iw [5]),
	.datac(\u0|cpu|cpu|Equal0~16_combout ),
	.datad(\u0|cpu|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 16'h5540;
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_force_src2_zero~1_combout  = (\u0|cpu|cpu|D_iw [4] & (((!\u0|cpu|cpu|D_iw [5] & \u0|cpu|cpu|Equal0~16_combout )) # (!\u0|cpu|cpu|D_ctrl_force_src2_zero~0_combout )))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|D_iw [5]),
	.datac(\u0|cpu|cpu|Equal0~16_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 16'h20AA;
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_force_src2_zero~3_combout  = (!\u0|cpu|cpu|D_iw [14] & \u0|cpu|cpu|Equal62~9_combout )

	.dataa(\u0|cpu|cpu|D_iw [14]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|Equal62~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 16'h5050;
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_force_src2_zero~4_combout  = (\u0|cpu|cpu|D_iw [15] & (((\u0|cpu|cpu|D_ctrl_force_src2_zero~3_combout ) # (\u0|cpu|cpu|Equal62~14_combout )))) # (!\u0|cpu|cpu|D_iw [15] & (\u0|cpu|cpu|Equal62~12_combout ))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(\u0|cpu|cpu|Equal62~12_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datad(\u0|cpu|cpu|Equal62~14_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_force_src2_zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 16'hEEE4;
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_force_src2_zero~5 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_force_src2_zero~5_combout  = (\u0|cpu|cpu|D_ctrl_force_src2_zero~2_combout ) # ((\u0|cpu|cpu|D_ctrl_force_src2_zero~1_combout ) # ((\u0|cpu|cpu|Equal0~7_combout  & \u0|cpu|cpu|D_ctrl_force_src2_zero~4_combout )))

	.dataa(\u0|cpu|cpu|Equal0~7_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_force_src2_zero~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_force_src2_zero~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~5 .lut_mask = 16'hFEFC;
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_force_src2_zero~8 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_force_src2_zero~8_combout  = ((\u0|cpu|cpu|D_iw [15]) # (!\u0|cpu|cpu|Equal62~10_combout )) # (!\u0|cpu|cpu|Equal0~7_combout )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|Equal62~10_combout ),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~8 .lut_mask = 16'hFF3F;
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_force_src2_zero~9 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_force_src2_zero~9_combout  = (\u0|cpu|cpu|D_ctrl_force_src2_zero~5_combout ) # ((\u0|cpu|cpu|Equal0~12_combout ) # ((!\u0|cpu|cpu|D_ctrl_force_src2_zero~8_combout ) # (!\u0|cpu|cpu|D_ctrl_force_src2_zero~7_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datab(\u0|cpu|cpu|Equal0~12_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_force_src2_zero~7_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_force_src2_zero~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~9 .lut_mask = 16'hEFFF;
defparam \u0|cpu|cpu|D_ctrl_force_src2_zero~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \u0|cpu|cpu|R_ctrl_force_src2_zero (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_force_src2_zero~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~6 (
// Equation(s):
// \u0|cpu|cpu|Equal0~6_combout  = (\u0|cpu|cpu|D_iw [3] & (!\u0|cpu|cpu|D_iw [1] & (!\u0|cpu|cpu|D_iw [2] & !\u0|cpu|cpu|D_iw [0])))

	.dataa(\u0|cpu|cpu|D_iw [3]),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~6 .lut_mask = 16'h0002;
defparam \u0|cpu|cpu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~3 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout  = (\u0|cpu|cpu|D_iw [5] & ((\u0|cpu|cpu|D_iw [4] & (\u0|cpu|cpu|Equal0~4_combout )) # (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|Equal0~6_combout )))))

	.dataa(\u0|cpu|cpu|Equal0~4_combout ),
	.datab(\u0|cpu|cpu|D_iw [5]),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|Equal0~6_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~3 .lut_mask = 16'h8C80;
defparam \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~4 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout  = (\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ) # ((!\u0|cpu|cpu|D_iw [5] & !\u0|cpu|cpu|D_ctrl_logic~0_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.datab(\u0|cpu|cpu|D_iw [5]),
	.datac(\u0|cpu|cpu|D_ctrl_logic~0_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~4 .lut_mask = 16'hFFAB;
defparam \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N21
dffeas \u0|cpu|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_hi~0 (
// Equation(s):
// \u0|cpu|cpu|R_src2_hi~0_combout  = (\u0|cpu|cpu|R_ctrl_force_src2_zero~q ) # (\u0|cpu|cpu|R_ctrl_unsigned_lo_imm16~q )

	.dataa(\u0|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_hi~0 .lut_mask = 16'hFFAA;
defparam \u0|cpu|cpu|R_src2_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N1
dffeas \u0|cpu|cpu|E_src2[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[20]~3_combout ),
	.asdata(\u0|cpu|cpu|D_iw [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout  = (\u0|cpu|cpu|d_writedata [21] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [21]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y39_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~22_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~22 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~29 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~29_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [9])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~29 .lut_mask = 16'hEA40;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~21 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [6]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [6]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [6]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~21 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N5
dffeas \u0|cpu|cpu|d_writedata[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~21_combout  = (\u0|cpu|cpu|d_writedata [7] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [7]),
	.datad(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~21 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [10]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~7 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~7_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [19] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~7 .lut_mask = 16'hE0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~15_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [22])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 16'hE2C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~33 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~33_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [19])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [19])))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [19]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~33 .lut_mask = 16'hF3C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~6 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~6_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [20] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~6 .lut_mask = 16'hE0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~21 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~21_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [22] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~21 .lut_mask = 16'hAA8A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~20 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~20_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [25])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~20 .lut_mask = 16'hCCA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~61 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~61_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [22])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [22])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [22]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~61 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~62 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~62_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~61_combout 
//  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [24])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ))) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~61_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [24]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~61_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [24]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~62 .lut_mask = 16'hCE0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [23]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~27 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~27_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [17])

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [17]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~27 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~26 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [17])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [17])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [17]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~26 .lut_mask = 16'hF5A0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~2 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~2_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2] & !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~2 .lut_mask = 16'h0202;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~25 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~25_combout  = (\u0|cpu|cpu|d_writedata [19] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(\u0|cpu|cpu|d_writedata [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~25 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~24 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [19])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [19])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [19]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~24 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~24 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~24_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [20])

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [20]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~24 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~23 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [20]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [20]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [20]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~23 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~30 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~30_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [24])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~30 .lut_mask = 16'hEC20;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~23_combout  = (\u0|cpu|cpu|d_writedata [21] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [21]),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~23 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~22 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [21])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [21])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~22 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~5 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [22])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [22])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [22]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~5 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [23])

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~6 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [23])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [23])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [23]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~6 .lut_mask = 16'hF5A0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[34] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [34] = (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_byteenable [2]))

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_byteenable [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .lut_mask = 16'hEECC;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [2])

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 16'hFFAA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ,gnd,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]~7 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]~7_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~2_combout ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~2_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]~7 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]~7_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~26 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~26_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [18])

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~26 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~25 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [18])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [18])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [18]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~25 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~14 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~14_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [23])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~14 .lut_mask = 16'hE2C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~31_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [20])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [20])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [20]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~31 .lut_mask = 16'hCFC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~32 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~32_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout 
//  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [22])))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout 
//  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~31_combout ) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [22]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~31_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [22]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~32 .lut_mask = 16'hDC50;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~34 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~34_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~33_combout 
//  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [21])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ))) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~33_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [21]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~33_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~34 .lut_mask = 16'hCE0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~18 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~18_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [18] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~18 .lut_mask = 16'hE0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~55 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~55_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [18])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [18])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [18]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~55 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~56_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [20]) # ((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout  
// & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~55_combout )))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~55_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [20]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~55_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~56 .lut_mask = 16'h8F88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [19]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~13_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [19])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~13 .lut_mask = 16'hCAC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout  = (\u0|cpu|cpu|d_writedata [16] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [16]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~13 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [16])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [16])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [16]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~28 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~28_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [10])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~28 .lut_mask = 16'hE2C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~20 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [7]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [7]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [7]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~20 .lut_mask = 16'hFC30;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~4 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~4_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~4 .lut_mask = 16'hCA0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N1
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~37 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~37_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~37 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~7 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~7_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|cpu|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~7 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N5
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[6]~13 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[6]~13_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [6]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [6]))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [6]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[6]~13 .lut_mask = 16'hFA50;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~8 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~8_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|cpu|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~8 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N13
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[7]~14 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[7]~14_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [7]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [7]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datac(\u0|cpu|cpu|d_writedata [7]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[7]~14 .lut_mask = 16'hFC30;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~9 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~9_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_writedata [24])

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~9 .lut_mask = 16'h5050;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N9
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[8]~15 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[8]~15_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [8]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [8]))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datab(\u0|cpu|cpu|d_writedata [8]),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[8]~15 .lut_mask = 16'hE4E4;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~10 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~10_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_writedata [25])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datac(\u0|cpu|cpu|d_writedata [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~10 .lut_mask = 16'h3030;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N25
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[9]~16 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[9]~16_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [9]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [9]))

	.dataa(\u0|cpu|cpu|d_writedata [9]),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[9]~16 .lut_mask = 16'hEE22;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~5 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~5_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~5 .lut_mask = 16'h8F80;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N25
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [23]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~35 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~35 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~36 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & 
// \u0|rom|the_altsyncram|auto_generated|q_a [7])))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~36 .lut_mask = 16'hECCC;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte2_data[7]~3 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte2_data[7]~3_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_payload~36_combout )))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~36_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte2_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[7]~3 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|av_ld_byte2_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~21 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~21_combout  = (\u0|rom|the_altsyncram|auto_generated|q_a [15] & (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & ((\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ) # 
// (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [15]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~21 .lut_mask = 16'hA080;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~30 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~30_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~30 .lut_mask = 16'hB380;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N25
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~22 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~22_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~63_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre 
// [31] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~63_combout  & (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31] & 
// \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~63_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~22 .lut_mask = 16'hF888;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~23 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~23_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (((\u0|cpu|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_ld_byte3_data_nxt~21_combout ) # 
// ((\u0|cpu|cpu|av_ld_byte3_data_nxt~22_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte3_data_nxt~21_combout ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte3_data_nxt~22_combout ),
	.datad(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~23 .lut_mask = 16'hCCFA;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N3
dffeas \u0|cpu|cpu|av_ld_byte3_data[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte3_data_nxt~23_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N5
dffeas \u0|cpu|cpu|av_ld_byte2_data[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte2_data[7]~3_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte3_data [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[11]~4 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[11]~4_combout  = (\u0|cpu|cpu|D_iw [4] & (((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))) # (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\u0|cpu|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[11]~4 .lut_mask = 16'hFB40;
defparam \u0|cpu|cpu|E_st_data[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N11
dffeas \u0|cpu|cpu|d_writedata[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[11]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~15 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~15_combout  = (\u0|cpu|cpu|d_writedata [27] & !\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q )

	.dataa(\u0|cpu|cpu|d_writedata [27]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~15 .lut_mask = 16'h0A0A;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N25
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[11]~21 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[11]~21_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [11]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [11]))

	.dataa(\u0|cpu|cpu|d_writedata [11]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [11]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[11]~21 .lut_mask = 16'hFA0A;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~18 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~18_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~55_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~55_combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~55_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~18 .lut_mask = 16'hEAC0;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~19 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~19_combout  = (\u0|cpu|cpu|av_ld_byte3_data_nxt~18_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & (\u0|rom|the_altsyncram|auto_generated|q_a [11] & 
// \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout )))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datab(\u0|rom|the_altsyncram|auto_generated|q_a [11]),
	.datac(\u0|cpu|cpu|av_ld_byte3_data_nxt~18_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~19 .lut_mask = 16'hF8F0;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~20 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~20_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_ld_byte3_data_nxt~19_combout )))

	.dataa(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte3_data_nxt~19_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~20 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N23
dffeas \u0|cpu|cpu|av_ld_byte3_data[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte3_data_nxt~20_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~29 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~29 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \u0|cpu|cpu|E_mem_byte_en[3]~3_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu|cpu|D_ctrl_mem8~1_combout ) # ((\u0|cpu|cpu|Add1~9_combout )))) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & (((\u0|cpu|cpu|Add1~9_combout  & 
// \u0|cpu|cpu|Add1~7_combout )) # (!\u0|cpu|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(\u0|cpu|cpu|Add1~9_combout ),
	.datad(\u0|cpu|cpu|Add1~7_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_mem_byte_en[3]~3 .lut_mask = 16'hF9B9;
defparam \u0|cpu|cpu|E_mem_byte_en[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N15
dffeas \u0|cpu|cpu|d_byteenable[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [35] = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_byteenable [3]))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_byteenable [3]),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[35] .lut_mask = 16'hFFA0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a93 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003500D200D100AE005100A800480000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h0085000F000400200020000000A8007100A800600000003200000021000000A400110030008400B0000000000008000E00580016000D00F500850083007D0061006000580046002C00080016000500820045006C000100A10060005500000010002C0039006900F200C300FD006A008C009B00FE00FF008B0016005E0058003E004A00FF00F200C100F2002F00FF002C001E007800B500B500B8005800B100820012002400300011005C0060008800220022006000AA002200220071001000100057001E002C000700B500D00061009E00F8005800000002001600000000000000C80000000200B00080008000080004000000020000002C0050000400030004;
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~58 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout ) # 
// (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout  & ((!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~58 .lut_mask = 16'hAAE4;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout  = (\u0|cpu|cpu|d_writedata [24] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [24]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [26])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u0|cpu|cpu|d_writedata [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~28 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~28 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~30 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~30 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a120 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout ,
\u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],
\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_address_width = 10;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_byte_size = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_data_width = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_last_address = 1023;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_b_address_width = 10;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .port_b_data_width = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~59 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~59_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a125 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a93~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a93~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a125 ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~59 .lut_mask = 16'hF858;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~12 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~12_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~59_combout ) # ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre 
// [29] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] & 
// \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~59_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~12 .lut_mask = 16'hF888;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~11 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~11_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_writedata [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|cpu|cpu|d_writedata [31]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~11 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N7
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[15]~17 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[15]~17_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [15]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [15]))

	.dataa(\u0|cpu|cpu|d_writedata [15]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [15]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[15]~17 .lut_mask = 16'hFA0A;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \u0|rom|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|rom|wren~0_combout ),
	.portare(!\u0|rom|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[15]~17_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[14]~18_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[13]~19_combout ,
\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[12]~20_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[11]~21_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[10]~22_combout ,
\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[9]~16_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[8]~15_combout ,gnd,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[7]~14_combout ,
\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[6]~13_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[5]~12_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[4]~11_combout ,
\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[3]~10_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[2]~9_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[1]~8_combout ,
\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[0]~2_combout }),
	.portaaddr({\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[23]~7_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[22]~6_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[21]~5_combout ,
\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[20]~4_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[19]~3_combout }),
	.portabyteenamasks({\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1_combout ,\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/nios2_ROM.hex";
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "nios2:u0|nios2_ROM:rom|altsyncram:the_altsyncram|altsyncram_00l1:auto_generated|ALTSYNCRAM";
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u0|rom|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 576'h000000000000000000000000000000000000000000000000000000000000000000000000001200084008080401008080084001200030001200084008080401008080084001200030;
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~13 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~13_combout  = (\u0|cpu|cpu|av_ld_byte3_data_nxt~12_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & 
// \u0|rom|the_altsyncram|auto_generated|q_a [13])))

	.dataa(\u0|cpu|cpu|av_ld_byte3_data_nxt~12_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~13 .lut_mask = 16'hEAAA;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~14 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~14_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_ld_byte3_data_nxt~13_combout )))

	.dataa(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte3_data_nxt~13_combout ),
	.datac(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~14 .lut_mask = 16'hACAC;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N25
dffeas \u0|cpu|cpu|av_ld_byte3_data[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte3_data_nxt~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[30]~4 (
// Equation(s):
// \u0|cpu|cpu|E_src2[30]~4_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [21])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\u0|cpu|cpu|D_iw [21]),
	.datab(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[30]~4 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|E_src2[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N15
dffeas \u0|cpu|cpu|E_src2[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[30]~4_combout ),
	.asdata(\u0|cpu|cpu|D_iw [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u0|cpu|cpu|W_rf_wr_data[31]~32_combout ,\u0|cpu|cpu|W_rf_wr_data[30]~22_combout ,\u0|cpu|cpu|W_rf_wr_data[29]~23_combout ,\u0|cpu|cpu|W_rf_wr_data[28]~24_combout ,\u0|cpu|cpu|W_rf_wr_data[27]~25_combout ,\u0|cpu|cpu|W_rf_wr_data[26]~26_combout ,
\u0|cpu|cpu|W_rf_wr_data[25]~27_combout ,\u0|cpu|cpu|W_rf_wr_data[24]~28_combout ,\u0|cpu|cpu|W_rf_wr_data[23]~29_combout ,\u0|cpu|cpu|W_rf_wr_data[22]~30_combout ,\u0|cpu|cpu|W_rf_wr_data[21]~31_combout ,\u0|cpu|cpu|W_rf_wr_data[20]~21_combout ,
\u0|cpu|cpu|W_rf_wr_data[19]~33_combout ,\u0|cpu|cpu|W_rf_wr_data[18]~12_combout ,\u0|cpu|cpu|W_rf_wr_data[17]~13_combout ,\u0|cpu|cpu|W_rf_wr_data[16]~14_combout ,\u0|cpu|cpu|W_rf_wr_data[15]~15_combout ,\u0|cpu|cpu|W_rf_wr_data[14]~16_combout ,
\u0|cpu|cpu|W_rf_wr_data[13]~17_combout ,\u0|cpu|cpu|W_rf_wr_data[12]~18_combout ,\u0|cpu|cpu|W_rf_wr_data[11]~19_combout ,\u0|cpu|cpu|W_rf_wr_data[10]~20_combout ,\u0|cpu|cpu|W_rf_wr_data[9]~11_combout ,\u0|cpu|cpu|W_rf_wr_data[8]~10_combout ,
\u0|cpu|cpu|W_rf_wr_data[7]~9_combout ,\u0|cpu|cpu|W_rf_wr_data[6]~8_combout ,\u0|cpu|cpu|W_rf_wr_data[5]~7_combout ,\u0|cpu|cpu|W_rf_wr_data[4]~6_combout ,\u0|cpu|cpu|W_rf_wr_data[3]~5_combout ,\u0|cpu|cpu|W_rf_wr_data[2]~4_combout ,
\u0|cpu|cpu|W_rf_wr_data[1]~3_combout ,\u0|cpu|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u0|cpu|cpu|R_dst_regnum [4],\u0|cpu|cpu|R_dst_regnum [3],\u0|cpu|cpu|R_dst_regnum [2],\u0|cpu|cpu|R_dst_regnum [1],\u0|cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u0|cpu|cpu|D_iw [31],\u0|cpu|cpu|D_iw [30],\u0|cpu|cpu|D_iw [29],\u0|cpu|cpu|D_iw [28],\u0|cpu|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[31]~45 (
// Equation(s):
// \u0|cpu|cpu|R_src1[31]~45_combout  = (!\u0|cpu|cpu|R_src1~31_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] & ((!\u0|cpu|cpu|E_valid_from_R~q ) # (!\u0|cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u0|cpu|cpu|R_src1~31_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u0|cpu|cpu|E_valid_from_R~q ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[31]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[31]~45 .lut_mask = 16'h1500;
defparam \u0|cpu|cpu|R_src1[31]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \u0|cpu|cpu|E_src1[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[31]~45_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u0|cpu|cpu|W_rf_wr_data[31]~32_combout ,\u0|cpu|cpu|W_rf_wr_data[30]~22_combout ,\u0|cpu|cpu|W_rf_wr_data[29]~23_combout ,\u0|cpu|cpu|W_rf_wr_data[28]~24_combout ,\u0|cpu|cpu|W_rf_wr_data[27]~25_combout ,\u0|cpu|cpu|W_rf_wr_data[26]~26_combout ,
\u0|cpu|cpu|W_rf_wr_data[25]~27_combout ,\u0|cpu|cpu|W_rf_wr_data[24]~28_combout ,\u0|cpu|cpu|W_rf_wr_data[23]~29_combout ,\u0|cpu|cpu|W_rf_wr_data[22]~30_combout ,\u0|cpu|cpu|W_rf_wr_data[21]~31_combout ,\u0|cpu|cpu|W_rf_wr_data[20]~21_combout ,
\u0|cpu|cpu|W_rf_wr_data[19]~33_combout ,\u0|cpu|cpu|W_rf_wr_data[18]~12_combout ,\u0|cpu|cpu|W_rf_wr_data[17]~13_combout ,\u0|cpu|cpu|W_rf_wr_data[16]~14_combout ,\u0|cpu|cpu|W_rf_wr_data[15]~15_combout ,\u0|cpu|cpu|W_rf_wr_data[14]~16_combout ,
\u0|cpu|cpu|W_rf_wr_data[13]~17_combout ,\u0|cpu|cpu|W_rf_wr_data[12]~18_combout ,\u0|cpu|cpu|W_rf_wr_data[11]~19_combout ,\u0|cpu|cpu|W_rf_wr_data[10]~20_combout ,\u0|cpu|cpu|W_rf_wr_data[9]~11_combout ,\u0|cpu|cpu|W_rf_wr_data[8]~10_combout ,
\u0|cpu|cpu|W_rf_wr_data[7]~9_combout ,\u0|cpu|cpu|W_rf_wr_data[6]~8_combout ,\u0|cpu|cpu|W_rf_wr_data[5]~7_combout ,\u0|cpu|cpu|W_rf_wr_data[4]~6_combout ,\u0|cpu|cpu|W_rf_wr_data[3]~5_combout ,\u0|cpu|cpu|W_rf_wr_data[2]~4_combout ,
\u0|cpu|cpu|W_rf_wr_data[1]~3_combout ,\u0|cpu|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u0|cpu|cpu|R_dst_regnum [4],\u0|cpu|cpu|R_dst_regnum [3],\u0|cpu|cpu|R_dst_regnum [2],\u0|cpu|cpu|R_dst_regnum [1],\u0|cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u0|cpu|cpu|D_iw [26],\u0|cpu|cpu|D_iw [25],\u0|cpu|cpu|D_iw [24],\u0|cpu|cpu|D_iw [23],\u0|cpu|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_hi[15]~1 (
// Equation(s):
// \u0|cpu|cpu|R_src2_hi[15]~1_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & (((\u0|cpu|cpu|D_iw [21])))) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|R_ctrl_hi_imm16~q  & ((\u0|cpu|cpu|D_iw [21]))) # (!\u0|cpu|cpu|R_ctrl_hi_imm16~q  & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))))

	.dataa(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datac(\u0|cpu|cpu|D_iw [21]),
	.datad(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_hi[15]~1 .lut_mask = 16'hF0E4;
defparam \u0|cpu|cpu|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_hi[15]~2 (
// Equation(s):
// \u0|cpu|cpu|R_src2_hi[15]~2_combout  = (!\u0|cpu|cpu|R_ctrl_unsigned_lo_imm16~q  & (\u0|cpu|cpu|R_src2_hi[15]~1_combout  & !\u0|cpu|cpu|R_ctrl_force_src2_zero~q ))

	.dataa(\u0|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datab(\u0|cpu|cpu|R_src2_hi[15]~1_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_hi[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_hi[15]~2 .lut_mask = 16'h0404;
defparam \u0|cpu|cpu|R_src2_hi[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \u0|cpu|cpu|E_src2[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_hi[15]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[31]~29 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[31]~29_combout  = (\u0|cpu|cpu|E_src1 [31] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|E_src2 [31] & \u0|cpu|cpu|R_logic_op [0]))))) # (!\u0|cpu|cpu|E_src1 [31] & ((\u0|cpu|cpu|E_src2 [31] & (\u0|cpu|cpu|R_logic_op [1])) # 
// (!\u0|cpu|cpu|E_src2 [31] & (!\u0|cpu|cpu|R_logic_op [1] & !\u0|cpu|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu|cpu|E_src1 [31]),
	.datab(\u0|cpu|cpu|E_src2 [31]),
	.datac(\u0|cpu|cpu|R_logic_op [1]),
	.datad(\u0|cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[31]~29 .lut_mask = 16'h68E1;
defparam \u0|cpu|cpu|E_logic_result[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_alu_subtract~2_combout  = (\u0|cpu|cpu|D_iw [4] & (!\u0|cpu|cpu|Equal0~4_combout  & (!\u0|cpu|cpu|Equal0~5_combout ))) # (!\u0|cpu|cpu|D_iw [4] & (((!\u0|cpu|cpu|D_ctrl_alu_force_xor~14_combout ))))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|Equal0~4_combout ),
	.datac(\u0|cpu|cpu|Equal0~5_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_alu_force_xor~14_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~2 .lut_mask = 16'h0257;
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \u0|cpu|cpu|E_invert_arith_src_msb~0_combout  = (\u0|cpu|cpu|Equal0~7_combout  & (\u0|cpu|cpu|Equal62~0_combout  & (\u0|cpu|cpu|D_iw [15] $ (\u0|cpu|cpu|D_iw [14]))))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|Equal62~0_combout ),
	.datad(\u0|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_invert_arith_src_msb~0 .lut_mask = 16'h4080;
defparam \u0|cpu|cpu|E_invert_arith_src_msb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \u0|cpu|cpu|E_invert_arith_src_msb~1_combout  = (\u0|cpu|cpu|R_valid~q  & ((\u0|cpu|cpu|E_invert_arith_src_msb~0_combout ) # ((!\u0|cpu|cpu|D_iw [5] & !\u0|cpu|cpu|D_ctrl_alu_subtract~2_combout ))))

	.dataa(\u0|cpu|cpu|D_iw [5]),
	.datab(\u0|cpu|cpu|R_valid~q ),
	.datac(\u0|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.datad(\u0|cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_invert_arith_src_msb~1 .lut_mask = 16'hCC04;
defparam \u0|cpu|cpu|E_invert_arith_src_msb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N13
dffeas \u0|cpu|cpu|E_invert_arith_src_msb (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_arith_src1[31] (
// Equation(s):
// \u0|cpu|cpu|E_arith_src1 [31] = \u0|cpu|cpu|E_invert_arith_src_msb~q  $ (\u0|cpu|cpu|E_src1 [31])

	.dataa(\u0|cpu|cpu|E_invert_arith_src_msb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_src1 [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_arith_src1[31] .lut_mask = 16'h55AA;
defparam \u0|cpu|cpu|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~59 (
// Equation(s):
// \u0|cpu|cpu|Add1~59_combout  = \u0|cpu|cpu|E_invert_arith_src_msb~q  $ (\u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [31]))

	.dataa(\u0|cpu|cpu|E_invert_arith_src_msb~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_alu_sub~q ),
	.datad(\u0|cpu|cpu|E_src2 [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~59 .lut_mask = 16'hA55A;
defparam \u0|cpu|cpu|Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~60 (
// Equation(s):
// \u0|cpu|cpu|Add1~60_combout  = \u0|cpu|cpu|E_src2 [30] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(\u0|cpu|cpu|E_src2 [30]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~60 .lut_mask = 16'h5A5A;
defparam \u0|cpu|cpu|Add1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[29]~5 (
// Equation(s):
// \u0|cpu|cpu|E_src2[29]~5_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [21])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])))

	.dataa(\u0|cpu|cpu|D_iw [21]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[29]~5 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|E_src2[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \u0|cpu|cpu|E_src2[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[29]~5_combout ),
	.asdata(\u0|cpu|cpu|D_iw [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~61 (
// Equation(s):
// \u0|cpu|cpu|Add1~61_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [29])

	.dataa(\u0|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_src2 [29]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~61 .lut_mask = 16'h55AA;
defparam \u0|cpu|cpu|Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[28]~6 (
// Equation(s):
// \u0|cpu|cpu|E_src2[28]~6_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [21])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))

	.dataa(\u0|cpu|cpu|D_iw [21]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[28]~6 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|E_src2[28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~24 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~24_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~24 .lut_mask = 16'hE222;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N25
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[18]~39 (
// Equation(s):
// \u0|cpu|cpu|F_iw[18]~39_combout  = (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~51_combout  & 
// \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~51_combout  & (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout 
// )))

	.dataa(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~51_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[18]~39 .lut_mask = 16'hEAC0;
defparam \u0|cpu|cpu|F_iw[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [3]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hFA50;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \u0|cpu|cpu|wait_for_one_post_bret_inst~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ((\u0|cpu|cpu|hbreak_enabled~q ) # ((!\u0|cpu|cpu|F_valid~0_combout  & 
// \u0|cpu|cpu|wait_for_one_post_bret_inst~q ))))

	.dataa(\u0|cpu|cpu|hbreak_enabled~q ),
	.datab(\u0|cpu|cpu|F_valid~0_combout ),
	.datac(\u0|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 16'hBA00;
defparam \u0|cpu|cpu|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N27
dffeas \u0|cpu|cpu|wait_for_one_post_bret_inst (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \u0|cpu|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [19]) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~q  & !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [18]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 16'hAAFA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout  = \u0|rst_controller|r_sync_rst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|rst_controller|r_sync_rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .lut_mask = 16'hF0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~q )) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~q )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hAAF0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [21]) # 
// ((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [20] & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~q ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hCFCC;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|hbreak_pending_nxt~0_combout  = (!\u0|cpu|cpu|hbreak_enabled~q  & ((\u0|cpu|cpu|hbreak_pending~q ) # (\u0|cpu|cpu|hbreak_req~0_combout )))

	.dataa(\u0|cpu|cpu|hbreak_enabled~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|hbreak_pending~q ),
	.datad(\u0|cpu|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|hbreak_pending_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|hbreak_pending_nxt~0 .lut_mask = 16'h5550;
defparam \u0|cpu|cpu|hbreak_pending_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N25
dffeas \u0|cpu|cpu|hbreak_pending (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \u0|cpu|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|hbreak_req~0 (
// Equation(s):
// \u0|cpu|cpu|hbreak_req~0_combout  = (\u0|cpu|cpu|wait_for_one_post_bret_inst~q  & (\u0|cpu|cpu|W_valid~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~q ) # (\u0|cpu|cpu|hbreak_pending~q )))) # 
// (!\u0|cpu|cpu|wait_for_one_post_bret_inst~q  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~q ) # (\u0|cpu|cpu|hbreak_pending~q ))))

	.dataa(\u0|cpu|cpu|wait_for_one_post_bret_inst~q ),
	.datab(\u0|cpu|cpu|W_valid~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\u0|cpu|cpu|hbreak_pending~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|hbreak_req~0 .lut_mask = 16'hDDD0;
defparam \u0|cpu|cpu|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[18]~40 (
// Equation(s):
// \u0|cpu|cpu|F_iw[18]~40_combout  = (\u0|cpu|cpu|hbreak_enabled~q  & (\u0|cpu|cpu|F_iw[18]~39_combout  & (\u0|cpu|cpu|D_iw[12]~0_combout ))) # (!\u0|cpu|cpu|hbreak_enabled~q  & ((\u0|cpu|cpu|hbreak_req~0_combout ) # ((\u0|cpu|cpu|F_iw[18]~39_combout  & 
// \u0|cpu|cpu|D_iw[12]~0_combout ))))

	.dataa(\u0|cpu|cpu|hbreak_enabled~q ),
	.datab(\u0|cpu|cpu|F_iw[18]~39_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|cpu|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[18]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[18]~40 .lut_mask = 16'hD5C0;
defparam \u0|cpu|cpu|F_iw[18]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N19
dffeas \u0|cpu|cpu|D_iw[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[18]~40_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N19
dffeas \u0|cpu|cpu|E_src2[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[28]~6_combout ),
	.asdata(\u0|cpu|cpu|D_iw [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~62 (
// Equation(s):
// \u0|cpu|cpu|Add1~62_combout  = \u0|cpu|cpu|E_src2 [28] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_src2 [28]),
	.datac(\u0|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~62 .lut_mask = 16'h3C3C;
defparam \u0|cpu|cpu|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[28]~37 (
// Equation(s):
// \u0|cpu|cpu|R_src1[28]~37_combout  = (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] & (!\u0|cpu|cpu|R_src1~31_combout  & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[28]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[28]~37 .lut_mask = 16'h004C;
defparam \u0|cpu|cpu|R_src1[28]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \u0|cpu|cpu|E_src1[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[28]~37_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[27]~7 (
// Equation(s):
// \u0|cpu|cpu|E_src2[27]~7_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [21])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\u0|cpu|cpu|D_iw [21]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[27]~7 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|E_src2[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~25 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~25_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~25 .lut_mask = 16'hC0AA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N9
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a112 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ,
\u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],
\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_address_width = 10;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_byte_size = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_data_width = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_last_address = 1023;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_b_address_width = 10;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .port_b_data_width = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y38_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B0063007F00EF00FF00FE00BB00FF;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h00CF00C800FB005B0008000000D400B800E70086007C001200F500AB00C800CF008900CF00BE00D700E00000000E0064006B00DA00F9003E000600BE004F008100AF006B0088003500DF009A00F600BE0006004300F0005100AF000000000001003500FA004F0083005F00A700BE00B800F100D600A0000D006F00C8006B00F7007E00750043005F00BB00E70054003500DE008000D3002600260052008000BD00900080001700850088002E000000000001002E000000000001002B0020001700FF00E0003500FD002F007D00CF003C002C006D00FF00FF00C800BF00EF007600BF00F5008F00EB00EF00CA00AB003D00800000000B00EB0040000400020004;
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a81 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~52 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout )))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  & (!\u0|ram|the_altsyncram|auto_generated|address_reg_a 
// [0])))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~52 .lut_mask = 16'hCEC2;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a113 )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a113 ),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53 .lut_mask = 16'hAFC0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[17]~41 (
// Equation(s):
// \u0|cpu|cpu|F_iw[17]~41_combout  = (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53_combout )))) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.datac(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[17]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[17]~41 .lut_mask = 16'hF888;
defparam \u0|cpu|cpu|F_iw[17]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[17]~42 (
// Equation(s):
// \u0|cpu|cpu|F_iw[17]~42_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & (((\u0|cpu|cpu|F_iw[17]~41_combout )))) # (!\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|hbreak_enabled~q ) # ((!\u0|cpu|cpu|hbreak_req~0_combout ))))

	.dataa(\u0|cpu|cpu|hbreak_enabled~q ),
	.datab(\u0|cpu|cpu|hbreak_req~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|cpu|cpu|F_iw[17]~41_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[17]~42 .lut_mask = 16'hFB0B;
defparam \u0|cpu|cpu|F_iw[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N5
dffeas \u0|cpu|cpu|D_iw[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[17]~42_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \u0|cpu|cpu|E_src2[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[27]~7_combout ),
	.asdata(\u0|cpu|cpu|D_iw [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~63 (
// Equation(s):
// \u0|cpu|cpu|Add1~63_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [27])

	.dataa(\u0|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_src2 [27]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~63 .lut_mask = 16'h55AA;
defparam \u0|cpu|cpu|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[26]~8 (
// Equation(s):
// \u0|cpu|cpu|E_src2[26]~8_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [21])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))

	.dataa(\u0|cpu|cpu|D_iw [21]),
	.datab(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[26]~8 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|E_src2[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N7
dffeas \u0|cpu|cpu|E_src2[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[26]~8_combout ),
	.asdata(\u0|cpu|cpu|D_iw [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~64 (
// Equation(s):
// \u0|cpu|cpu|Add1~64_combout  = \u0|cpu|cpu|E_src2 [26] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(\u0|cpu|cpu|E_src2 [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~64 .lut_mask = 16'h55AA;
defparam \u0|cpu|cpu|Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[25]~9 (
// Equation(s):
// \u0|cpu|cpu|E_src2[25]~9_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|D_iw [21]))) # (!\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datab(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[25]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[25]~9 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_src2[25]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N17
dffeas \u0|cpu|cpu|E_src2[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[25]~9_combout ),
	.asdata(\u0|cpu|cpu|D_iw [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~65 (
// Equation(s):
// \u0|cpu|cpu|Add1~65_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [25])

	.dataa(\u0|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_src2 [25]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~65 .lut_mask = 16'h55AA;
defparam \u0|cpu|cpu|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[25]~40 (
// Equation(s):
// \u0|cpu|cpu|R_src1[25]~40_combout  = (!\u0|cpu|cpu|R_src1~31_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|R_src1~31_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[25]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[25]~40 .lut_mask = 16'h1300;
defparam \u0|cpu|cpu|R_src1[25]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N11
dffeas \u0|cpu|cpu|E_src1[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[25]~40_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[24]~41 (
// Equation(s):
// \u0|cpu|cpu|R_src1[24]~41_combout  = (!\u0|cpu|cpu|R_src1~31_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|R_src1~31_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[24]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[24]~41 .lut_mask = 16'h1300;
defparam \u0|cpu|cpu|R_src1[24]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N5
dffeas \u0|cpu|cpu|E_src1[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[24]~41_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[24]~10 (
// Equation(s):
// \u0|cpu|cpu|E_src2[24]~10_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [21])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\u0|cpu|cpu|D_iw [21]),
	.datab(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[24]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[24]~10 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|E_src2[24]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \u0|cpu|cpu|E_src2[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[24]~10_combout ),
	.asdata(\u0|cpu|cpu|D_iw [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~66 (
// Equation(s):
// \u0|cpu|cpu|Add1~66_combout  = \u0|cpu|cpu|E_src2 [24] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(\u0|cpu|cpu|E_src2 [24]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~66 .lut_mask = 16'h5A5A;
defparam \u0|cpu|cpu|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[23]~42 (
// Equation(s):
// \u0|cpu|cpu|R_src1[23]~42_combout  = (!\u0|cpu|cpu|R_src1~31_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|R_src1~31_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[23]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[23]~42 .lut_mask = 16'h1300;
defparam \u0|cpu|cpu|R_src1[23]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N23
dffeas \u0|cpu|cpu|E_src1[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[23]~42_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[22]~12 (
// Equation(s):
// \u0|cpu|cpu|E_src2[22]~12_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [21])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22])))

	.dataa(\u0|cpu|cpu|D_iw [21]),
	.datab(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[22]~12 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|E_src2[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N23
dffeas \u0|cpu|cpu|E_src2[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[22]~12_combout ),
	.asdata(\u0|cpu|cpu|D_iw [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~68 (
// Equation(s):
// \u0|cpu|cpu|Add1~68_combout  = \u0|cpu|cpu|E_src2 [22] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_src2 [22]),
	.datac(\u0|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~68 .lut_mask = 16'h3C3C;
defparam \u0|cpu|cpu|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[22]~43 (
// Equation(s):
// \u0|cpu|cpu|R_src1[22]~43_combout  = (!\u0|cpu|cpu|R_src1~31_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|R_src1~31_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[22]~43 .lut_mask = 16'h1300;
defparam \u0|cpu|cpu|R_src1[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N25
dffeas \u0|cpu|cpu|E_src1[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[22]~43_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[21]~13 (
// Equation(s):
// \u0|cpu|cpu|E_src2[21]~13_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|D_iw [21]))) # (!\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datab(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[21]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[21]~13 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_src2[21]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \u0|cpu|cpu|E_src2[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[21]~13_combout ),
	.asdata(\u0|cpu|cpu|D_iw [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~69 (
// Equation(s):
// \u0|cpu|cpu|Add1~69_combout  = \u0|cpu|cpu|E_src2 [21] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_src2 [21]),
	.datac(\u0|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~69 .lut_mask = 16'h3C3C;
defparam \u0|cpu|cpu|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[21]~44 (
// Equation(s):
// \u0|cpu|cpu|R_src1[21]~44_combout  = (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] & (!\u0|cpu|cpu|R_src1~31_combout  & ((!\u0|cpu|cpu|E_valid_from_R~q ) # (!\u0|cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datab(\u0|cpu|cpu|R_src1~31_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[21]~44 .lut_mask = 16'h0222;
defparam \u0|cpu|cpu|R_src1[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \u0|cpu|cpu|E_src1[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[21]~44_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~70 (
// Equation(s):
// \u0|cpu|cpu|Add1~70_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [20])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_alu_sub~q ),
	.datac(\u0|cpu|cpu|E_src2 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~70 .lut_mask = 16'h3C3C;
defparam \u0|cpu|cpu|Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[19]~46 (
// Equation(s):
// \u0|cpu|cpu|R_src1[19]~46_combout  = (!\u0|cpu|cpu|R_src1~31_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|R_src1~31_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[19]~46 .lut_mask = 16'h1300;
defparam \u0|cpu|cpu|R_src1[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \u0|cpu|cpu|E_src1[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[19]~46_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[19]~14 (
// Equation(s):
// \u0|cpu|cpu|E_src2[19]~14_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|D_iw [21]))) # (!\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datab(\u0|cpu|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[19]~14 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_src2[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[9]~30 (
// Equation(s):
// \u0|cpu|cpu|F_iw[9]~30_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[9]~30 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [33] = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_byteenable [1]))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_byteenable [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[33] .lut_mask = 16'hFFA0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout  = (\u0|cpu|cpu|d_writedata [9] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(\u0|cpu|cpu|d_writedata [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout  = (\u0|cpu|cpu|d_writedata [10] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(\u0|cpu|cpu|d_writedata [10]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [11])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u0|cpu|cpu|d_writedata [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[12]~7 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[12]~7_combout  = (\u0|cpu|cpu|D_iw [4] & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])) # (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|D_ctrl_mem8~0_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))) # (!\u0|cpu|cpu|D_ctrl_mem8~0_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datab(\u0|cpu|cpu|D_iw [4]),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[12]~7 .lut_mask = 16'hB8AA;
defparam \u0|cpu|cpu|E_st_data[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N29
dffeas \u0|cpu|cpu|d_writedata[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[12]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [12]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [15])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a104 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout ,
\u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],
\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_address_width = 10;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_byte_size = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_data_width = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_last_address = 1023;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_b_address_width = 10;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .port_b_data_width = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y21_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D008000000000000000040003;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = 2048'h000000000000000100000009006000010020000B000000010022001000200060000400A00061006C000000000000000100B6002D00C00000003B00700000000E00D800B7000100DB0080006D008B0070003B00000000000E00DC00000000000000DB00000000000D00B8000000000000000000000000007600C0000100B6000000000000000D00B000000000000000DB008000070060000000000000000F00700000000100EE0000000300D800000000000000D800000000000000C8000100EE0000000100DB00800000000000000000000300B700FE000100B10060001800C900480008006100100090002F00FF008E00F8000200000010003700F800070000;
// synopsys translate_on

// Location: M9K_X5_Y29_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a73 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~38 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~38_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a73~portadataout ))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a73~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~38 .lut_mask = 16'hFA44;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~39 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~39_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~38_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a105 )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~38_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~38_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a105 ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~38_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~39 .lut_mask = 16'hDDA0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[9]~31 (
// Equation(s):
// \u0|cpu|cpu|F_iw[9]~31_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[9]~30_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~39_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|cpu|cpu|F_iw[9]~30_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~39_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[9]~31 .lut_mask = 16'hEA00;
defparam \u0|cpu|cpu|F_iw[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N17
dffeas \u0|cpu|cpu|D_iw[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N11
dffeas \u0|cpu|cpu|E_src2[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[19]~14_combout ),
	.asdata(\u0|cpu|cpu|D_iw [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~71 (
// Equation(s):
// \u0|cpu|cpu|Add1~71_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [19])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_src2 [19]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~71 .lut_mask = 16'h33CC;
defparam \u0|cpu|cpu|Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[18]~0 (
// Equation(s):
// \u0|cpu|cpu|E_src1[18]~0_combout  = (\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]))) # (!\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|D_iw [22]))

	.dataa(\u0|cpu|cpu|D_iw [22]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[18]~0 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_src1[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[13]~26 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[13]~26_combout  = (\u0|cpu|cpu|F_pc [13] & (!\u0|cpu|cpu|F_pc_plus_one[12]~25 )) # (!\u0|cpu|cpu|F_pc [13] & ((\u0|cpu|cpu|F_pc_plus_one[12]~25 ) # (GND)))
// \u0|cpu|cpu|F_pc_plus_one[13]~27  = CARRY((!\u0|cpu|cpu|F_pc_plus_one[12]~25 ) # (!\u0|cpu|cpu|F_pc [13]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[12]~25 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[13]~26 .lut_mask = 16'h3C3F;
defparam \u0|cpu|cpu|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[14]~28 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[14]~28_combout  = (\u0|cpu|cpu|F_pc [14] & (\u0|cpu|cpu|F_pc_plus_one[13]~27  $ (GND))) # (!\u0|cpu|cpu|F_pc [14] & (!\u0|cpu|cpu|F_pc_plus_one[13]~27  & VCC))
// \u0|cpu|cpu|F_pc_plus_one[14]~29  = CARRY((\u0|cpu|cpu|F_pc [14] & !\u0|cpu|cpu|F_pc_plus_one[13]~27 ))

	.dataa(\u0|cpu|cpu|F_pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[13]~27 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[14]~28 .lut_mask = 16'hA50A;
defparam \u0|cpu|cpu|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[15]~30 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[15]~30_combout  = (\u0|cpu|cpu|F_pc [15] & ((\u0|cpu|cpu|F_pc_plus_one[14]~29 ) # (GND))) # (!\u0|cpu|cpu|F_pc [15] & (!\u0|cpu|cpu|F_pc_plus_one[14]~29 ))
// \u0|cpu|cpu|F_pc_plus_one[15]~31  = CARRY((\u0|cpu|cpu|F_pc [15]) # (!\u0|cpu|cpu|F_pc_plus_one[14]~29 ))

	.dataa(\u0|cpu|cpu|F_pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[14]~29 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[15]~31 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[15]~30 .lut_mask = 16'hA5AF;
defparam \u0|cpu|cpu|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[15]~22 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[15]~22_combout  = (!\u0|cpu|cpu|R_ctrl_break~q  & (\u0|cpu|cpu|F_pc_plus_one[15]~30_combout  & ((\u0|cpu|cpu|R_ctrl_exception~q ) # (!\u0|cpu|cpu|F_pc_sel_nxt~0_combout ))))

	.dataa(\u0|cpu|cpu|R_ctrl_break~q ),
	.datab(\u0|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\u0|cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.datad(\u0|cpu|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[15]~22 .lut_mask = 16'h5010;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~18 (
// Equation(s):
// \u0|cpu|cpu|Add1~18_combout  = \u0|cpu|cpu|E_src2 [17] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(\u0|cpu|cpu|E_src2 [17]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~18 .lut_mask = 16'h5A5A;
defparam \u0|cpu|cpu|Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[17]~1 (
// Equation(s):
// \u0|cpu|cpu|E_src1[17]~1_combout  = (\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17])) # (!\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|D_iw [21])))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datab(\u0|cpu|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[17]~1 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|E_src1[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N5
dffeas \u0|cpu|cpu|E_src1[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[17]~1_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[16]~2 (
// Equation(s):
// \u0|cpu|cpu|E_src2[16]~2_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|D_iw [21]))) # (!\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datab(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[16]~2 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_src2[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \u0|cpu|cpu|E_src2[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[16]~2_combout ),
	.asdata(\u0|cpu|cpu|D_iw [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~19 (
// Equation(s):
// \u0|cpu|cpu|Add1~19_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [16])

	.dataa(\u0|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_src2 [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~19 .lut_mask = 16'h5A5A;
defparam \u0|cpu|cpu|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[15]~3 (
// Equation(s):
// \u0|cpu|cpu|E_src1[15]~3_combout  = (\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # (!\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|D_iw [19]))

	.dataa(\u0|cpu|cpu|D_iw [19]),
	.datab(\u0|cpu|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[15]~3 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_src1[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N7
dffeas \u0|cpu|cpu|E_src1[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[15]~3_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[15]~7 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[15]~7_combout  = (!\u0|cpu|cpu|E_src2[6]~15_combout  & ((\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [21])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [15])))))

	.dataa(\u0|cpu|cpu|D_iw [21]),
	.datab(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[15]~7 .lut_mask = 16'h2230;
defparam \u0|cpu|cpu|R_src2_lo[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \u0|cpu|cpu|E_src2[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[15]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~20 (
// Equation(s):
// \u0|cpu|cpu|Add1~20_combout  = \u0|cpu|cpu|E_src2 [15] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_src2 [15]),
	.datac(\u0|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~20 .lut_mask = 16'h3C3C;
defparam \u0|cpu|cpu|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[14]~4 (
// Equation(s):
// \u0|cpu|cpu|E_src1[14]~4_combout  = (\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]))) # (!\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|D_iw [18]))

	.dataa(\u0|cpu|cpu|D_iw [18]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[14]~4 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_src1[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N17
dffeas \u0|cpu|cpu|E_src1[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[14]~4_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[12]~6 (
// Equation(s):
// \u0|cpu|cpu|E_src1[12]~6_combout  = (\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12])) # (!\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|D_iw [16])))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datab(\u0|cpu|cpu|D_iw [16]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[12]~6 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|E_src1[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[11]~11 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[11]~11_combout  = (!\u0|cpu|cpu|E_src2[6]~15_combout  & ((\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|D_iw [17]))) # (!\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [11]))))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datac(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.datad(\u0|cpu|cpu|D_iw [17]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[11]~11 .lut_mask = 16'h0E02;
defparam \u0|cpu|cpu|R_src2_lo[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N23
dffeas \u0|cpu|cpu|E_src2[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~24 (
// Equation(s):
// \u0|cpu|cpu|Add1~24_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [11])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_src2 [11]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~24 .lut_mask = 16'h33CC;
defparam \u0|cpu|cpu|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~25 (
// Equation(s):
// \u0|cpu|cpu|Add1~25_combout  = \u0|cpu|cpu|E_src2 [10] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_src2 [10]),
	.datad(\u0|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~25 .lut_mask = 16'h0FF0;
defparam \u0|cpu|cpu|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[10]~8 (
// Equation(s):
// \u0|cpu|cpu|E_src1[10]~8_combout  = (\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]))) # (!\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|D_iw [14]))

	.dataa(\u0|cpu|cpu|D_iw [14]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[10]~8 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_src1[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N13
dffeas \u0|cpu|cpu|E_src1[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[10]~8_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[9]~13 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[9]~13_combout  = (!\u0|cpu|cpu|E_src2[6]~15_combout  & ((\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [15])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [9])))))

	.dataa(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.datab(\u0|cpu|cpu|D_iw [15]),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[9]~13 .lut_mask = 16'h4450;
defparam \u0|cpu|cpu|R_src2_lo[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N27
dffeas \u0|cpu|cpu|E_src2[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[9]~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~26 (
// Equation(s):
// \u0|cpu|cpu|Add1~26_combout  = \u0|cpu|cpu|E_src2 [9] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_src2 [9]),
	.datad(\u0|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~26 .lut_mask = 16'h0FF0;
defparam \u0|cpu|cpu|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~37 (
// Equation(s):
// \u0|cpu|cpu|Add1~37_combout  = (\u0|cpu|cpu|Add1~27_combout  & ((\u0|cpu|cpu|E_src1 [8] & (\u0|cpu|cpu|Add1~36  & VCC)) # (!\u0|cpu|cpu|E_src1 [8] & (!\u0|cpu|cpu|Add1~36 )))) # (!\u0|cpu|cpu|Add1~27_combout  & ((\u0|cpu|cpu|E_src1 [8] & 
// (!\u0|cpu|cpu|Add1~36 )) # (!\u0|cpu|cpu|E_src1 [8] & ((\u0|cpu|cpu|Add1~36 ) # (GND)))))
// \u0|cpu|cpu|Add1~38  = CARRY((\u0|cpu|cpu|Add1~27_combout  & (!\u0|cpu|cpu|E_src1 [8] & !\u0|cpu|cpu|Add1~36 )) # (!\u0|cpu|cpu|Add1~27_combout  & ((!\u0|cpu|cpu|Add1~36 ) # (!\u0|cpu|cpu|E_src1 [8]))))

	.dataa(\u0|cpu|cpu|Add1~27_combout ),
	.datab(\u0|cpu|cpu|E_src1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~36 ),
	.combout(\u0|cpu|cpu|Add1~37_combout ),
	.cout(\u0|cpu|cpu|Add1~38 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~37 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~39 (
// Equation(s):
// \u0|cpu|cpu|Add1~39_combout  = ((\u0|cpu|cpu|E_src1 [9] $ (\u0|cpu|cpu|Add1~26_combout  $ (!\u0|cpu|cpu|Add1~38 )))) # (GND)
// \u0|cpu|cpu|Add1~40  = CARRY((\u0|cpu|cpu|E_src1 [9] & ((\u0|cpu|cpu|Add1~26_combout ) # (!\u0|cpu|cpu|Add1~38 ))) # (!\u0|cpu|cpu|E_src1 [9] & (\u0|cpu|cpu|Add1~26_combout  & !\u0|cpu|cpu|Add1~38 )))

	.dataa(\u0|cpu|cpu|E_src1 [9]),
	.datab(\u0|cpu|cpu|Add1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~38 ),
	.combout(\u0|cpu|cpu|Add1~39_combout ),
	.cout(\u0|cpu|cpu|Add1~40 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~39 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~41 (
// Equation(s):
// \u0|cpu|cpu|Add1~41_combout  = (\u0|cpu|cpu|Add1~25_combout  & ((\u0|cpu|cpu|E_src1 [10] & (\u0|cpu|cpu|Add1~40  & VCC)) # (!\u0|cpu|cpu|E_src1 [10] & (!\u0|cpu|cpu|Add1~40 )))) # (!\u0|cpu|cpu|Add1~25_combout  & ((\u0|cpu|cpu|E_src1 [10] & 
// (!\u0|cpu|cpu|Add1~40 )) # (!\u0|cpu|cpu|E_src1 [10] & ((\u0|cpu|cpu|Add1~40 ) # (GND)))))
// \u0|cpu|cpu|Add1~42  = CARRY((\u0|cpu|cpu|Add1~25_combout  & (!\u0|cpu|cpu|E_src1 [10] & !\u0|cpu|cpu|Add1~40 )) # (!\u0|cpu|cpu|Add1~25_combout  & ((!\u0|cpu|cpu|Add1~40 ) # (!\u0|cpu|cpu|E_src1 [10]))))

	.dataa(\u0|cpu|cpu|Add1~25_combout ),
	.datab(\u0|cpu|cpu|E_src1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~40 ),
	.combout(\u0|cpu|cpu|Add1~41_combout ),
	.cout(\u0|cpu|cpu|Add1~42 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~41 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~43 (
// Equation(s):
// \u0|cpu|cpu|Add1~43_combout  = ((\u0|cpu|cpu|Add1~24_combout  $ (\u0|cpu|cpu|E_src1 [11] $ (!\u0|cpu|cpu|Add1~42 )))) # (GND)
// \u0|cpu|cpu|Add1~44  = CARRY((\u0|cpu|cpu|Add1~24_combout  & ((\u0|cpu|cpu|E_src1 [11]) # (!\u0|cpu|cpu|Add1~42 ))) # (!\u0|cpu|cpu|Add1~24_combout  & (\u0|cpu|cpu|E_src1 [11] & !\u0|cpu|cpu|Add1~42 )))

	.dataa(\u0|cpu|cpu|Add1~24_combout ),
	.datab(\u0|cpu|cpu|E_src1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~42 ),
	.combout(\u0|cpu|cpu|Add1~43_combout ),
	.cout(\u0|cpu|cpu|Add1~44 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~43 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[8]~16 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[8]~16_combout  = (\u0|cpu|cpu|F_pc [8] & (\u0|cpu|cpu|F_pc_plus_one[7]~15  $ (GND))) # (!\u0|cpu|cpu|F_pc [8] & (!\u0|cpu|cpu|F_pc_plus_one[7]~15  & VCC))
// \u0|cpu|cpu|F_pc_plus_one[8]~17  = CARRY((\u0|cpu|cpu|F_pc [8] & !\u0|cpu|cpu|F_pc_plus_one[7]~15 ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[7]~15 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[8]~16 .lut_mask = 16'hC30C;
defparam \u0|cpu|cpu|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[9]~18 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[9]~18_combout  = (\u0|cpu|cpu|F_pc [9] & (!\u0|cpu|cpu|F_pc_plus_one[8]~17 )) # (!\u0|cpu|cpu|F_pc [9] & ((\u0|cpu|cpu|F_pc_plus_one[8]~17 ) # (GND)))
// \u0|cpu|cpu|F_pc_plus_one[9]~19  = CARRY((!\u0|cpu|cpu|F_pc_plus_one[8]~17 ) # (!\u0|cpu|cpu|F_pc [9]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[8]~17 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[9]~18 .lut_mask = 16'h3C3F;
defparam \u0|cpu|cpu|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[9]~23 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[9]~23_combout  = (!\u0|cpu|cpu|R_ctrl_exception~q  & ((\u0|cpu|cpu|F_pc_sel_nxt~0_combout ) # ((\u0|cpu|cpu|F_pc_plus_one[9]~18_combout ) # (\u0|cpu|cpu|R_ctrl_break~q ))))

	.dataa(\u0|cpu|cpu|R_ctrl_exception~q ),
	.datab(\u0|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\u0|cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.datad(\u0|cpu|cpu|R_ctrl_break~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[9]~23 .lut_mask = 16'h5554;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[9]~15 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[9]~15_combout  = (\u0|cpu|cpu|F_pc_no_crst_nxt[9]~23_combout  & ((\u0|cpu|cpu|R_ctrl_break~q ) # ((\u0|cpu|cpu|Add1~43_combout ) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ))))

	.dataa(\u0|cpu|cpu|R_ctrl_break~q ),
	.datab(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\u0|cpu|cpu|Add1~43_combout ),
	.datad(\u0|cpu|cpu|F_pc_no_crst_nxt[9]~23_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[9]~15 .lut_mask = 16'hFB00;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N1
dffeas \u0|cpu|cpu|F_pc[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[9]~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[10]~20 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[10]~20_combout  = (\u0|cpu|cpu|F_pc [10] & (\u0|cpu|cpu|F_pc_plus_one[9]~19  $ (GND))) # (!\u0|cpu|cpu|F_pc [10] & (!\u0|cpu|cpu|F_pc_plus_one[9]~19  & VCC))
// \u0|cpu|cpu|F_pc_plus_one[10]~21  = CARRY((\u0|cpu|cpu|F_pc [10] & !\u0|cpu|cpu|F_pc_plus_one[9]~19 ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[9]~19 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[10]~20 .lut_mask = 16'hC30C;
defparam \u0|cpu|cpu|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y32_N27
dffeas \u0|cpu|cpu|E_src1[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[12]~6_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~45 (
// Equation(s):
// \u0|cpu|cpu|Add1~45_combout  = (\u0|cpu|cpu|Add1~23_combout  & ((\u0|cpu|cpu|E_src1 [12] & (\u0|cpu|cpu|Add1~44  & VCC)) # (!\u0|cpu|cpu|E_src1 [12] & (!\u0|cpu|cpu|Add1~44 )))) # (!\u0|cpu|cpu|Add1~23_combout  & ((\u0|cpu|cpu|E_src1 [12] & 
// (!\u0|cpu|cpu|Add1~44 )) # (!\u0|cpu|cpu|E_src1 [12] & ((\u0|cpu|cpu|Add1~44 ) # (GND)))))
// \u0|cpu|cpu|Add1~46  = CARRY((\u0|cpu|cpu|Add1~23_combout  & (!\u0|cpu|cpu|E_src1 [12] & !\u0|cpu|cpu|Add1~44 )) # (!\u0|cpu|cpu|Add1~23_combout  & ((!\u0|cpu|cpu|Add1~44 ) # (!\u0|cpu|cpu|E_src1 [12]))))

	.dataa(\u0|cpu|cpu|Add1~23_combout ),
	.datab(\u0|cpu|cpu|E_src1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~44 ),
	.combout(\u0|cpu|cpu|Add1~45_combout ),
	.cout(\u0|cpu|cpu|Add1~46 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~45 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~47 (
// Equation(s):
// \u0|cpu|cpu|Add1~47_combout  = ((\u0|cpu|cpu|Add1~22_combout  $ (\u0|cpu|cpu|E_src1 [13] $ (!\u0|cpu|cpu|Add1~46 )))) # (GND)
// \u0|cpu|cpu|Add1~48  = CARRY((\u0|cpu|cpu|Add1~22_combout  & ((\u0|cpu|cpu|E_src1 [13]) # (!\u0|cpu|cpu|Add1~46 ))) # (!\u0|cpu|cpu|Add1~22_combout  & (\u0|cpu|cpu|E_src1 [13] & !\u0|cpu|cpu|Add1~46 )))

	.dataa(\u0|cpu|cpu|Add1~22_combout ),
	.datab(\u0|cpu|cpu|E_src1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~46 ),
	.combout(\u0|cpu|cpu|Add1~47_combout ),
	.cout(\u0|cpu|cpu|Add1~48 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~47 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~49 (
// Equation(s):
// \u0|cpu|cpu|Add1~49_combout  = (\u0|cpu|cpu|Add1~21_combout  & ((\u0|cpu|cpu|E_src1 [14] & (\u0|cpu|cpu|Add1~48  & VCC)) # (!\u0|cpu|cpu|E_src1 [14] & (!\u0|cpu|cpu|Add1~48 )))) # (!\u0|cpu|cpu|Add1~21_combout  & ((\u0|cpu|cpu|E_src1 [14] & 
// (!\u0|cpu|cpu|Add1~48 )) # (!\u0|cpu|cpu|E_src1 [14] & ((\u0|cpu|cpu|Add1~48 ) # (GND)))))
// \u0|cpu|cpu|Add1~50  = CARRY((\u0|cpu|cpu|Add1~21_combout  & (!\u0|cpu|cpu|E_src1 [14] & !\u0|cpu|cpu|Add1~48 )) # (!\u0|cpu|cpu|Add1~21_combout  & ((!\u0|cpu|cpu|Add1~48 ) # (!\u0|cpu|cpu|E_src1 [14]))))

	.dataa(\u0|cpu|cpu|Add1~21_combout ),
	.datab(\u0|cpu|cpu|E_src1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~48 ),
	.combout(\u0|cpu|cpu|Add1~49_combout ),
	.cout(\u0|cpu|cpu|Add1~50 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~49 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~51 (
// Equation(s):
// \u0|cpu|cpu|Add1~51_combout  = ((\u0|cpu|cpu|E_src1 [15] $ (\u0|cpu|cpu|Add1~20_combout  $ (!\u0|cpu|cpu|Add1~50 )))) # (GND)
// \u0|cpu|cpu|Add1~52  = CARRY((\u0|cpu|cpu|E_src1 [15] & ((\u0|cpu|cpu|Add1~20_combout ) # (!\u0|cpu|cpu|Add1~50 ))) # (!\u0|cpu|cpu|E_src1 [15] & (\u0|cpu|cpu|Add1~20_combout  & !\u0|cpu|cpu|Add1~50 )))

	.dataa(\u0|cpu|cpu|E_src1 [15]),
	.datab(\u0|cpu|cpu|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~50 ),
	.combout(\u0|cpu|cpu|Add1~51_combout ),
	.cout(\u0|cpu|cpu|Add1~52 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~51 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~53 (
// Equation(s):
// \u0|cpu|cpu|Add1~53_combout  = (\u0|cpu|cpu|E_src1 [16] & ((\u0|cpu|cpu|Add1~19_combout  & (\u0|cpu|cpu|Add1~52  & VCC)) # (!\u0|cpu|cpu|Add1~19_combout  & (!\u0|cpu|cpu|Add1~52 )))) # (!\u0|cpu|cpu|E_src1 [16] & ((\u0|cpu|cpu|Add1~19_combout  & 
// (!\u0|cpu|cpu|Add1~52 )) # (!\u0|cpu|cpu|Add1~19_combout  & ((\u0|cpu|cpu|Add1~52 ) # (GND)))))
// \u0|cpu|cpu|Add1~54  = CARRY((\u0|cpu|cpu|E_src1 [16] & (!\u0|cpu|cpu|Add1~19_combout  & !\u0|cpu|cpu|Add1~52 )) # (!\u0|cpu|cpu|E_src1 [16] & ((!\u0|cpu|cpu|Add1~52 ) # (!\u0|cpu|cpu|Add1~19_combout ))))

	.dataa(\u0|cpu|cpu|E_src1 [16]),
	.datab(\u0|cpu|cpu|Add1~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~52 ),
	.combout(\u0|cpu|cpu|Add1~53_combout ),
	.cout(\u0|cpu|cpu|Add1~54 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~53 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~55 (
// Equation(s):
// \u0|cpu|cpu|Add1~55_combout  = ((\u0|cpu|cpu|Add1~18_combout  $ (\u0|cpu|cpu|E_src1 [17] $ (!\u0|cpu|cpu|Add1~54 )))) # (GND)
// \u0|cpu|cpu|Add1~56  = CARRY((\u0|cpu|cpu|Add1~18_combout  & ((\u0|cpu|cpu|E_src1 [17]) # (!\u0|cpu|cpu|Add1~54 ))) # (!\u0|cpu|cpu|Add1~18_combout  & (\u0|cpu|cpu|E_src1 [17] & !\u0|cpu|cpu|Add1~54 )))

	.dataa(\u0|cpu|cpu|Add1~18_combout ),
	.datab(\u0|cpu|cpu|E_src1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~54 ),
	.combout(\u0|cpu|cpu|Add1~55_combout ),
	.cout(\u0|cpu|cpu|Add1~56 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~55 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[15]~9 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[15]~9_combout  = (!\u0|cpu|cpu|R_ctrl_exception~q  & (!\u0|cpu|cpu|F_pc_no_crst_nxt[15]~22_combout  & ((!\u0|cpu|cpu|Add1~55_combout ) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ))))

	.dataa(\u0|cpu|cpu|R_ctrl_exception~q ),
	.datab(\u0|cpu|cpu|F_pc_no_crst_nxt[15]~22_combout ),
	.datac(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u0|cpu|cpu|Add1~55_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[15]~9 .lut_mask = 16'h0111;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N15
dffeas \u0|cpu|cpu|F_pc[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[15]~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[16]~32 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[16]~32_combout  = \u0|cpu|cpu|F_pc [16] $ (!\u0|cpu|cpu|F_pc_plus_one[15]~31 )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [16]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|cpu|cpu|F_pc_plus_one[15]~31 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[16]~32 .lut_mask = 16'hC3C3;
defparam \u0|cpu|cpu|F_pc_plus_one[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y32_N11
dffeas \u0|cpu|cpu|E_src1[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[18]~0_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[16]~32_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[18]~0 (
// Equation(s):
// \u0|cpu|cpu|E_src2[18]~0_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [21])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(\u0|cpu|cpu|D_iw [21]),
	.datab(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[18]~0 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|E_src2[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N9
dffeas \u0|cpu|cpu|E_src2[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[18]~0_combout ),
	.asdata(\u0|cpu|cpu|D_iw [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~17 (
// Equation(s):
// \u0|cpu|cpu|Add1~17_combout  = \u0|cpu|cpu|E_src2 [18] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(\u0|cpu|cpu|E_src2 [18]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~17 .lut_mask = 16'h5A5A;
defparam \u0|cpu|cpu|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~57 (
// Equation(s):
// \u0|cpu|cpu|Add1~57_combout  = (\u0|cpu|cpu|E_src1 [18] & ((\u0|cpu|cpu|Add1~17_combout  & (\u0|cpu|cpu|Add1~56  & VCC)) # (!\u0|cpu|cpu|Add1~17_combout  & (!\u0|cpu|cpu|Add1~56 )))) # (!\u0|cpu|cpu|E_src1 [18] & ((\u0|cpu|cpu|Add1~17_combout  & 
// (!\u0|cpu|cpu|Add1~56 )) # (!\u0|cpu|cpu|Add1~17_combout  & ((\u0|cpu|cpu|Add1~56 ) # (GND)))))
// \u0|cpu|cpu|Add1~58  = CARRY((\u0|cpu|cpu|E_src1 [18] & (!\u0|cpu|cpu|Add1~17_combout  & !\u0|cpu|cpu|Add1~56 )) # (!\u0|cpu|cpu|E_src1 [18] & ((!\u0|cpu|cpu|Add1~56 ) # (!\u0|cpu|cpu|Add1~17_combout ))))

	.dataa(\u0|cpu|cpu|E_src1 [18]),
	.datab(\u0|cpu|cpu|Add1~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~56 ),
	.combout(\u0|cpu|cpu|Add1~57_combout ),
	.cout(\u0|cpu|cpu|Add1~58 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~57 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~72 (
// Equation(s):
// \u0|cpu|cpu|Add1~72_combout  = ((\u0|cpu|cpu|E_src1 [19] $ (\u0|cpu|cpu|Add1~71_combout  $ (!\u0|cpu|cpu|Add1~58 )))) # (GND)
// \u0|cpu|cpu|Add1~73  = CARRY((\u0|cpu|cpu|E_src1 [19] & ((\u0|cpu|cpu|Add1~71_combout ) # (!\u0|cpu|cpu|Add1~58 ))) # (!\u0|cpu|cpu|E_src1 [19] & (\u0|cpu|cpu|Add1~71_combout  & !\u0|cpu|cpu|Add1~58 )))

	.dataa(\u0|cpu|cpu|E_src1 [19]),
	.datab(\u0|cpu|cpu|Add1~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~58 ),
	.combout(\u0|cpu|cpu|Add1~72_combout ),
	.cout(\u0|cpu|cpu|Add1~73 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~72 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~74 (
// Equation(s):
// \u0|cpu|cpu|Add1~74_combout  = (\u0|cpu|cpu|E_src1 [20] & ((\u0|cpu|cpu|Add1~70_combout  & (\u0|cpu|cpu|Add1~73  & VCC)) # (!\u0|cpu|cpu|Add1~70_combout  & (!\u0|cpu|cpu|Add1~73 )))) # (!\u0|cpu|cpu|E_src1 [20] & ((\u0|cpu|cpu|Add1~70_combout  & 
// (!\u0|cpu|cpu|Add1~73 )) # (!\u0|cpu|cpu|Add1~70_combout  & ((\u0|cpu|cpu|Add1~73 ) # (GND)))))
// \u0|cpu|cpu|Add1~75  = CARRY((\u0|cpu|cpu|E_src1 [20] & (!\u0|cpu|cpu|Add1~70_combout  & !\u0|cpu|cpu|Add1~73 )) # (!\u0|cpu|cpu|E_src1 [20] & ((!\u0|cpu|cpu|Add1~73 ) # (!\u0|cpu|cpu|Add1~70_combout ))))

	.dataa(\u0|cpu|cpu|E_src1 [20]),
	.datab(\u0|cpu|cpu|Add1~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~73 ),
	.combout(\u0|cpu|cpu|Add1~74_combout ),
	.cout(\u0|cpu|cpu|Add1~75 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~74 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~76 (
// Equation(s):
// \u0|cpu|cpu|Add1~76_combout  = ((\u0|cpu|cpu|Add1~69_combout  $ (\u0|cpu|cpu|E_src1 [21] $ (!\u0|cpu|cpu|Add1~75 )))) # (GND)
// \u0|cpu|cpu|Add1~77  = CARRY((\u0|cpu|cpu|Add1~69_combout  & ((\u0|cpu|cpu|E_src1 [21]) # (!\u0|cpu|cpu|Add1~75 ))) # (!\u0|cpu|cpu|Add1~69_combout  & (\u0|cpu|cpu|E_src1 [21] & !\u0|cpu|cpu|Add1~75 )))

	.dataa(\u0|cpu|cpu|Add1~69_combout ),
	.datab(\u0|cpu|cpu|E_src1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~75 ),
	.combout(\u0|cpu|cpu|Add1~76_combout ),
	.cout(\u0|cpu|cpu|Add1~77 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~76 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~78 (
// Equation(s):
// \u0|cpu|cpu|Add1~78_combout  = (\u0|cpu|cpu|Add1~68_combout  & ((\u0|cpu|cpu|E_src1 [22] & (\u0|cpu|cpu|Add1~77  & VCC)) # (!\u0|cpu|cpu|E_src1 [22] & (!\u0|cpu|cpu|Add1~77 )))) # (!\u0|cpu|cpu|Add1~68_combout  & ((\u0|cpu|cpu|E_src1 [22] & 
// (!\u0|cpu|cpu|Add1~77 )) # (!\u0|cpu|cpu|E_src1 [22] & ((\u0|cpu|cpu|Add1~77 ) # (GND)))))
// \u0|cpu|cpu|Add1~79  = CARRY((\u0|cpu|cpu|Add1~68_combout  & (!\u0|cpu|cpu|E_src1 [22] & !\u0|cpu|cpu|Add1~77 )) # (!\u0|cpu|cpu|Add1~68_combout  & ((!\u0|cpu|cpu|Add1~77 ) # (!\u0|cpu|cpu|E_src1 [22]))))

	.dataa(\u0|cpu|cpu|Add1~68_combout ),
	.datab(\u0|cpu|cpu|E_src1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~77 ),
	.combout(\u0|cpu|cpu|Add1~78_combout ),
	.cout(\u0|cpu|cpu|Add1~79 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~78 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~80 (
// Equation(s):
// \u0|cpu|cpu|Add1~80_combout  = ((\u0|cpu|cpu|Add1~67_combout  $ (\u0|cpu|cpu|E_src1 [23] $ (!\u0|cpu|cpu|Add1~79 )))) # (GND)
// \u0|cpu|cpu|Add1~81  = CARRY((\u0|cpu|cpu|Add1~67_combout  & ((\u0|cpu|cpu|E_src1 [23]) # (!\u0|cpu|cpu|Add1~79 ))) # (!\u0|cpu|cpu|Add1~67_combout  & (\u0|cpu|cpu|E_src1 [23] & !\u0|cpu|cpu|Add1~79 )))

	.dataa(\u0|cpu|cpu|Add1~67_combout ),
	.datab(\u0|cpu|cpu|E_src1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~79 ),
	.combout(\u0|cpu|cpu|Add1~80_combout ),
	.cout(\u0|cpu|cpu|Add1~81 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~80 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~82 (
// Equation(s):
// \u0|cpu|cpu|Add1~82_combout  = (\u0|cpu|cpu|E_src1 [24] & ((\u0|cpu|cpu|Add1~66_combout  & (\u0|cpu|cpu|Add1~81  & VCC)) # (!\u0|cpu|cpu|Add1~66_combout  & (!\u0|cpu|cpu|Add1~81 )))) # (!\u0|cpu|cpu|E_src1 [24] & ((\u0|cpu|cpu|Add1~66_combout  & 
// (!\u0|cpu|cpu|Add1~81 )) # (!\u0|cpu|cpu|Add1~66_combout  & ((\u0|cpu|cpu|Add1~81 ) # (GND)))))
// \u0|cpu|cpu|Add1~83  = CARRY((\u0|cpu|cpu|E_src1 [24] & (!\u0|cpu|cpu|Add1~66_combout  & !\u0|cpu|cpu|Add1~81 )) # (!\u0|cpu|cpu|E_src1 [24] & ((!\u0|cpu|cpu|Add1~81 ) # (!\u0|cpu|cpu|Add1~66_combout ))))

	.dataa(\u0|cpu|cpu|E_src1 [24]),
	.datab(\u0|cpu|cpu|Add1~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~81 ),
	.combout(\u0|cpu|cpu|Add1~82_combout ),
	.cout(\u0|cpu|cpu|Add1~83 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~82 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~84 (
// Equation(s):
// \u0|cpu|cpu|Add1~84_combout  = ((\u0|cpu|cpu|Add1~65_combout  $ (\u0|cpu|cpu|E_src1 [25] $ (!\u0|cpu|cpu|Add1~83 )))) # (GND)
// \u0|cpu|cpu|Add1~85  = CARRY((\u0|cpu|cpu|Add1~65_combout  & ((\u0|cpu|cpu|E_src1 [25]) # (!\u0|cpu|cpu|Add1~83 ))) # (!\u0|cpu|cpu|Add1~65_combout  & (\u0|cpu|cpu|E_src1 [25] & !\u0|cpu|cpu|Add1~83 )))

	.dataa(\u0|cpu|cpu|Add1~65_combout ),
	.datab(\u0|cpu|cpu|E_src1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~83 ),
	.combout(\u0|cpu|cpu|Add1~84_combout ),
	.cout(\u0|cpu|cpu|Add1~85 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~84 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~86 (
// Equation(s):
// \u0|cpu|cpu|Add1~86_combout  = (\u0|cpu|cpu|E_src1 [26] & ((\u0|cpu|cpu|Add1~64_combout  & (\u0|cpu|cpu|Add1~85  & VCC)) # (!\u0|cpu|cpu|Add1~64_combout  & (!\u0|cpu|cpu|Add1~85 )))) # (!\u0|cpu|cpu|E_src1 [26] & ((\u0|cpu|cpu|Add1~64_combout  & 
// (!\u0|cpu|cpu|Add1~85 )) # (!\u0|cpu|cpu|Add1~64_combout  & ((\u0|cpu|cpu|Add1~85 ) # (GND)))))
// \u0|cpu|cpu|Add1~87  = CARRY((\u0|cpu|cpu|E_src1 [26] & (!\u0|cpu|cpu|Add1~64_combout  & !\u0|cpu|cpu|Add1~85 )) # (!\u0|cpu|cpu|E_src1 [26] & ((!\u0|cpu|cpu|Add1~85 ) # (!\u0|cpu|cpu|Add1~64_combout ))))

	.dataa(\u0|cpu|cpu|E_src1 [26]),
	.datab(\u0|cpu|cpu|Add1~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~85 ),
	.combout(\u0|cpu|cpu|Add1~86_combout ),
	.cout(\u0|cpu|cpu|Add1~87 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~86 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~88 (
// Equation(s):
// \u0|cpu|cpu|Add1~88_combout  = ((\u0|cpu|cpu|Add1~63_combout  $ (\u0|cpu|cpu|E_src1 [27] $ (!\u0|cpu|cpu|Add1~87 )))) # (GND)
// \u0|cpu|cpu|Add1~89  = CARRY((\u0|cpu|cpu|Add1~63_combout  & ((\u0|cpu|cpu|E_src1 [27]) # (!\u0|cpu|cpu|Add1~87 ))) # (!\u0|cpu|cpu|Add1~63_combout  & (\u0|cpu|cpu|E_src1 [27] & !\u0|cpu|cpu|Add1~87 )))

	.dataa(\u0|cpu|cpu|Add1~63_combout ),
	.datab(\u0|cpu|cpu|E_src1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~87 ),
	.combout(\u0|cpu|cpu|Add1~88_combout ),
	.cout(\u0|cpu|cpu|Add1~89 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~88 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~90 (
// Equation(s):
// \u0|cpu|cpu|Add1~90_combout  = (\u0|cpu|cpu|Add1~62_combout  & ((\u0|cpu|cpu|E_src1 [28] & (\u0|cpu|cpu|Add1~89  & VCC)) # (!\u0|cpu|cpu|E_src1 [28] & (!\u0|cpu|cpu|Add1~89 )))) # (!\u0|cpu|cpu|Add1~62_combout  & ((\u0|cpu|cpu|E_src1 [28] & 
// (!\u0|cpu|cpu|Add1~89 )) # (!\u0|cpu|cpu|E_src1 [28] & ((\u0|cpu|cpu|Add1~89 ) # (GND)))))
// \u0|cpu|cpu|Add1~91  = CARRY((\u0|cpu|cpu|Add1~62_combout  & (!\u0|cpu|cpu|E_src1 [28] & !\u0|cpu|cpu|Add1~89 )) # (!\u0|cpu|cpu|Add1~62_combout  & ((!\u0|cpu|cpu|Add1~89 ) # (!\u0|cpu|cpu|E_src1 [28]))))

	.dataa(\u0|cpu|cpu|Add1~62_combout ),
	.datab(\u0|cpu|cpu|E_src1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~89 ),
	.combout(\u0|cpu|cpu|Add1~90_combout ),
	.cout(\u0|cpu|cpu|Add1~91 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~90 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~92 (
// Equation(s):
// \u0|cpu|cpu|Add1~92_combout  = ((\u0|cpu|cpu|E_src1 [29] $ (\u0|cpu|cpu|Add1~61_combout  $ (!\u0|cpu|cpu|Add1~91 )))) # (GND)
// \u0|cpu|cpu|Add1~93  = CARRY((\u0|cpu|cpu|E_src1 [29] & ((\u0|cpu|cpu|Add1~61_combout ) # (!\u0|cpu|cpu|Add1~91 ))) # (!\u0|cpu|cpu|E_src1 [29] & (\u0|cpu|cpu|Add1~61_combout  & !\u0|cpu|cpu|Add1~91 )))

	.dataa(\u0|cpu|cpu|E_src1 [29]),
	.datab(\u0|cpu|cpu|Add1~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~91 ),
	.combout(\u0|cpu|cpu|Add1~92_combout ),
	.cout(\u0|cpu|cpu|Add1~93 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~92 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~94 (
// Equation(s):
// \u0|cpu|cpu|Add1~94_combout  = (\u0|cpu|cpu|E_src1 [30] & ((\u0|cpu|cpu|Add1~60_combout  & (\u0|cpu|cpu|Add1~93  & VCC)) # (!\u0|cpu|cpu|Add1~60_combout  & (!\u0|cpu|cpu|Add1~93 )))) # (!\u0|cpu|cpu|E_src1 [30] & ((\u0|cpu|cpu|Add1~60_combout  & 
// (!\u0|cpu|cpu|Add1~93 )) # (!\u0|cpu|cpu|Add1~60_combout  & ((\u0|cpu|cpu|Add1~93 ) # (GND)))))
// \u0|cpu|cpu|Add1~95  = CARRY((\u0|cpu|cpu|E_src1 [30] & (!\u0|cpu|cpu|Add1~60_combout  & !\u0|cpu|cpu|Add1~93 )) # (!\u0|cpu|cpu|E_src1 [30] & ((!\u0|cpu|cpu|Add1~93 ) # (!\u0|cpu|cpu|Add1~60_combout ))))

	.dataa(\u0|cpu|cpu|E_src1 [30]),
	.datab(\u0|cpu|cpu|Add1~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~93 ),
	.combout(\u0|cpu|cpu|Add1~94_combout ),
	.cout(\u0|cpu|cpu|Add1~95 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~94 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~96 (
// Equation(s):
// \u0|cpu|cpu|Add1~96_combout  = ((\u0|cpu|cpu|E_arith_src1 [31] $ (\u0|cpu|cpu|Add1~59_combout  $ (!\u0|cpu|cpu|Add1~95 )))) # (GND)
// \u0|cpu|cpu|Add1~97  = CARRY((\u0|cpu|cpu|E_arith_src1 [31] & ((\u0|cpu|cpu|Add1~59_combout ) # (!\u0|cpu|cpu|Add1~95 ))) # (!\u0|cpu|cpu|E_arith_src1 [31] & (\u0|cpu|cpu|Add1~59_combout  & !\u0|cpu|cpu|Add1~95 )))

	.dataa(\u0|cpu|cpu|E_arith_src1 [31]),
	.datab(\u0|cpu|cpu|Add1~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~95 ),
	.combout(\u0|cpu|cpu|Add1~96_combout ),
	.cout(\u0|cpu|cpu|Add1~97 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~96 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[31]~30 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[31]~30_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[31]~29_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~96_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[31]~29_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~96_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[31]~30 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_shift_logical~0_combout  = (!\u0|cpu|cpu|D_iw [16] & (!\u0|cpu|cpu|D_iw [13] & \u0|cpu|cpu|D_iw [12]))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_logical~0 .lut_mask = 16'h0500;
defparam \u0|cpu|cpu|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_shift_rot~2_combout  = (!\u0|cpu|cpu|D_iw [14] & ((\u0|cpu|cpu|D_iw [15] & ((\u0|cpu|cpu|D_ctrl_shift_logical~0_combout ))) # (!\u0|cpu|cpu|D_iw [15] & (\u0|cpu|cpu|Equal62~4_combout ))))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(\u0|cpu|cpu|Equal62~4_combout ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_rot~2 .lut_mask = 16'h0E04;
defparam \u0|cpu|cpu|D_ctrl_shift_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~7 (
// Equation(s):
// \u0|cpu|cpu|Equal62~7_combout  = (!\u0|cpu|cpu|D_iw [16] & (\u0|cpu|cpu|D_iw [11] & (!\u0|cpu|cpu|D_iw [13] & \u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~7 .lut_mask = 16'h0400;
defparam \u0|cpu|cpu|Equal62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_shift_rot~1_combout  = (\u0|cpu|cpu|Equal62~7_combout  & ((\u0|cpu|cpu|D_iw [14]) # (!\u0|cpu|cpu|D_iw [15])))

	.dataa(\u0|cpu|cpu|D_iw [14]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|Equal62~7_combout ),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_rot~1 .lut_mask = 16'hA0F0;
defparam \u0|cpu|cpu|D_ctrl_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_shift_rot~0_combout  = (\u0|cpu|cpu|D_op_opx_rsv63~4_combout  & ((\u0|cpu|cpu|Equal62~5_combout ) # ((\u0|cpu|cpu|Equal62~4_combout ) # (\u0|cpu|cpu|Equal62~6_combout ))))

	.dataa(\u0|cpu|cpu|Equal62~5_combout ),
	.datab(\u0|cpu|cpu|Equal62~4_combout ),
	.datac(\u0|cpu|cpu|Equal62~6_combout ),
	.datad(\u0|cpu|cpu|D_op_opx_rsv63~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_rot~0 .lut_mask = 16'hFE00;
defparam \u0|cpu|cpu|D_ctrl_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_shift_rot~3 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_shift_rot~3_combout  = (\u0|cpu|cpu|Equal0~7_combout  & ((\u0|cpu|cpu|D_ctrl_shift_rot~2_combout ) # ((\u0|cpu|cpu|D_ctrl_shift_rot~1_combout ) # (\u0|cpu|cpu|D_ctrl_shift_rot~0_combout ))))

	.dataa(\u0|cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.datac(\u0|cpu|cpu|Equal0~7_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_rot~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_rot~3 .lut_mask = 16'hF0E0;
defparam \u0|cpu|cpu|D_ctrl_shift_rot~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N19
dffeas \u0|cpu|cpu|R_ctrl_shift_rot (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_shift_rot~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \u0|cpu|cpu|W_alu_result[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[31]~30_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[31]~32 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[31]~32_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|av_ld_byte3_data [7])) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (((!\u0|cpu|cpu|E_alu_result~0_combout  & \u0|cpu|cpu|W_alu_result [31]))))

	.dataa(\u0|cpu|cpu|av_ld_byte3_data [7]),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [31]),
	.datad(\u0|cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[31]~32 .lut_mask = 16'hAA30;
defparam \u0|cpu|cpu|W_rf_wr_data[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[30]~35 (
// Equation(s):
// \u0|cpu|cpu|R_src1[30]~35_combout  = (!\u0|cpu|cpu|R_src1~31_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|R_src1~31_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[30]~35 .lut_mask = 16'h1300;
defparam \u0|cpu|cpu|R_src1[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \u0|cpu|cpu|E_src1[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[30]~35_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[30]~19 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[30]~19_combout  = (\u0|cpu|cpu|E_src2 [30] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [30]))))) # (!\u0|cpu|cpu|E_src2 [30] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src1 [30]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src1 [30]))))

	.dataa(\u0|cpu|cpu|E_src2 [30]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|R_logic_op [0]),
	.datad(\u0|cpu|cpu|E_src1 [30]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[30]~19 .lut_mask = 16'h6C89;
defparam \u0|cpu|cpu|E_logic_result[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[30]~20 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[30]~20_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[30]~19_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~94_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[30]~19_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~94_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[30]~20 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \u0|cpu|cpu|W_alu_result[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[30]~20_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~9 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~9_combout  = (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & (\u0|rom|the_altsyncram|auto_generated|q_a [14] & ((\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]) # 
// (\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|rom|the_altsyncram|auto_generated|q_a [14]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~9 .lut_mask = 16'hC080;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003500D200C100AD001100AA00400000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = 2048'h0080000F0040002600A0000000BF00DB002000F20000002000000000004400A400510030000400A0000000000009000E00500014000900F500050002007D00410040005000420028000800140005000200C500CC00080001004000800000004400280039006900F2008300FD006A008C009B00F800FF008A000E00560050003E004200FE00F2008100F0002F00EF0028001E007800BD003500B8005000F100020050000400200041001C004000000000000000400000000000000061000500000017001E0028000F00B500900061009E00F0005000000002001200000004004000E4008000010038000A00880001002000000002000200280010000000010004;
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a94 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~60 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout ) # 
// (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout  & ((!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a94~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~60 .lut_mask = 16'hF0CA;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~61 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~61_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout  & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a126 )) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout  & (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a126 ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~61 .lut_mask = 16'hE6A2;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~10 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~10_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~61_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre 
// [30] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~61_combout  & (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] & 
// \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~61_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~10 .lut_mask = 16'hF888;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~11 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~11_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (((\u0|cpu|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_ld_byte3_data_nxt~9_combout ) # 
// ((\u0|cpu|cpu|av_ld_byte3_data_nxt~10_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte3_data_nxt~9_combout ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte3_data_nxt~10_combout ),
	.datad(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~11 .lut_mask = 16'hCCFA;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N15
dffeas \u0|cpu|cpu|av_ld_byte3_data[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte3_data_nxt~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[30]~22 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[30]~22_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte3_data [6])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|W_alu_result [30] & ((!\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|W_alu_result [30]),
	.datab(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu|cpu|av_ld_byte3_data [6]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[30]~22 .lut_mask = 16'hC0E2;
defparam \u0|cpu|cpu|W_rf_wr_data[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[29]~36 (
// Equation(s):
// \u0|cpu|cpu|R_src1[29]~36_combout  = (!\u0|cpu|cpu|R_src1~31_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|R_src1~31_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[29]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[29]~36 .lut_mask = 16'h1300;
defparam \u0|cpu|cpu|R_src1[29]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N3
dffeas \u0|cpu|cpu|E_src1[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[29]~36_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[29]~20 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[29]~20_combout  = (\u0|cpu|cpu|E_src2 [29] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [29]))))) # (!\u0|cpu|cpu|E_src2 [29] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src1 [29]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src1 [29]))))

	.dataa(\u0|cpu|cpu|E_src2 [29]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|R_logic_op [0]),
	.datad(\u0|cpu|cpu|E_src1 [29]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[29]~20 .lut_mask = 16'h6C89;
defparam \u0|cpu|cpu|E_logic_result[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[29]~21 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[29]~21_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|E_logic_result[29]~20_combout ))) # (!\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|Add1~92_combout ))

	.dataa(\u0|cpu|cpu|Add1~92_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_logic_result[29]~20_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[29]~21 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|W_alu_result[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \u0|cpu|cpu|W_alu_result[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[29]~21_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [29]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[29]~23 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[29]~23_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte3_data [5])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & ((\u0|cpu|cpu|W_alu_result [29]))))

	.dataa(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte3_data [5]),
	.datac(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu|cpu|W_alu_result [29]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[29]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[29]~23 .lut_mask = 16'hC5C0;
defparam \u0|cpu|cpu|W_rf_wr_data[29]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|d_writedata[30]~6 (
// Equation(s):
// \u0|cpu|cpu|d_writedata[30]~6_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]))

	.dataa(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|d_writedata[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[30]~6 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|d_writedata[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N1
dffeas \u0|cpu|cpu|d_writedata[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|d_writedata[30]~6_combout ),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~12 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~12_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|cpu|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~12 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N11
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[14]~18 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[14]~18_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [14]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [14]))

	.dataa(\u0|cpu|cpu|d_writedata [14]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [14]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[14]~18 .lut_mask = 16'hFA0A;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~15 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~15_combout  = (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & (\u0|rom|the_altsyncram|auto_generated|q_a [12] & ((\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ) # 
// (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ),
	.datac(\u0|rom|the_altsyncram|auto_generated|q_a [12]),
	.datad(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~15 .lut_mask = 16'hA080;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a92 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000004000100C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003500D000D1000A0041002600C00000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = 2048'h0005000F00A0002E00200000003B002800C000920020000000000001004000200010002000040020000000000000006E00100004000D00E500810003007900600040001000560008002000040001000200C100E8007D0080004000750040009000080039006900F0008300FD006A009800B300FC00FF0082001600DE0010003F00EE00FF00F0008100FF006F00FF0008001E00780025003500B8005200F100000050000600200001001C0040002200AA008800400022008800AA006500040000000700BE0008000E00B500C000C3003E00F800130000000200F600000000000000FC00840000003100A0008200A000200000000700EF00F8007C000400000000;
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~56 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout )) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout )))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a92~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~56 .lut_mask = 16'hE5E0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~57 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~57_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a124 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a124 ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~57 .lut_mask = 16'hF588;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~16 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~16_combout  = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~57_combout )))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~57_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~57_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~16 .lut_mask = 16'hECA0;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~17 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~17_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (((\u0|cpu|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_ld_byte3_data_nxt~15_combout ) # 
// ((\u0|cpu|cpu|av_ld_byte3_data_nxt~16_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte3_data_nxt~15_combout ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte3_data_nxt~16_combout ),
	.datad(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~17 .lut_mask = 16'hCCFA;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N9
dffeas \u0|cpu|cpu|av_ld_byte3_data[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte3_data_nxt~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[28]~21 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[28]~21_combout  = (\u0|cpu|cpu|E_src1 [28] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [28]))))) # (!\u0|cpu|cpu|E_src1 [28] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src2 [28]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src2 [28]))))

	.dataa(\u0|cpu|cpu|E_src1 [28]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|R_logic_op [0]),
	.datad(\u0|cpu|cpu|E_src2 [28]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[28]~21 .lut_mask = 16'h6C89;
defparam \u0|cpu|cpu|E_logic_result[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[28]~22 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[28]~22_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|E_logic_result[28]~21_combout ))) # (!\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|Add1~90_combout ))

	.dataa(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu|cpu|Add1~90_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_logic_result[28]~21_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[28]~22 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|W_alu_result[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \u0|cpu|cpu|W_alu_result[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[28]~22_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [28]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[28]~24 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[28]~24_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|av_ld_byte3_data [4])) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|W_alu_result [28] & !\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|av_ld_byte3_data [4]),
	.datac(\u0|cpu|cpu|W_alu_result [28]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[28]~24 .lut_mask = 16'h88D8;
defparam \u0|cpu|cpu|W_rf_wr_data[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[27]~38 (
// Equation(s):
// \u0|cpu|cpu|R_src1[27]~38_combout  = (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & (!\u0|cpu|cpu|R_src1~31_combout  & ((!\u0|cpu|cpu|E_valid_from_R~q ) # (!\u0|cpu|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.datab(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u0|cpu|cpu|E_valid_from_R~q ),
	.datad(\u0|cpu|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[27]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[27]~38 .lut_mask = 16'h002A;
defparam \u0|cpu|cpu|R_src1[27]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N31
dffeas \u0|cpu|cpu|E_src1[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[27]~38_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[27]~22 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[27]~22_combout  = (\u0|cpu|cpu|E_src1 [27] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [27]))))) # (!\u0|cpu|cpu|E_src1 [27] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src2 [27]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src2 [27]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src1 [27]),
	.datad(\u0|cpu|cpu|E_src2 [27]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[27]~22 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[27]~23 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[27]~23_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[27]~22_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~88_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[27]~22_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~88_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[27]~23 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \u0|cpu|cpu|W_alu_result[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[27]~23_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [27]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[27]~25 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[27]~25_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte3_data [3])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & ((\u0|cpu|cpu|W_alu_result [27]))))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte3_data [3]),
	.datad(\u0|cpu|cpu|W_alu_result [27]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[27]~25 .lut_mask = 16'hB1A0;
defparam \u0|cpu|cpu|W_rf_wr_data[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[26]~39 (
// Equation(s):
// \u0|cpu|cpu|R_src1[26]~39_combout  = (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] & (!\u0|cpu|cpu|R_src1~31_combout  & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|R_src1~31_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[26]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[26]~39 .lut_mask = 16'h004C;
defparam \u0|cpu|cpu|R_src1[26]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \u0|cpu|cpu|E_src1[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[26]~39_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[26]~23 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[26]~23_combout  = (\u0|cpu|cpu|E_src2 [26] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [26]))))) # (!\u0|cpu|cpu|E_src2 [26] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src1 [26]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src1 [26]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src2 [26]),
	.datad(\u0|cpu|cpu|E_src1 [26]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[26]~23 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[26]~24 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[26]~24_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|E_logic_result[26]~23_combout ))) # (!\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|Add1~86_combout ))

	.dataa(\u0|cpu|cpu|Add1~86_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_logic_result[26]~23_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[26]~24 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|W_alu_result[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \u0|cpu|cpu|W_alu_result[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[26]~24_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [26]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y19_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a90 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y20_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000010080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002100D0009100030042000200C00078;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = 2048'h0080000700A00068002000E2002C008000000080002000310060000D003000010000002000000020000F00FF00F1001E00100004000D00E700810003007900E000400010005600080000000400010000004100C800790020004000F5004200D400080039006B00F00082001400A600800080002200370082001200560010001D00A00088007C000000ED0008008700C0001E007F000C003500B8005900B200000050000400200041001C004000A000800008004000A20080002A0075000000000007005E0040000000B700800041002A00B3008000F000F0001300FE0000009000400000000000300000004900E100C40027008100D20024001300C100E10002;
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]) # 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout )))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout )))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18 .lut_mask = 16'hBA98;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a122 )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a122 ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a90~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~18_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19 .lut_mask = 16'hBBC0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~1 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~1_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26])))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~1 .lut_mask = 16'hEAC0;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~0_combout  = (\u0|rom|the_altsyncram|auto_generated|q_a [10] & (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & ((\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ) # 
// (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [10]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~0 .lut_mask = 16'hA080;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~2 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~2_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (((\u0|cpu|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_ld_byte3_data_nxt~1_combout ) # 
// ((\u0|cpu|cpu|av_ld_byte3_data_nxt~0_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte3_data_nxt~1_combout ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte3_data_nxt~0_combout ),
	.datad(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~2 .lut_mask = 16'hCCFA;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N13
dffeas \u0|cpu|cpu|av_ld_byte3_data[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte3_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[26]~26 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[26]~26_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte3_data [2])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|W_alu_result [26] & ((!\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|W_alu_result [26]),
	.datab(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu|cpu|av_ld_byte3_data [2]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[26]~26 .lut_mask = 16'hC0E2;
defparam \u0|cpu|cpu|W_rf_wr_data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|d_writedata[29]~5 (
// Equation(s):
// \u0|cpu|cpu|d_writedata[29]~5_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datab(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|d_writedata[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[29]~5 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|d_writedata[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N17
dffeas \u0|cpu|cpu|d_writedata[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|d_writedata[29]~5_combout ),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~13 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~13_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|cpu|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~13 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N13
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[13]~19 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[13]~19_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [13])) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|cpu|cpu|d_writedata [13])))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [13]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|cpu|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[13]~19 .lut_mask = 16'hAFA0;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~3 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~3_combout  = (\u0|rom|the_altsyncram|auto_generated|q_a [9] & (\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [9]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~3 .lut_mask = 16'h8080;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~16 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~16_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [28])) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~16 .lut_mask = 16'hB888;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout  = (\u0|cpu|cpu|d_writedata [25] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [25]),
	.datad(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~9 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~8 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [25])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [25])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [25]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~8 .lut_mask = 16'hCCF0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [26])

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~10 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~9 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [26]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [26]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [26]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~9 .lut_mask = 16'hFA50;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~28 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~28_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [27])

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~28 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|src_payload~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [27])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [27])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [27]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~29 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~29_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [28])

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~29 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~33 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~33_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [31])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~33 .lut_mask = 16'hE2C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [28]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [28]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [28]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28 .lut_mask = 16'hFC0C;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~30 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~30_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~30 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N15
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [29])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [29])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [29]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~31 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~31_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~31 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [30])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [30])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [30]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~32 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~32_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [31])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [31]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~32 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [31])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [31])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31 .lut_mask = 16'hF5A0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[35] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [35] = (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_byteenable [3]))

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u0|cpu|cpu|d_byteenable [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .lut_mask = 16'hECEC;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [3])

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 16'hFFAA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ,gnd,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~17_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout }),
	.portaaddr({\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~7 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~7_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~7 .lut_mask = 16'hE222;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N1
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [25]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~4 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~4_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25])))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25])))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~4 .lut_mask = 16'hEAC0;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~5 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~5_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (((\u0|cpu|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_ld_byte3_data_nxt~3_combout ) # 
// ((\u0|cpu|cpu|av_ld_byte3_data_nxt~4_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte3_data_nxt~3_combout ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte3_data_nxt~4_combout ),
	.datad(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~5 .lut_mask = 16'hCCFA;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N31
dffeas \u0|cpu|cpu|av_ld_byte3_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte3_data_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[25]~24 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[25]~24_combout  = (\u0|cpu|cpu|E_src1 [25] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [25]))))) # (!\u0|cpu|cpu|E_src1 [25] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src2 [25]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src2 [25]))))

	.dataa(\u0|cpu|cpu|E_src1 [25]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|R_logic_op [0]),
	.datad(\u0|cpu|cpu|E_src2 [25]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[25]~24 .lut_mask = 16'h6C89;
defparam \u0|cpu|cpu|E_logic_result[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[25]~25 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[25]~25_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[25]~24_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~84_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[25]~24_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~84_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[25]~25 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \u0|cpu|cpu|W_alu_result[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[25]~25_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [25]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[25]~27 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[25]~27_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte3_data [1])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & ((\u0|cpu|cpu|W_alu_result [25]))))

	.dataa(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte3_data [1]),
	.datac(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu|cpu|W_alu_result [25]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[25]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[25]~27 .lut_mask = 16'hC5C0;
defparam \u0|cpu|cpu|W_rf_wr_data[25]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|d_writedata[28]~4 (
// Equation(s):
// \u0|cpu|cpu|d_writedata[28]~4_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datab(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|d_writedata[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[28]~4 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|d_writedata[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N25
dffeas \u0|cpu|cpu|d_writedata[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|d_writedata[28]~4_combout ),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~14 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~14_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_writedata [28])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~14 .lut_mask = 16'h3300;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N13
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[12]~20 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[12]~20_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [12])) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|cpu|cpu|d_writedata [12])))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [12]),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [12]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[12]~20 .lut_mask = 16'hBB88;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~6 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~6_combout  = (\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~6 .lut_mask = 16'hC000;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y23_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a88 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028005100C00039006000D0005600AA;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h000000CF0000007000A20065006900500000004000A8008000A2000700250053005400900040006800AF00FF00F0000700A4000C004100E500B300100079006C00D000310043009800B200290003001000F300C80051000C00C40061004200D40052003100D1005D000A00D8000400C00001003A003500660092005500A400180000004E006100A000C0000400E60018008A0056006F003700A800C400DD00120013001E00420058006C00900064006600640050006600640046007100A400020005004F0098008F00A300C20041000400CB003200AA00A800530055004200AB00410010001200B00005006700FD00660015005300D80065005A00A900530002;
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ) # 
// (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout  & ((!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14 .lut_mask = 16'hAAE4;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout  & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a120~portadataout ) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout  & 
// ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a88~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~14_combout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a120~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15 .lut_mask = 16'hE2CC;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~7 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~7_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~7 .lut_mask = 16'hEAC0;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte3_data_nxt~8 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte3_data_nxt~8_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (((\u0|cpu|cpu|av_fill_bit~0_combout )))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_ld_byte3_data_nxt~6_combout ) # 
// ((\u0|cpu|cpu|av_ld_byte3_data_nxt~7_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte3_data_nxt~6_combout ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte3_data_nxt~7_combout ),
	.datad(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte3_data_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~8 .lut_mask = 16'hCCFA;
defparam \u0|cpu|cpu|av_ld_byte3_data_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N21
dffeas \u0|cpu|cpu|av_ld_byte3_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte3_data_nxt~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[24]~25 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[24]~25_combout  = (\u0|cpu|cpu|E_src2 [24] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|E_src1 [24] & \u0|cpu|cpu|R_logic_op [0]))))) # (!\u0|cpu|cpu|E_src2 [24] & ((\u0|cpu|cpu|E_src1 [24] & (\u0|cpu|cpu|R_logic_op [1])) # 
// (!\u0|cpu|cpu|E_src1 [24] & (!\u0|cpu|cpu|R_logic_op [1] & !\u0|cpu|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu|cpu|E_src2 [24]),
	.datab(\u0|cpu|cpu|E_src1 [24]),
	.datac(\u0|cpu|cpu|R_logic_op [1]),
	.datad(\u0|cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[24]~25 .lut_mask = 16'h68E1;
defparam \u0|cpu|cpu|E_logic_result[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[24]~26 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[24]~26_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|E_logic_result[24]~25_combout ))) # (!\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|Add1~82_combout ))

	.dataa(\u0|cpu|cpu|Add1~82_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[24]~25_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[24]~26 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|W_alu_result[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \u0|cpu|cpu|W_alu_result[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[24]~26_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [24]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[24]~28 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[24]~28_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte3_data [0])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & ((\u0|cpu|cpu|W_alu_result [24]))))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte3_data [0]),
	.datad(\u0|cpu|cpu|W_alu_result [24]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[24]~28 .lut_mask = 16'hB1A0;
defparam \u0|cpu|cpu|W_rf_wr_data[24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[23]~11 (
// Equation(s):
// \u0|cpu|cpu|E_src2[23]~11_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [21])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\u0|cpu|cpu|D_iw [21]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[23]~11 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|E_src2[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N29
dffeas \u0|cpu|cpu|E_src2[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[23]~11_combout ),
	.asdata(\u0|cpu|cpu|D_iw [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~67 (
// Equation(s):
// \u0|cpu|cpu|Add1~67_combout  = \u0|cpu|cpu|E_src2 [23] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_src2 [23]),
	.datac(\u0|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~67 .lut_mask = 16'h3C3C;
defparam \u0|cpu|cpu|Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[23]~26 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[23]~26_combout  = (\u0|cpu|cpu|E_src1 [23] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|E_src2 [23] & \u0|cpu|cpu|R_logic_op [0]))))) # (!\u0|cpu|cpu|E_src1 [23] & ((\u0|cpu|cpu|E_src2 [23] & (\u0|cpu|cpu|R_logic_op [1])) # 
// (!\u0|cpu|cpu|E_src2 [23] & (!\u0|cpu|cpu|R_logic_op [1] & !\u0|cpu|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu|cpu|E_src1 [23]),
	.datab(\u0|cpu|cpu|E_src2 [23]),
	.datac(\u0|cpu|cpu|R_logic_op [1]),
	.datad(\u0|cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[23]~26 .lut_mask = 16'h68E1;
defparam \u0|cpu|cpu|E_logic_result[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[23]~27 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[23]~27_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|E_logic_result[23]~26_combout ))) # (!\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|Add1~80_combout ))

	.dataa(\u0|cpu|cpu|Add1~80_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[23]~26_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[23]~27 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|W_alu_result[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N7
dffeas \u0|cpu|cpu|W_alu_result[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[23]~27_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [23]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[23]~29 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[23]~29_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte2_data [7])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & ((\u0|cpu|cpu|W_alu_result [23]))))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte2_data [7]),
	.datad(\u0|cpu|cpu|W_alu_result [23]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[23]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[23]~29 .lut_mask = 16'hB1A0;
defparam \u0|cpu|cpu|W_rf_wr_data[23]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|d_writedata[26]~2 (
// Equation(s):
// \u0|cpu|cpu|d_writedata[26]~2_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26])))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datab(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|d_writedata[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[26]~2 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|d_writedata[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \u0|cpu|cpu|d_writedata[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|d_writedata[26]~2_combout ),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~16 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~16_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_writedata [26])

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~16 .lut_mask = 16'h5050;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N29
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[10]~22 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[10]~22_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [10]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [10]))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datab(\u0|cpu|cpu|d_writedata [10]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [10]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[10]~22 .lut_mask = 16'hEE44;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~38 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~38_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~37_combout ) # ((\u0|rom|the_altsyncram|auto_generated|q_a [6] & (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & 
// \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~37_combout ),
	.datab(\u0|rom|the_altsyncram|auto_generated|q_a [6]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~38 .lut_mask = 16'hEAAA;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte2_data[6]~4 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte2_data[6]~4_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_fill_bit~0_combout ))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|mm_interconnect_0|rsp_mux|src_payload~38_combout ))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~38_combout ),
	.datab(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte2_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[6]~4 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|av_ld_byte2_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N17
dffeas \u0|cpu|cpu|av_ld_byte2_data[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte2_data[6]~4_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte3_data [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[22]~27 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[22]~27_combout  = (\u0|cpu|cpu|E_src1 [22] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [22]))))) # (!\u0|cpu|cpu|E_src1 [22] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src2 [22]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src2 [22]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src1 [22]),
	.datad(\u0|cpu|cpu|E_src2 [22]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[22]~27 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[22]~28 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[22]~28_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[22]~27_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~78_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[22]~27_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~78_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[22]~28 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \u0|cpu|cpu|W_alu_result[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[22]~28_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[22]~30 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[22]~30_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|av_ld_byte2_data [6])) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|W_alu_result [22] & !\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte2_data [6]),
	.datab(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu|cpu|W_alu_result [22]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[22]~30 .lut_mask = 16'h88B8;
defparam \u0|cpu|cpu|W_rf_wr_data[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[22]~2 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[22]~2_combout  = (\u0|cpu|cpu|d_byteenable[2]~0_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])) # (!\u0|cpu|cpu|d_byteenable[2]~0_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22])))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_byteenable[2]~0_combout ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[22]~2 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|E_st_data[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N19
dffeas \u0|cpu|cpu|d_writedata[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[22]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y39_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000040001004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000160023002C00850011006600880000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'h000C005000BB00080048000000C0002000C700840020001600150081008200CE002900CF009E00D3004900B6003A00D0006900DA003A00100046008E0084001100A7006800880034004A009A0076008E000600030082005100A3000A0095002B003400C0000200030045000200140032006400C40000000D002D0088006900E2005C00310003004F001200C3001000340040000000C00040000600A40000008D00A500D0001100AC00A0002700550055005500270055005500550003002A00B100D80040003400700008007900960070000C006C0000000200000000000D0056003E00F5008D004B00EA008200AA002C00800000000B00C30040000400020005;
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a85 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~44 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a85~portadataout ))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~44 .lut_mask = 16'hDC98;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~45 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~45_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a117 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a117 ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~45 .lut_mask = 16'hF588;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~39 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~39_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~45_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~45_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~39 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~40 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~40_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~39_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & 
// \u0|rom|the_altsyncram|auto_generated|q_a [5])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~39_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~40 .lut_mask = 16'hEAAA;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte2_data[5]~5 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte2_data[5]~5_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_payload~40_combout )))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~40_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte2_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[5]~5 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|av_ld_byte2_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N9
dffeas \u0|cpu|cpu|av_ld_byte2_data[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte2_data[5]~5_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte3_data [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[21]~28 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[21]~28_combout  = (\u0|cpu|cpu|E_src1 [21] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [21]))))) # (!\u0|cpu|cpu|E_src1 [21] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src2 [21]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src2 [21]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src1 [21]),
	.datad(\u0|cpu|cpu|E_src2 [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[21]~28 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[21]~29 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[21]~29_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[21]~28_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~76_combout )))

	.dataa(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu|cpu|E_logic_result[21]~28_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~76_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[21]~29 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|W_alu_result[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N25
dffeas \u0|cpu|cpu|W_alu_result[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[21]~29_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[21]~31 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[21]~31_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte2_data [5])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & ((\u0|cpu|cpu|W_alu_result [21]))))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte2_data [5]),
	.datad(\u0|cpu|cpu|W_alu_result [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[21]~31 .lut_mask = 16'hB1A0;
defparam \u0|cpu|cpu|W_rf_wr_data[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[20]~34 (
// Equation(s):
// \u0|cpu|cpu|R_src1[20]~34_combout  = (!\u0|cpu|cpu|R_src1~31_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|R_src1~31_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[20]~34 .lut_mask = 16'h1300;
defparam \u0|cpu|cpu|R_src1[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \u0|cpu|cpu|E_src1[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[20]~34_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[20]~18 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[20]~18_combout  = (\u0|cpu|cpu|E_src2 [20] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [20]))))) # (!\u0|cpu|cpu|E_src2 [20] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src1 [20]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src1 [20]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src2 [20]),
	.datad(\u0|cpu|cpu|E_src1 [20]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[20]~18 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[20]~19 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[20]~19_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[20]~18_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~74_combout )))

	.dataa(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu|cpu|E_logic_result[20]~18_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~74_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[20]~19 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|W_alu_result[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \u0|cpu|cpu|W_alu_result[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[20]~19_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~22 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~22_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~22 .lut_mask = 16'hB830;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N15
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N25
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~41 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~41_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~47_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~47_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~47_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~41 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~42 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~42_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~41_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & (\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & 
// \u0|rom|the_altsyncram|auto_generated|q_a [4])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~41_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~42 .lut_mask = 16'hEAAA;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte2_data[4]~6 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte2_data[4]~6_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_fill_bit~0_combout ))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|mm_interconnect_0|rsp_mux|src_payload~42_combout ))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~42_combout ),
	.datab(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte2_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[4]~6 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|av_ld_byte2_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N27
dffeas \u0|cpu|cpu|av_ld_byte2_data[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte2_data[4]~6_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte3_data [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[20]~21 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[20]~21_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte2_data [4])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|W_alu_result [20] & (!\u0|cpu|cpu|E_alu_result~0_combout )))

	.dataa(\u0|cpu|cpu|W_alu_result [20]),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu|cpu|av_ld_byte2_data [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[20]~21 .lut_mask = 16'hF202;
defparam \u0|cpu|cpu|W_rf_wr_data[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[21]~11 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[21]~11_combout  = (\u0|cpu|cpu|d_byteenable[2]~0_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (!\u0|cpu|cpu|d_byteenable[2]~0_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_byteenable[2]~0_combout ),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[21]~11 .lut_mask = 16'hF3C0;
defparam \u0|cpu|cpu|E_st_data[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N21
dffeas \u0|cpu|cpu|d_writedata[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[21]~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~6 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~6_combout  = (\u0|cpu|cpu|d_writedata [21] & !\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [21]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~6 .lut_mask = 16'h00F0;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N15
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N17
dffeas \u0|cpu|cpu|d_writedata[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[5]~12 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[5]~12_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [5])) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|cpu|cpu|d_writedata [5])))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [5]),
	.datac(\u0|cpu|cpu|d_writedata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[5]~12 .lut_mask = 16'hD8D8;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y30_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D00000000000000040001004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023002C00840053002400080000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h00890008001B00000008000000C0002800C7000400000002001500A0008000CC000900CF009E00D300410004000A0070006900DA003800100006008E0004000100A70068008800340048009A0076008E000600030080005100A3000000000001003400E0000000030045000200100030006000C70000000D003D0088006900E2005C00310003004F001200C3001000340040000000C10000000E00030000008D008000800011008400000026000000000001002600000000000100020000001100D80000003400780008007900860010000C006C0000000200080000000E00ED00BF00ED008D00E900EF00E8000100680080000100FF00C000C0000400000004;
// synopsys translate_on

// Location: M9K_X5_Y31_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a83 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~48 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout ) # 
// (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ((!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a83~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~48 .lut_mask = 16'hF0CA;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~49 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~49_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a115 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a115 ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~49 .lut_mask = 16'hF858;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~43 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~43_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~49_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~49_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~43 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~44 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~44_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~43_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & 
// \u0|rom|the_altsyncram|auto_generated|q_a [3])))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|rom|the_altsyncram|auto_generated|q_a [3]),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~43_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~44 .lut_mask = 16'hFF80;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte2_data[3]~7 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte2_data[3]~7_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_fill_bit~0_combout ))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|mm_interconnect_0|rsp_mux|src_payload~44_combout ))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~44_combout ),
	.datab(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte2_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[3]~7 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|av_ld_byte2_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N29
dffeas \u0|cpu|cpu|av_ld_byte2_data[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte2_data[3]~7_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte3_data [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[19]~31 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[19]~31_combout  = (\u0|cpu|cpu|E_src1 [19] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [19]))))) # (!\u0|cpu|cpu|E_src1 [19] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src2 [19]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src2 [19]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src1 [19]),
	.datad(\u0|cpu|cpu|E_src2 [19]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[19]~31 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[19]~31 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[19]~31_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[19]~31_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~72_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[19]~31_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~72_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[19]~31 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N3
dffeas \u0|cpu|cpu|W_alu_result[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[19]~31_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[19]~33 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[19]~33_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte2_data [3])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & ((\u0|cpu|cpu|W_alu_result [19]))))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte2_data [3]),
	.datad(\u0|cpu|cpu|W_alu_result [19]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[19]~33 .lut_mask = 16'hB1A0;
defparam \u0|cpu|cpu|W_rf_wr_data[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[20]~12 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[20]~12_combout  = (\u0|cpu|cpu|d_byteenable[2]~0_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (!\u0|cpu|cpu|d_byteenable[2]~0_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20])))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_byteenable[2]~0_combout ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[20]~12 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|E_st_data[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N3
dffeas \u0|cpu|cpu|d_writedata[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[20]~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [20]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B00DD00D3007B00EE00DB00F700FF;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h00D700FF00E400FF00F700FF007F00DF003800FB00FD00FD00EA007F007F006300E600A00061006C00B00000000500AF00B6002D00CF00EF00FB007300FB00FE00D800B7007300DB00B7006D008B0071007B00580076000E00DC001F00BF007E00DB003F00FF00FD00BA00F500AF00CF009F003A00FF00F600D2007700B6001D00A300CE00FD00B000ED003C00EF00DB009F00FF007700FF00F900FE00BF0070007F007F00EE003B00FF00D900FF00FF00FE00D900FF00FF00FE00E900FF00EE002700FF00DB008F00F70086007900EF00F300B300FF00FD00FB00FF00F300BB00C1001A007200B60015007F00FF00D7007F00FF00F4003B00BF00FB00FF0003;
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N18
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~50 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]) # 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout )))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  & (!\u0|ram|the_altsyncram|auto_generated|address_reg_a 
// [1])))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~50 .lut_mask = 16'hCEC2;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N4
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~51 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~51_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a114 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a82~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a82~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a114 ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~51 .lut_mask = 16'hCFA0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~51_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[18]~51_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~11 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & (\u0|rom|the_altsyncram|auto_generated|q_a [2] & 
// \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout )))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.datac(\u0|rom|the_altsyncram|auto_generated|q_a [2]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~12 .lut_mask = 16'hECCC;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte2_data[2]~0 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte2_data[2]~0_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_fill_bit~0_combout ))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout ))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte2_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[2]~0 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|av_ld_byte2_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N27
dffeas \u0|cpu|cpu|av_ld_byte2_data[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte2_data[2]~0_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte3_data [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[18]~1 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[18]~1_combout  = (\u0|cpu|cpu|E_src2 [18] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [18]))))) # (!\u0|cpu|cpu|E_src2 [18] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src1 [18]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src1 [18]))))

	.dataa(\u0|cpu|cpu|E_src2 [18]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|R_logic_op [0]),
	.datad(\u0|cpu|cpu|E_src1 [18]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[18]~1 .lut_mask = 16'h6C89;
defparam \u0|cpu|cpu|E_logic_result[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[18]~0 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[18]~0_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[18]~1_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~57_combout )))

	.dataa(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu|cpu|E_logic_result[18]~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~57_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[18]~0 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|W_alu_result[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N1
dffeas \u0|cpu|cpu|W_alu_result[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[18]~0_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[18]~12 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[18]~12_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte2_data [2])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & ((\u0|cpu|cpu|W_alu_result [18]))))

	.dataa(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte2_data [2]),
	.datac(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu|cpu|W_alu_result [18]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[18]~12 .lut_mask = 16'hC5C0;
defparam \u0|cpu|cpu|W_rf_wr_data[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|d_writedata[24]~0 (
// Equation(s):
// \u0|cpu|cpu|d_writedata[24]~0_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))

	.dataa(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|d_writedata[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[24]~0 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|d_writedata[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \u0|cpu|cpu|d_writedata[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|d_writedata[24]~0_combout ),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [24])

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [24]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~8 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~7 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [24])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [24])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [24]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~7 .lut_mask = 16'hAAF0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~26 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~26_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [13])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~26 .lut_mask = 16'hCAC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~29 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~29_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [10] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~29 .lut_mask = 16'hF0D0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~75 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~75_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [10]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [10]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [10]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~75 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~76 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~76_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [12])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~75_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~75_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [12]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~76 .lut_mask = 16'hCC0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~80 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~80_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [11])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~79_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~79_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [11]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~80 .lut_mask = 16'hCC0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~32 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~32_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [8] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~32 .lut_mask = 16'hA8AA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2] & 
// !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~0 .lut_mask = 16'h0C0C;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[8]~6 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[8]~6_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[8]~6 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~27 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~27_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1~q  & !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~27 .lut_mask = 16'hCCFC;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[8]~6_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~81 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~81_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [8])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [8])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [8]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~81 .lut_mask = 16'hAAF0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~82 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~82_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [10])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~81_combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [10]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~81_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~82_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~82 .lut_mask = 16'hCC50;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~20 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~20_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [5] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~20 .lut_mask = 16'hE0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~59 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~59_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [5]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [5]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~59 .lut_mask = 16'hFC30;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~60 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~60_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [7])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~59_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~59_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~60 .lut_mask = 16'h8D88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [6]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~22 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~22_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [6] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~22 .lut_mask = 16'hA8AA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux30~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux30~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [6]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [6]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux30~0 .lut_mask = 16'h00E2;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~8 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~8_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [7]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux30~0_combout ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux30~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~8 .lut_mask = 16'hFC0C;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~feeder_combout  = 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder .lut_mask = 16'hF0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~25 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~25_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [7] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~25 .lut_mask = 16'hE0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~67 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~67_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [7]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [7]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~67 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~68 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~68_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [9])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~67_combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [9]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~67_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~68 .lut_mask = 16'hCC50;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N15
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder .lut_mask = 16'hF0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[5]~4_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout  = (\u0|cpu|cpu|d_writedata [5] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(\u0|cpu|cpu|d_writedata [5]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~15 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~14 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [5])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [5])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~14 .lut_mask = 16'hB8B8;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~21 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~21_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~21 .lut_mask = 16'hB830;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N23
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[21]~36 (
// Equation(s):
// \u0|cpu|cpu|F_iw[21]~36_combout  = (\u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ) # (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~45_combout )) # 
// (!\u0|cpu|cpu|D_iw[12]~0_combout ))

	.dataa(\u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[21]~45_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[21]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[21]~36 .lut_mask = 16'hEFAF;
defparam \u0|cpu|cpu|F_iw[21]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N25
dffeas \u0|cpu|cpu|D_iw[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[21]~36_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[17]~1 (
// Equation(s):
// \u0|cpu|cpu|E_src2[17]~1_combout  = (\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|D_iw [21]))) # (!\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datab(\u0|cpu|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[17]~1 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_src2[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout  = (\u0|cpu|cpu|d_writedata [7] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [7]),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[32] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [32] = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_byteenable [0]))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_byteenable [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[32] .lut_mask = 16'hEECC;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y10_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout  = (\u0|cpu|cpu|d_writedata [0] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(\u0|cpu|cpu|d_writedata [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 .lut_mask = 16'h8888;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [3])

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout  = (\u0|cpu|cpu|d_writedata [4] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [4]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout  = (\u0|cpu|cpu|d_writedata [5] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [5]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout  = (\u0|cpu|cpu|d_writedata [6] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(\u0|cpu|cpu|d_writedata [6]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 .lut_mask = 16'h8888;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a96 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout ,
\u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout ,\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],
\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_address_width = 10;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_byte_size = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_data_width = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_last_address = 1023;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_b_address_width = 10;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .port_b_data_width = 9;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y6_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a71 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y7_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100C00082001000E100BC00F400CD;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = 2048'h001200B100C0003400D000BC002B006200D900100019008D002500CA006800210064002000400028001000000007009C00140005004F00ED00C9005300FB0072005000150070004A00A500250001005100090008003000020054000100830006004A003E007B00C000AA00F1000B00EF00DF007900FE0012009600F00014001D00EF00DE00C000A000EF007D00EC000A008700E1002100FC00FF00FD008300500077007E006A003B00F800D100FF00FF00FE005100FF00FF00FE004100BF00EA000300AC004A008600FD0086003D00DF007000970099009900310059008C00C9004A00680040001E008A00AF00FE001F00DE006300E4002000B6006300350000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~40 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a71~portadataout )) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a71~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~40 .lut_mask = 16'hE5E0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~41 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~41_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a103 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a103 ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~41 .lut_mask = 16'hF588;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~19 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~19_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~19 .lut_mask = 16'h8F80;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N5
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[7]~32 (
// Equation(s):
// \u0|cpu|cpu|F_iw[7]~32_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[7]~32 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[7]~33 (
// Equation(s):
// \u0|cpu|cpu|F_iw[7]~33_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[7]~32_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~41_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~41_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|cpu|cpu|F_iw[7]~32_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[7]~33 .lut_mask = 16'hF080;
defparam \u0|cpu|cpu|F_iw[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N23
dffeas \u0|cpu|cpu|D_iw[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[7]~33_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N11
dffeas \u0|cpu|cpu|E_src2[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src2[17]~1_combout ),
	.asdata(\u0|cpu|cpu|D_iw [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|R_src2_hi~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[17]~2 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[17]~2_combout  = (\u0|cpu|cpu|E_src2 [17] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [17]))))) # (!\u0|cpu|cpu|E_src2 [17] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src1 [17]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src1 [17]))))

	.dataa(\u0|cpu|cpu|E_src2 [17]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|R_logic_op [0]),
	.datad(\u0|cpu|cpu|E_src1 [17]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[17]~2 .lut_mask = 16'h6C89;
defparam \u0|cpu|cpu|E_logic_result[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[17]~1 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[17]~1_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[17]~2_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~55_combout )))

	.dataa(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu|cpu|E_logic_result[17]~2_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~55_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[17]~1 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|W_alu_result[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N3
dffeas \u0|cpu|cpu|W_alu_result[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[17]~1_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout  = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53_combout )))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[17]~53_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~13 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & (\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & 
// \u0|rom|the_altsyncram|auto_generated|q_a [1])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~14 .lut_mask = 16'hEAAA;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte2_data[1]~1 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte2_data[1]~1_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_fill_bit~0_combout ))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.datab(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte2_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[1]~1 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|av_ld_byte2_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N5
dffeas \u0|cpu|cpu|av_ld_byte2_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte2_data[1]~1_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte3_data [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[17]~13 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[17]~13_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte2_data [1])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & (\u0|cpu|cpu|W_alu_result [17])))

	.dataa(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datab(\u0|cpu|cpu|W_alu_result [17]),
	.datac(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu|cpu|av_ld_byte2_data [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[17]~13 .lut_mask = 16'hF404;
defparam \u0|cpu|cpu|W_rf_wr_data[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[11]~7 (
// Equation(s):
// \u0|cpu|cpu|E_src1[11]~7_combout  = (\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # (!\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|D_iw [15]))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[11]~7 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_src1[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \u0|cpu|cpu|E_src1[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[11]~7_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[11]~8 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[11]~8_combout  = (\u0|cpu|cpu|E_src1 [11] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [11]))))) # (!\u0|cpu|cpu|E_src1 [11] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src2 [11]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src2 [11]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src1 [11]),
	.datad(\u0|cpu|cpu|E_src2 [11]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[11]~8 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[11]~7 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[11]~7_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[11]~8_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~43_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[11]~8_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~43_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[11]~7 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N7
dffeas \u0|cpu|cpu|W_alu_result[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[11]~7_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[47] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [47] = (\u0|cpu|cpu|W_alu_result [11] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # ((\u0|cpu|cpu|F_pc [9] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])))) # (!\u0|cpu|cpu|W_alu_result [11] & 
// (\u0|cpu|cpu|F_pc [9] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]))))

	.dataa(\u0|cpu|cpu|W_alu_result [11]),
	.datab(\u0|cpu|cpu|F_pc [9]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [47]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[47] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y40_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a80 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y40_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004100D40002005000AC0099003300FF;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'h0052008000400013000700FF000200530028007A00DD00C000EA000200790001008600100021000400000000000400060082002000C100AD00180030006B004600080083002200C100850060008800300058004800700006000C00000000000000C1001F006900F4001A00F5002B00890093001800F700B0004200560082001D00A200C600F4001000ED002C006F0041009F00FB0004003500B4007000B60030001C004400C60023009D00890011001100100089001100110010008800400006000700BA00C1008600B500840049000E00F1008100FF00FD00E0003F00F0000000000000000000000000000000000011003F00FC00000030002F00FB00FC0000;
// synopsys translate_on

// Location: M9K_X73_Y36_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]) # 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout )))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  & (!\u0|ram|the_altsyncram|auto_generated|address_reg_a 
// [1])))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24 .lut_mask = 16'hCEC2;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a112~portadataout )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a112~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a80~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~24_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25 .lut_mask = 16'hAFC0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~11 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~11_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~11 .lut_mask = 16'hB830;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~15 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & (\u0|rom|the_altsyncram|auto_generated|q_a [0] & 
// \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|rom|the_altsyncram|auto_generated|q_a [0]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~16 .lut_mask = 16'hEAAA;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte2_data[0]~2 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte2_data[0]~2_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout )))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte2_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[0]~2 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|av_ld_byte2_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N23
dffeas \u0|cpu|cpu|av_ld_byte2_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte2_data[0]~2_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte3_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[16]~3 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[16]~3_combout  = (\u0|cpu|cpu|E_src1 [16] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|E_src2 [16] & \u0|cpu|cpu|R_logic_op [0]))))) # (!\u0|cpu|cpu|E_src1 [16] & ((\u0|cpu|cpu|R_logic_op [1] & (\u0|cpu|cpu|E_src2 [16])) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|E_src2 [16] & !\u0|cpu|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu|cpu|R_logic_op [1]),
	.datab(\u0|cpu|cpu|E_src1 [16]),
	.datac(\u0|cpu|cpu|E_src2 [16]),
	.datad(\u0|cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[16]~3 .lut_mask = 16'h68A9;
defparam \u0|cpu|cpu|E_logic_result[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[16]~2 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[16]~2_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|E_logic_result[16]~3_combout ))) # (!\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|Add1~53_combout ))

	.dataa(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu|cpu|Add1~53_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_logic_result[16]~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[16]~2 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|W_alu_result[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N29
dffeas \u0|cpu|cpu|W_alu_result[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[16]~2_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[16]~14 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[16]~14_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte2_data [0])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & ((\u0|cpu|cpu|W_alu_result [16]))))

	.dataa(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte2_data [0]),
	.datac(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu|cpu|W_alu_result [16]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[16]~14 .lut_mask = 16'hC5C0;
defparam \u0|cpu|cpu|W_rf_wr_data[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[19]~13 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[19]~13_combout  = (\u0|cpu|cpu|d_byteenable[2]~0_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\u0|cpu|cpu|d_byteenable[2]~0_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_byteenable[2]~0_combout ),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[19]~13 .lut_mask = 16'hF3C0;
defparam \u0|cpu|cpu|E_st_data[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N23
dffeas \u0|cpu|cpu|d_writedata[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~4 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~4_combout  = (\u0|cpu|cpu|d_writedata [19] & !\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q )

	.dataa(\u0|cpu|cpu|d_writedata [19]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~4 .lut_mask = 16'h0A0A;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N11
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[3]~10 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[3]~10_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [3]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [3]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datac(\u0|cpu|cpu|d_writedata [3]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[3]~10 .lut_mask = 16'hFC30;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~10 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~10_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [15]) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [15]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [15]),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~10 .lut_mask = 16'h3130;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N25
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout  = (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [15] & (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q 
// ))) # (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & ((\u0|rom|the_altsyncram|auto_generated|q_a [15]) # ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [15] & 
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [15]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~18 .lut_mask = 16'hD5C0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100DD0086005000AC009D003F00FF;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = 2048'h00DA008F00FF0058000700FF0060000800000080005D00C300E00020003D0068000600A000F3007E000000000000000700BF006F00E100A5003B00F80069004E00FD00BF008300DF00E500EF00DB00F8007B00480070000E00FE00000000000100DF0099006900FD00FE00F5002A00880093001800F700F700E2005700BF001D00A200C600FD00F800ED002C006F00DF00DF00FF0064003500B0005000BF00F80018000700FF0001001F00FC00000000000100FC00000000000100C80001005F000700BB00DF00C600B500800041000E00F300B700FF00FD00F3007F00E0000000000000000000800000000000000000003F00FE00000030003F00FB00FF0000;
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout ) # 
// (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ((!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32 .lut_mask = 16'hF0CA;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a79 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a111 )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a79~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a111 ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~32_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33 .lut_mask = 16'hBCB0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout  = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]) # 
// ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout  & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~17 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout  & (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & 
// \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~19 .lut_mask = 16'hF8F0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte1_data[7]~2 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte1_data[7]~2_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout )))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte1_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[7]~2 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|av_ld_byte1_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte1_data_en~0_combout  = (\u0|cpu|cpu|av_ld_rshift8~0_combout ) # (((\u0|cpu|cpu|D_iw [4]) # (!\u0|cpu|cpu|av_ld_aligning_data~q )) # (!\u0|cpu|cpu|D_ctrl_mem16~0_combout ))

	.dataa(\u0|cpu|cpu|av_ld_rshift8~0_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data_en~0 .lut_mask = 16'hFBFF;
defparam \u0|cpu|cpu|av_ld_byte1_data_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N11
dffeas \u0|cpu|cpu|av_ld_byte1_data[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte1_data[7]~2_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte2_data [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[15]~4 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[15]~4_combout  = (\u0|cpu|cpu|E_src2 [15] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|E_src1 [15] & \u0|cpu|cpu|R_logic_op [0]))))) # (!\u0|cpu|cpu|E_src2 [15] & ((\u0|cpu|cpu|R_logic_op [1] & (\u0|cpu|cpu|E_src1 [15])) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|E_src1 [15] & !\u0|cpu|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu|cpu|R_logic_op [1]),
	.datab(\u0|cpu|cpu|E_src2 [15]),
	.datac(\u0|cpu|cpu|E_src1 [15]),
	.datad(\u0|cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[15]~4 .lut_mask = 16'h68A9;
defparam \u0|cpu|cpu|E_logic_result[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[15]~3 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[15]~3_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[15]~4_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~51_combout )))

	.dataa(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu|cpu|E_logic_result[15]~4_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~51_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[15]~3 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|W_alu_result[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N15
dffeas \u0|cpu|cpu|W_alu_result[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[15]~3_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[15]~15 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[15]~15_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|av_ld_byte1_data [7])) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|W_alu_result [15] & !\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte1_data [7]),
	.datab(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu|cpu|W_alu_result [15]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[15]~15 .lut_mask = 16'h88B8;
defparam \u0|cpu|cpu|W_rf_wr_data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[13]~5 (
// Equation(s):
// \u0|cpu|cpu|E_src1[13]~5_combout  = (\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13])) # (!\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|D_iw [17])))

	.dataa(\u0|cpu|cpu|R_src1~30_combout ),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [17]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[13]~5 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|E_src1[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[11]~22 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[11]~22_combout  = (\u0|cpu|cpu|F_pc [11] & (!\u0|cpu|cpu|F_pc_plus_one[10]~21 )) # (!\u0|cpu|cpu|F_pc [11] & ((\u0|cpu|cpu|F_pc_plus_one[10]~21 ) # (GND)))
// \u0|cpu|cpu|F_pc_plus_one[11]~23  = CARRY((!\u0|cpu|cpu|F_pc_plus_one[10]~21 ) # (!\u0|cpu|cpu|F_pc [11]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|F_pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[10]~21 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[11]~22 .lut_mask = 16'h3C3F;
defparam \u0|cpu|cpu|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N27
dffeas \u0|cpu|cpu|E_src1[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[13]~5_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[13]~6 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[13]~6_combout  = (\u0|cpu|cpu|E_src2 [13] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|E_src1 [13] & \u0|cpu|cpu|R_logic_op [0]))))) # (!\u0|cpu|cpu|E_src2 [13] & ((\u0|cpu|cpu|R_logic_op [1] & (\u0|cpu|cpu|E_src1 [13])) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|E_src1 [13] & !\u0|cpu|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu|cpu|E_src2 [13]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src1 [13]),
	.datad(\u0|cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[13]~6 .lut_mask = 16'h68C9;
defparam \u0|cpu|cpu|E_logic_result[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[13]~5 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[13]~5_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[13]~6_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~47_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[13]~6_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~47_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[13]~5 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N19
dffeas \u0|cpu|cpu|W_alu_result[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[13]~5_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[13]~17 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[13]~17_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte1_data [5])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & (\u0|cpu|cpu|W_alu_result [13])))

	.dataa(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu|cpu|W_alu_result [13]),
	.datad(\u0|cpu|cpu|av_ld_byte1_data [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[13]~17 .lut_mask = 16'hDC10;
defparam \u0|cpu|cpu|W_rf_wr_data[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[18]~14 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[18]~14_combout  = (\u0|cpu|cpu|d_byteenable[2]~0_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\u0|cpu|cpu|d_byteenable[2]~0_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_byteenable[2]~0_combout ),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[18]~14 .lut_mask = 16'hF3C0;
defparam \u0|cpu|cpu|E_st_data[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N31
dffeas \u0|cpu|cpu|d_writedata[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~3 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~3_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|cpu|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~3 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N11
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[2]~9 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[2]~9_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [2]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [2]),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[2]~9 .lut_mask = 16'hFC0C;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~14 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~14_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [11]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [11] 
// & !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [11]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [11]),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~14 .lut_mask = 16'h00F2;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N3
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~30 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout  = (\u0|rom|the_altsyncram|auto_generated|q_a [11] & (((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [11])) # 
// (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))) # (!\u0|rom|the_altsyncram|auto_generated|q_a [11] & (((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg 
// [11]))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [11]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [11]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~30 .lut_mask = 16'hF222;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y25_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a75 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D008000C4009C0002000F00FF;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'h0050000D00000040000F00FF0063000800810080001D00C300E900F000710060000600A000E3007C000000000002002100BE006F00C80000003B00F20000000E00F900BF002100DF008000EF009B00F0003B00010000000E00FC00040008001100DF00220082000D00F8000000000010002000400000007700C4008100BE000000440010000D00F000020041000000DF008100070060000000020000000F00F00008000100FE0000000300F800000000000100F800000000000100C00010005E0008000100DF00800000001000020010000300B700FF00FF00F3007F00FF007200020094000000CF00E100C00001000500BF00FF006000B000BF00FB00FF0006;
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ) # 
// ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  & !\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20 .lut_mask = 16'hAAD8;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout  & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a107 ) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a75~portadataout  & 
// ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a75~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~20_combout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a107 ),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21 .lut_mask = 16'hE2CC;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~9 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~9_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~9 .lut_mask = 16'h8F80;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N31
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~29 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11])))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11])))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~29 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~31 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout  & (\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & 
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~31 .lut_mask = 16'hFF80;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte1_data[3]~6 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte1_data[3]~6_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout )))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte1_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[3]~6 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|av_ld_byte1_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N29
dffeas \u0|cpu|cpu|av_ld_byte1_data[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte1_data[3]~6_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte2_data [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[11]~19 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[11]~19_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte1_data [3])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & ((\u0|cpu|cpu|W_alu_result [11]))))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte1_data [3]),
	.datad(\u0|cpu|cpu|W_alu_result [11]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[11]~19 .lut_mask = 16'hB1A0;
defparam \u0|cpu|cpu|W_rf_wr_data[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[10]~12 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[10]~12_combout  = (!\u0|cpu|cpu|E_src2[6]~15_combout  & ((\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [16])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [10])))))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[10]~12 .lut_mask = 16'h2230;
defparam \u0|cpu|cpu|R_src2_lo[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N17
dffeas \u0|cpu|cpu|E_src2[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[10]~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[10]~9 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[10]~9_combout  = (\u0|cpu|cpu|E_src2 [10] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [10]))))) # (!\u0|cpu|cpu|E_src2 [10] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src1 [10]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src1 [10]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src2 [10]),
	.datad(\u0|cpu|cpu|E_src1 [10]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[10]~9 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[10]~8 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[10]~8_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[10]~9_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~41_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[10]~9_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~41_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[10]~8 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \u0|cpu|cpu|W_alu_result[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[10]~8_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~16 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~16_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~16 .lut_mask = 16'hB380;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N23
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~32 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout  = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~35_combout )))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~35_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~35_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~32 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~15 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~15_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [10]) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [10]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [10]),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~15 .lut_mask = 16'h3130;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N21
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[10] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~33 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout  = (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & (((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg 
// [10])))) # (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & ((\u0|rom|the_altsyncram|auto_generated|q_a [10]) # ((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & 
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [10]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|rom|the_altsyncram|auto_generated|q_a [10]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [10]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~33 .lut_mask = 16'hF444;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~34 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & 
// \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~33_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~34 .lut_mask = 16'hEAAA;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte1_data[2]~7 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte1_data[2]~7_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout )))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte1_data[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[2]~7 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|av_ld_byte1_data[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N1
dffeas \u0|cpu|cpu|av_ld_byte1_data[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte1_data[2]~7_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte2_data [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[10]~20 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[10]~20_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte1_data [2])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & (\u0|cpu|cpu|W_alu_result [10])))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [10]),
	.datad(\u0|cpu|cpu|av_ld_byte1_data [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[10]~20 .lut_mask = 16'hBA10;
defparam \u0|cpu|cpu|W_rf_wr_data[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[9]~1 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[9]~1_combout  = (\u0|cpu|cpu|D_iw [4] & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) # (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|D_ctrl_mem8~0_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))) # (!\u0|cpu|cpu|D_ctrl_mem8~0_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[9]~1 .lut_mask = 16'hD8CC;
defparam \u0|cpu|cpu|E_st_data[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \u0|cpu|cpu|d_writedata[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \u0|led|data_out[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led|data_out[9] .is_wysiwyg = "true";
defparam \u0|led|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
fiftyfivenm_lcell_comb \u0|led|readdata[9] (
// Equation(s):
// \u0|led|readdata [9] = (!\u0|cpu|cpu|W_alu_result [3] & (\u0|led|data_out [9] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|led|data_out [9]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|led|readdata [9]),
	.cout());
// synopsys translate_off
defparam \u0|led|readdata[9] .lut_mask = 16'h0030;
defparam \u0|led|readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N11
dffeas \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|readdata [9]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y40_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout  = (\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [9]) # 
// ((\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [9])))) # (!\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [9]))))

	.dataa(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [9]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~39_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[9]~39_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 16'hFEFA;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~9 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~9_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [9]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [9] & 
// !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [9]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [9]),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~9 .lut_mask = 16'h00F2;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N27
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[9] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  = (\u0|rom|the_altsyncram|auto_generated|q_a [9] & (((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [9] & \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q )) # 
// (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))) # (!\u0|rom|the_altsyncram|auto_generated|q_a [9] & (((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [9] & \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q 
// ))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [9]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [9]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 16'hF222;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  & (\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & 
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 16'hEAAA;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte1_data[1]~1 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte1_data[1]~1_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout )))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte1_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[1]~1 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|av_ld_byte1_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \u0|cpu|cpu|av_ld_byte1_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte1_data[1]~1_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte2_data [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[9]~11 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[9]~11_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|av_ld_byte1_data [1])) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|W_alu_result [9] & !\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte1_data [1]),
	.datab(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu|cpu|W_alu_result [9]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[9]~11 .lut_mask = 16'h88B8;
defparam \u0|cpu|cpu|W_rf_wr_data[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N3
dffeas \u0|cpu|cpu|d_writedata[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[4]~2 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[4]~2_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[4]~2 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [4]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [4]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [4]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~12 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~12_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [6])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~12 .lut_mask = 16'hEC20;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~feeder .lut_mask = 16'hFFFF;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[0]~5 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[0]~5_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [1])) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~q  & ((\altera_internal_jtag~TDIUTAP )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [1]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|DRsize.000~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[0]~5 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~10 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~10_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [0])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [0]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~10 .lut_mask = 16'hAAC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[0]~5_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [0] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [0]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~0 .lut_mask = 16'hCCC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~11 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~11_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [0])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [0])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~11 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~12 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~12_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [2])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~11_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~11_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~12 .lut_mask = 16'h8D88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~2 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~2_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [1] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [1]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~2 .lut_mask = 16'hAAA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~14 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~14_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [1]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [1]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~14 .lut_mask = 16'hE2E2;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~15 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~15_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [3])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~14_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~14_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~15 .lut_mask = 16'h8D88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~3 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~3_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [2] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [2]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~3 .lut_mask = 16'hCCC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~16 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~16_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [2]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [2]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~16 .lut_mask = 16'hF0AA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~17 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~17_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [4])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~16_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~17 .lut_mask = 16'h8D88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~4 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~4_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [3] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~4 .lut_mask = 16'hCCC4;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~18 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~18_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [3]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [3]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~18 .lut_mask = 16'hFC30;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~19 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~19_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [5])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~18_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~18_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~19 .lut_mask = 16'hAE04;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~8 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~8_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [4] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~8 .lut_mask = 16'hA8AA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~35 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~35_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [4])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [4])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~35 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~36 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~36_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [6])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~35_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~35_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [6]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~36 .lut_mask = 16'hAE04;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~11_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [5])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~11 .lut_mask = 16'hE2C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout  = (\u0|cpu|cpu|d_writedata [2] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [2]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y33_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [2])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [2])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[1]~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[1]~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[1]~1 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[1]~1_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout  = (\u0|cpu|cpu|d_writedata [1] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [1]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N15
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [1])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [1])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [1]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 16'hAAF0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~20 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~20_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~20 .lut_mask = 16'hCA0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N25
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[6]~34 (
// Equation(s):
// \u0|cpu|cpu|F_iw[6]~34_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[6]~34 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a70 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000100004000400A50055;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000000D000C00240021009A002000030061000A00150041006D00CA003800200004002000400028000000000000001000140005004100000009005000400002005000150000004A0080002500010050000900000020000200540006000C0018004A000E007000A000A80000000100A900D0001000050012008000240014000000010004002000A0000000100042000A008A005100210020000000700003005000140048006A0022008000D1003300330032005100330033003200410038006A00050000004A008000000000000D0004000000930055005500F10055005C00C9000A0068002100040092003F00FE000F0095005300700010003D005200AD0003;
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~42 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~42_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ) # ((\u0|ram|the_altsyncram|auto_generated|address_reg_a 
// [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & \u0|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~42 .lut_mask = 16'hADA8;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~43 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~43_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~42_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a102 )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~42_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~42_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a102 ),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a70~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~42_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~43 .lut_mask = 16'hAFC0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[6]~35 (
// Equation(s):
// \u0|cpu|cpu|F_iw[6]~35_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[6]~34_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~43_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datab(\u0|cpu|cpu|F_iw[6]~34_combout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~43_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[6]~35 .lut_mask = 16'hA888;
defparam \u0|cpu|cpu|F_iw[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N15
dffeas \u0|cpu|cpu|D_iw[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[6]~35_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[2]~16 (
// Equation(s):
// \u0|cpu|cpu|E_src1[2]~16_combout  = (\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]))) # (!\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|D_iw [6]))

	.dataa(\u0|cpu|cpu|D_iw [6]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[2]~16 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_src1[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N3
dffeas \u0|cpu|cpu|E_src1[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[2]~16_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N17
dffeas \u0|cpu|cpu|E_shift_rot_result[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[2]~16_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[1]~18 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[1]~18_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [2]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [0]))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [0]),
	.datab(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[1]~18 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N27
dffeas \u0|cpu|cpu|E_shift_rot_result[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[1]~18_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[0]~19 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[0]~19_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [1])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_fill_bit~0_combout )))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [1]),
	.datab(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[0]~19 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N9
dffeas \u0|cpu|cpu|E_shift_rot_result[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[0]~19_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_ctrl_rot_right_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|R_ctrl_rot_right_nxt~0_combout  = (\u0|cpu|cpu|Equal62~7_combout  & (\u0|cpu|cpu|Equal0~7_combout  & (\u0|cpu|cpu|D_iw [14] & !\u0|cpu|cpu|D_iw [15])))

	.dataa(\u0|cpu|cpu|Equal62~7_combout ),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_rot_right_nxt~0 .lut_mask = 16'h0080;
defparam \u0|cpu|cpu|R_ctrl_rot_right_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N31
dffeas \u0|cpu|cpu|R_ctrl_rot_right (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_shift_logical~1_combout  = (\u0|cpu|cpu|D_iw [14] & ((\u0|cpu|cpu|Equal62~7_combout ) # ((\u0|cpu|cpu|Equal62~4_combout )))) # (!\u0|cpu|cpu|D_iw [14] & (((\u0|cpu|cpu|D_ctrl_shift_logical~0_combout ))))

	.dataa(\u0|cpu|cpu|Equal62~7_combout ),
	.datab(\u0|cpu|cpu|Equal62~4_combout ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_logical~1 .lut_mask = 16'hEFE0;
defparam \u0|cpu|cpu|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_shift_logical~2 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_shift_logical~2_combout  = (\u0|cpu|cpu|D_iw [15] & (\u0|cpu|cpu|Equal0~7_combout  & \u0|cpu|cpu|D_ctrl_shift_logical~1_combout ))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|Equal0~7_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_shift_logical~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_shift_logical~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_shift_logical~2 .lut_mask = 16'hA000;
defparam \u0|cpu|cpu|D_ctrl_shift_logical~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \u0|cpu|cpu|R_ctrl_shift_logical (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_shift_logical~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_fill_bit~0_combout  = (!\u0|cpu|cpu|R_ctrl_shift_logical~q  & ((\u0|cpu|cpu|R_ctrl_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [0])) # (!\u0|cpu|cpu|R_ctrl_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [31])))))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [0]),
	.datab(\u0|cpu|cpu|R_ctrl_rot_right~q ),
	.datac(\u0|cpu|cpu|R_ctrl_shift_logical~q ),
	.datad(\u0|cpu|cpu|E_shift_rot_result [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_fill_bit~0 .lut_mask = 16'h0B08;
defparam \u0|cpu|cpu|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[31]~21 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[31]~21_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_fill_bit~0_combout ))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [30]))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [30]),
	.datab(\u0|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[31]~21 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N11
dffeas \u0|cpu|cpu|E_shift_rot_result[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[31]~21_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [31]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[30]~23 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[30]~23_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [31])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [29])))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [31]),
	.datab(\u0|cpu|cpu|E_shift_rot_result [29]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[30]~23 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N13
dffeas \u0|cpu|cpu|E_shift_rot_result[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[30]~23_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[29]~25 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[29]~25_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [30])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [28])))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [30]),
	.datab(\u0|cpu|cpu|E_shift_rot_result [28]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[29]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[29]~25 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[29]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N7
dffeas \u0|cpu|cpu|E_shift_rot_result[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[29]~25_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [29]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[28]~26 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[28]~26_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [29]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [27]))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [27]),
	.datab(\u0|cpu|cpu|E_shift_rot_result [29]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[28]~26 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N17
dffeas \u0|cpu|cpu|E_shift_rot_result[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[28]~26_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [28]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[27]~27 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[27]~27_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [28]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [26]))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [26]),
	.datab(\u0|cpu|cpu|E_shift_rot_result [28]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[27]~27 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N27
dffeas \u0|cpu|cpu|E_shift_rot_result[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[27]~27_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [27]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[26]~28 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[26]~28_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [27])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [25])))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [27]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [25]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[26]~28 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \u0|cpu|cpu|E_shift_rot_result[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[26]~28_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [26]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[25]~29 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[25]~29_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [26]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [24]))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [24]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[25]~29 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \u0|cpu|cpu|E_shift_rot_result[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[25]~29_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [25]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[24]~30 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[24]~30_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [25]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [23]))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [23]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [25]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[24]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[24]~30 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[24]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N5
dffeas \u0|cpu|cpu|E_shift_rot_result[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[24]~30_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [24]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[23]~31 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[23]~31_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [24]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [22]))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [22]),
	.datab(\u0|cpu|cpu|E_shift_rot_result [24]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[23]~31 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N15
dffeas \u0|cpu|cpu|E_shift_rot_result[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[23]~31_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [23]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[22]~24 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [23])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [21])))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [23]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[22]~24 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N23
dffeas \u0|cpu|cpu|E_shift_rot_result[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[22]~24_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [22]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[21]~22 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[21]~22_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [22])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [20])))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [22]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[21]~22 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \u0|cpu|cpu|E_shift_rot_result[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [21]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[20]~20 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[20]~20_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [21]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [19]))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [19]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[20]~20 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \u0|cpu|cpu|E_shift_rot_result[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[20]~20_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [20]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[19]~17 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[19]~17_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [20]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [18]))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [18]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[19]~17 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \u0|cpu|cpu|E_shift_rot_result[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[19]~17_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[18]~1 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[18]~1_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [19])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [17])))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [19]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [17]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[18]~1 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \u0|cpu|cpu|E_shift_rot_result[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[18]~1_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [18]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[17]~2 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[17]~2_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [18])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [16])))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [18]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[17]~2 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N3
dffeas \u0|cpu|cpu|E_shift_rot_result[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[17]~2_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [17]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[16]~3 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[16]~3_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [17])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [15])))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [17]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[16]~3 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N29
dffeas \u0|cpu|cpu|E_shift_rot_result[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[16]~3_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [16]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[15]~4 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[15]~4_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [16]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [14]))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[15]~4 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \u0|cpu|cpu|E_shift_rot_result[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[15]~4_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[14]~5 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[14]~5_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [15]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [13]))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [13]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[14]~5 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \u0|cpu|cpu|E_shift_rot_result[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[14]~5_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[13]~6 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[13]~6_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [14])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [12])))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[13]~6 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \u0|cpu|cpu|E_shift_rot_result[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[13]~6_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[12]~7 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[12]~7_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [13]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [11]))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [11]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [13]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[12]~7 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N21
dffeas \u0|cpu|cpu|E_shift_rot_result[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[12]~7_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[11]~8 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[11]~8_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [12]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [10]))

	.dataa(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_result [10]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[11]~8 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \u0|cpu|cpu|E_shift_rot_result[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[11]~8_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [11]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[10]~9 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[10]~9_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [11]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [9]))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [9]),
	.datab(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [11]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[10]~9 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N19
dffeas \u0|cpu|cpu|E_shift_rot_result[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[10]~9_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [10]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[9]~10 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[9]~10_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [10]))) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [8]))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [8]),
	.datab(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [10]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[9]~10 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N13
dffeas \u0|cpu|cpu|E_shift_rot_result[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[9]~10_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_result_nxt[8]~11 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_result_nxt[8]~11_combout  = (\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & (\u0|cpu|cpu|E_shift_rot_result [9])) # (!\u0|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\u0|cpu|cpu|E_shift_rot_result [7])))

	.dataa(\u0|cpu|cpu|E_shift_rot_result [9]),
	.datab(\u0|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_result [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_result_nxt[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[8]~11 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|E_shift_rot_result_nxt[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N7
dffeas \u0|cpu|cpu|E_shift_rot_result[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_result_nxt[8]~11_combout ),
	.asdata(\u0|cpu|cpu|E_src1 [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N29
dffeas \u0|cpu|cpu|W_alu_result[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[8]~10_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~8 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~8_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [8]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [8] & 
// !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [8]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [8]),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~8 .lut_mask = 16'h00F2;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N29
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [8]) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [8])))) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & 
// (((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [8]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [8]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 16'h8F88;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N28
fiftyfivenm_lcell_comb \u0|switch|read_mux_out[8] (
// Equation(s):
// \u0|switch|read_mux_out [8] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & \SW[8]~input_o ))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\u0|switch|read_mux_out [8]),
	.cout());
// synopsys translate_off
defparam \u0|switch|read_mux_out[8] .lut_mask = 16'h1100;
defparam \u0|switch|read_mux_out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N29
dffeas \u0|switch|readdata[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|switch|read_mux_out [8]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch|readdata[8] .is_wysiwyg = "true";
defparam \u0|switch|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y38_N23
dffeas \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|switch|readdata [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N11
dffeas \u0|led|data_out[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led|data_out[8] .is_wysiwyg = "true";
defparam \u0|led|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
fiftyfivenm_lcell_comb \u0|led|readdata[8] (
// Equation(s):
// \u0|led|readdata [8] = (\u0|led|data_out [8] & (!\u0|cpu|cpu|W_alu_result [2] & !\u0|cpu|cpu|W_alu_result [3]))

	.dataa(\u0|led|data_out [8]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|led|readdata [8]),
	.cout());
// synopsys translate_off
defparam \u0|led|readdata[8] .lut_mask = 16'h000A;
defparam \u0|led|readdata[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N17
dffeas \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|readdata [8]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout  = (\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [8]) # 
// ((\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [8])))) # (!\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [8]))))

	.dataa(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [8]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~17 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~17_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~17 .lut_mask = 16'hE222;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N15
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [8]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8] & 
// ((!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ) # (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ))))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 16'h40C0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~37_combout  & 
// \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~37_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 16'hFFF8;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout  & (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & 
// \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 16'hFF80;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte1_data[0]~0 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte1_data[0]~0_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout )))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte1_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[0]~0 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|av_ld_byte1_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N31
dffeas \u0|cpu|cpu|av_ld_byte1_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte1_data[0]~0_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte2_data [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[8]~10 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[8]~10_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte1_data [0])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|W_alu_result [8] & ((!\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|W_alu_result [8]),
	.datab(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu|cpu|av_ld_byte1_data [0]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[8]~10 .lut_mask = 16'hC0E2;
defparam \u0|cpu|cpu|W_rf_wr_data[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[17]~15 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[17]~15_combout  = (\u0|cpu|cpu|d_byteenable[2]~0_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]))) # (!\u0|cpu|cpu|d_byteenable[2]~0_combout  & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u0|cpu|cpu|d_byteenable[2]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[17]~15 .lut_mask = 16'hF0AA;
defparam \u0|cpu|cpu|E_st_data[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N9
dffeas \u0|cpu|cpu|d_writedata[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[17]~15_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~2 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~2_combout  = (\u0|cpu|cpu|d_writedata [17] & !\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [17]),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~2 .lut_mask = 16'h0C0C;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N19
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[1]~8 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[1]~8_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [1]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_writedata [1]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datac(\u0|cpu|cpu|d_writedata [1]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[1]~8 .lut_mask = 16'hFC30;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~7 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~7_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [7]) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [7]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [7]),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~7 .lut_mask = 16'h3130;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N17
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[7]~51 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[7]~51_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [7]) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [7])))) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & 
// (((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [7]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [7]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~51 .lut_mask = 16'h8F88;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[7]~52 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[7]~52_combout  = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~41_combout )))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~41_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[7]~41_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~52 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~18 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~18_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[7]~52_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[7]~51_combout  & (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & 
// \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[7]~51_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[7]~52_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~18 .lut_mask = 16'hF8F0;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
fiftyfivenm_lcell_comb \u0|hex4|data_out[7]~2 (
// Equation(s):
// \u0|hex4|data_out[7]~2_combout  = !\u0|cpu|cpu|d_writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\u0|hex4|data_out[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex4|data_out[7]~2 .lut_mask = 16'h00FF;
defparam \u0|hex4|data_out[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N7
dffeas \u0|hex4|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|data_out[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex4|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex4|data_out[7] .is_wysiwyg = "true";
defparam \u0|hex4|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
fiftyfivenm_lcell_comb \u0|hex4|readdata[7] (
// Equation(s):
// \u0|hex4|readdata [7] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & !\u0|hex4|data_out [7]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex4|data_out [7]),
	.cin(gnd),
	.combout(\u0|hex4|readdata [7]),
	.cout());
// synopsys translate_off
defparam \u0|hex4|readdata[7] .lut_mask = 16'h0005;
defparam \u0|hex4|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|readdata [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
fiftyfivenm_lcell_comb \u0|hex5|data_out[7]~2 (
// Equation(s):
// \u0|hex5|data_out[7]~2_combout  = !\u0|cpu|cpu|d_writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\u0|hex5|data_out[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex5|data_out[7]~2 .lut_mask = 16'h00FF;
defparam \u0|hex5|data_out[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N5
dffeas \u0|hex5|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|data_out[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex5|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex5|data_out[7] .is_wysiwyg = "true";
defparam \u0|hex5|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
fiftyfivenm_lcell_comb \u0|hex5|readdata[7] (
// Equation(s):
// \u0|hex5|readdata [7] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|hex5|data_out [7] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\u0|hex5|data_out [7]),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex5|readdata [7]),
	.cout());
// synopsys translate_off
defparam \u0|hex5|readdata[7] .lut_mask = 16'h0101;
defparam \u0|hex5|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N19
dffeas \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|readdata [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[7]~50 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[7]~50_combout  = (\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [7]) # ((\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [7] 
// & \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [7] & 
// (\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [7]),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~50 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
fiftyfivenm_lcell_comb \u0|hex0|data_out[7]~feeder (
// Equation(s):
// \u0|hex0|data_out[7]~feeder_combout  = \u0|cpu|cpu|d_writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\u0|hex0|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \u0|hex0|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N7
dffeas \u0|hex0|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex0|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex0|data_out[7] .is_wysiwyg = "true";
defparam \u0|hex0|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
fiftyfivenm_lcell_comb \u0|hex0|readdata[7] (
// Equation(s):
// \u0|hex0|readdata [7] = (\u0|hex0|data_out [7] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|hex0|data_out [7]),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|hex0|readdata [7]),
	.cout());
// synopsys translate_off
defparam \u0|hex0|readdata[7] .lut_mask = 16'h0022;
defparam \u0|hex0|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N21
dffeas \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|readdata [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N23
dffeas \u0|hex1|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex1|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex1|data_out[7] .is_wysiwyg = "true";
defparam \u0|hex1|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
fiftyfivenm_lcell_comb \u0|hex1|readdata[7] (
// Equation(s):
// \u0|hex1|readdata [7] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & \u0|hex1|data_out [7]))

	.dataa(\u0|cpu|cpu|W_alu_result [2]),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|hex1|data_out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex1|readdata [7]),
	.cout());
// synopsys translate_off
defparam \u0|hex1|readdata[7] .lut_mask = 16'h1010;
defparam \u0|hex1|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N29
dffeas \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|readdata [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[7]~48 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[7]~48_combout  = (\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [7]) # ((\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [7] 
// & \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [7] & 
// (\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [7]),
	.datac(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~48 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \u0|led|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led|data_out[7] .is_wysiwyg = "true";
defparam \u0|led|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
fiftyfivenm_lcell_comb \u0|led|readdata[7] (
// Equation(s):
// \u0|led|readdata [7] = (!\u0|cpu|cpu|W_alu_result [3] & (\u0|led|data_out [7] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\u0|led|data_out [7]),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|led|readdata [7]),
	.cout());
// synopsys translate_off
defparam \u0|led|readdata[7] .lut_mask = 16'h0404;
defparam \u0|led|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N7
dffeas \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|readdata [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
fiftyfivenm_lcell_comb \u0|switch|read_mux_out[7] (
// Equation(s):
// \u0|switch|read_mux_out [7] = (!\u0|cpu|cpu|W_alu_result [3] & (\SW[7]~input_o  & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\SW[7]~input_o ),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|switch|read_mux_out [7]),
	.cout());
// synopsys translate_off
defparam \u0|switch|read_mux_out[7] .lut_mask = 16'h0050;
defparam \u0|switch|read_mux_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N1
dffeas \u0|switch|readdata[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|switch|read_mux_out [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch|readdata[7] .is_wysiwyg = "true";
defparam \u0|switch|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|switch|readdata [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[7]~47 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[7]~47_combout  = (\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [7]) # ((\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre 
// [7] & \u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [7] & 
// ((\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [7]),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [7]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~47 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
fiftyfivenm_lcell_comb \u0|hex3|data_out[7]~4 (
// Equation(s):
// \u0|hex3|data_out[7]~4_combout  = !\u0|cpu|cpu|d_writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\u0|hex3|data_out[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex3|data_out[7]~4 .lut_mask = 16'h00FF;
defparam \u0|hex3|data_out[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N23
dffeas \u0|hex3|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|data_out[7]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex3|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex3|data_out[7] .is_wysiwyg = "true";
defparam \u0|hex3|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
fiftyfivenm_lcell_comb \u0|hex3|readdata[7] (
// Equation(s):
// \u0|hex3|readdata [7] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|hex3|data_out [7] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|hex3|data_out [7]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|hex3|readdata [7]),
	.cout());
// synopsys translate_off
defparam \u0|hex3|readdata[7] .lut_mask = 16'h0003;
defparam \u0|hex3|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|readdata [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
fiftyfivenm_lcell_comb \u0|hex2|data_out[7]~4 (
// Equation(s):
// \u0|hex2|data_out[7]~4_combout  = !\u0|cpu|cpu|d_writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex2|data_out[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex2|data_out[7]~4 .lut_mask = 16'h0F0F;
defparam \u0|hex2|data_out[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N31
dffeas \u0|hex2|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|data_out[7]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex2|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex2|data_out[7] .is_wysiwyg = "true";
defparam \u0|hex2|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
fiftyfivenm_lcell_comb \u0|hex2|readdata[7] (
// Equation(s):
// \u0|hex2|readdata [7] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|hex2|data_out [7] & !\u0|cpu|cpu|W_alu_result [3]))

	.dataa(\u0|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\u0|hex2|data_out [7]),
	.datad(\u0|cpu|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u0|hex2|readdata [7]),
	.cout());
// synopsys translate_off
defparam \u0|hex2|readdata[7] .lut_mask = 16'h0005;
defparam \u0|hex2|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N23
dffeas \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|readdata [7]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[7]~49 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[7]~49_combout  = (\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [7] & ((\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [7])))) # (!\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [7] & 
// (\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [7]))))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [7]),
	.datab(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~49 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~17 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~17_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[7]~50_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[7]~48_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[7]~47_combout ) # 
// (\u0|mm_interconnect_0|rsp_mux|src_data[7]~49_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[7]~50_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[7]~48_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[7]~47_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[7]~49_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~17 .lut_mask = 16'hFFFE;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~19 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~19_combout  = (\u0|cpu|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu|cpu|av_ld_byte1_data [7])))) # (!\u0|cpu|cpu|av_ld_rshift8~1_combout  & ((\u0|cpu|cpu|av_ld_byte0_data_nxt[7]~18_combout ) # 
// ((\u0|cpu|cpu|av_ld_byte0_data_nxt[7]~17_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte0_data_nxt[7]~18_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte0_data_nxt[7]~17_combout ),
	.datad(\u0|cpu|cpu|av_ld_byte1_data [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~19 .lut_mask = 16'hFE54;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data[0]~0 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data[0]~0_combout  = (\u0|cpu|cpu|av_ld_rshift8~0_combout ) # (!\u0|cpu|cpu|av_ld_aligning_data~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|av_ld_rshift8~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data[0]~0 .lut_mask = 16'hCCFF;
defparam \u0|cpu|cpu|av_ld_byte0_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N31
dffeas \u0|cpu|cpu|av_ld_byte0_data[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte0_data_nxt[7]~19_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_ld_signed~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_ld_signed~1_combout  = (\u0|cpu|cpu|D_iw [2] & \u0|cpu|cpu|D_ctrl_ld_signed~0_combout )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_iw [2]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_ld_signed~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_ld_signed~1 .lut_mask = 16'hCC00;
defparam \u0|cpu|cpu|D_ctrl_ld_signed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N1
dffeas \u0|cpu|cpu|R_ctrl_ld_signed (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_ld_signed~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_fill_bit~0 (
// Equation(s):
// \u0|cpu|cpu|av_fill_bit~0_combout  = (\u0|cpu|cpu|R_ctrl_ld_signed~q  & ((\u0|cpu|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu|cpu|av_ld_byte1_data [7]))) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & (\u0|cpu|cpu|av_ld_byte0_data [7]))))

	.dataa(\u0|cpu|cpu|av_ld_byte0_data [7]),
	.datab(\u0|cpu|cpu|av_ld_byte1_data [7]),
	.datac(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(\u0|cpu|cpu|R_ctrl_ld_signed~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_fill_bit~0 .lut_mask = 16'hCA00;
defparam \u0|cpu|cpu|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~11 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~11_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [14]) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [14]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [14]),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~11 .lut_mask = 16'h3130;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [14]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [14] & 
// !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout )))) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & (\u0|rom|the_altsyncram|auto_generated|q_a [14] & 
// (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout )))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datab(\u0|rom|the_altsyncram|auto_generated|q_a [14]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [14]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~21 .lut_mask = 16'hAE0C;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~14 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~14_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~14 .lut_mask = 16'h8F80;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N17
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~20 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout  & (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & 
// \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~22 .lut_mask = 16'hECCC;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte1_data[6]~3 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte1_data[6]~3_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout )))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte1_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[6]~3 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|av_ld_byte1_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N3
dffeas \u0|cpu|cpu|av_ld_byte1_data[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte1_data[6]~3_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte2_data [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[6]~46 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[6]~46_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~43_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[6]~43_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~46 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~6 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~6_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [6]) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [6]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [6]),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~6 .lut_mask = 16'h3130;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N31
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[6] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[6]~45 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[6]~45_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [6]) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [6])))) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & 
// (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & ((\u0|rom|the_altsyncram|auto_generated|q_a [6]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [6]),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~45 .lut_mask = 16'hB3A0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~15 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~15_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[6]~46_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[6]~45_combout  & (\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & 
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[6]~46_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[6]~45_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~15 .lut_mask = 16'hEAAA;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~16 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~16_combout  = (\u0|cpu|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu|cpu|av_ld_byte1_data [6])))) # (!\u0|cpu|cpu|av_ld_rshift8~1_combout  & ((\u0|cpu|cpu|av_ld_byte0_data_nxt[6]~14_combout ) # 
// ((\u0|cpu|cpu|av_ld_byte0_data_nxt[6]~15_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte0_data_nxt[6]~14_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte1_data [6]),
	.datad(\u0|cpu|cpu|av_ld_byte0_data_nxt[6]~15_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~16 .lut_mask = 16'hF5E4;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \u0|cpu|cpu|av_ld_byte0_data[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte0_data_nxt[6]~16_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[6]~8 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[6]~8_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|av_ld_byte0_data [6])) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (((!\u0|cpu|cpu|E_alu_result~0_combout  & \u0|cpu|cpu|W_alu_result [6]))))

	.dataa(\u0|cpu|cpu|av_ld_byte0_data [6]),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[6]~8 .lut_mask = 16'hA3A0;
defparam \u0|cpu|cpu|W_rf_wr_data[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[13]~5 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[13]~5_combout  = (\u0|cpu|cpu|D_iw [4] & (((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))) # (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (!\u0|cpu|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[13]~5 .lut_mask = 16'hEF40;
defparam \u0|cpu|cpu|E_st_data[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N25
dffeas \u0|cpu|cpu|d_writedata[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[13]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [13])

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~12 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~11 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [13])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [13])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [13]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~11 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]~5 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]~5_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]~5 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]~5_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [12])

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [12]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~14 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~13 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [12])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [12])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [12]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~13 .lut_mask = 16'hCCF0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~24 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~24_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [17])) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~24 .lut_mask = 16'hACA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~71 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~71_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [14])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [14])))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [14]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~71 .lut_mask = 16'hF3C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~72 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~72_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [15])))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~71_combout ))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [15]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~71_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~72 .lut_mask = 16'hC5C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[15]~9_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~26 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~26_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [13] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~26 .lut_mask = 16'hFD00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~69 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~69_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [13]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [13]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [13]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~69 .lut_mask = 16'hFC30;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~70 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~70_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [15])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~69_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [15]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~69_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~70 .lut_mask = 16'hAA0C;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~22 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~22_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [14])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~22 .lut_mask = 16'hE2C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [11])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u0|cpu|cpu|d_writedata [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~11 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~10 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [11])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [11])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [11]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~10 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~10 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~10_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~10 .lut_mask = 16'hB830;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N17
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [13]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout ) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13])))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~23 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~12 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~12_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [13]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [13] 
// & !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [13]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [13]),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~12 .lut_mask = 16'h00F2;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N9
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[13] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~24 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout  = (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [13] & ((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [13])))) # (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [13] & 
// (((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [13]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [13]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~24 .lut_mask = 16'h8F88;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~25 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & 
// \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~25 .lut_mask = 16'hEAAA;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte1_data[5]~4 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte1_data[5]~4_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|cpu|cpu|av_fill_bit~0_combout ))) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout ))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte1_data[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[5]~4 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|av_ld_byte1_data[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N19
dffeas \u0|cpu|cpu|av_ld_byte1_data[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte1_data[5]~4_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte2_data [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~5 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~5_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [5]) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [5]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [5]),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~5 .lut_mask = 16'h3130;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N3
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5]~33 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[5]~33_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [5]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [5] & 
// !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout )))) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & (\u0|rom|the_altsyncram|auto_generated|q_a [5] & 
// (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout )))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datab(\u0|rom|the_altsyncram|auto_generated|q_a [5]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~33 .lut_mask = 16'hAE0C;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5]~34 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[5]~34_combout  = (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & (\u0|mm_interconnect_0|rsp_mux|src_data[5]~33_combout  & \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ))

	.dataa(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[5]~33_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~34 .lut_mask = 16'hA000;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N4
fiftyfivenm_lcell_comb \u0|switch|read_mux_out[5] (
// Equation(s):
// \u0|switch|read_mux_out [5] = (!\u0|cpu|cpu|W_alu_result [3] & (\SW[5]~input_o  & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|switch|read_mux_out [5]),
	.cout());
// synopsys translate_off
defparam \u0|switch|read_mux_out[5] .lut_mask = 16'h0050;
defparam \u0|switch|read_mux_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N5
dffeas \u0|switch|readdata[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|switch|read_mux_out [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch|readdata[5] .is_wysiwyg = "true";
defparam \u0|switch|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y42_N19
dffeas \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|switch|readdata [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N17
dffeas \u0|led|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led|data_out[5] .is_wysiwyg = "true";
defparam \u0|led|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N6
fiftyfivenm_lcell_comb \u0|led|readdata[5] (
// Equation(s):
// \u0|led|readdata [5] = (!\u0|cpu|cpu|W_alu_result [3] & (\u0|led|data_out [5] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\u0|led|data_out [5]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|led|readdata [5]),
	.cout());
// synopsys translate_off
defparam \u0|led|readdata[5] .lut_mask = 16'h0044;
defparam \u0|led|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N7
dffeas \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|readdata [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5]~36 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[5]~36_combout  = (\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [5]) # 
// ((\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [5])))) # (!\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [5]))))

	.dataa(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [5]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~36 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N3
dffeas \u0|hex1|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex1|data_out[5] .is_wysiwyg = "true";
defparam \u0|hex1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
fiftyfivenm_lcell_comb \u0|hex1|readdata[5] (
// Equation(s):
// \u0|hex1|readdata [5] = (\u0|hex1|data_out [5] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|hex1|data_out [5]),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|hex1|readdata [5]),
	.cout());
// synopsys translate_off
defparam \u0|hex1|readdata[5] .lut_mask = 16'h0022;
defparam \u0|hex1|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|readdata [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
fiftyfivenm_lcell_comb \u0|hex0|data_out[5]~5 (
// Equation(s):
// \u0|hex0|data_out[5]~5_combout  = !\u0|cpu|cpu|d_writedata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex0|data_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|data_out[5]~5 .lut_mask = 16'h0F0F;
defparam \u0|hex0|data_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N3
dffeas \u0|hex0|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|data_out[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex0|data_out[5] .is_wysiwyg = "true";
defparam \u0|hex0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
fiftyfivenm_lcell_comb \u0|hex0|readdata[5] (
// Equation(s):
// \u0|hex0|readdata [5] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & !\u0|hex0|data_out [5]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\u0|hex0|data_out [5]),
	.cin(gnd),
	.combout(\u0|hex0|readdata [5]),
	.cout());
// synopsys translate_off
defparam \u0|hex0|readdata[5] .lut_mask = 16'h0011;
defparam \u0|hex0|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|readdata [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  = (\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [5])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5]~37 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[5]~37_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[5]~36_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [5] & 
// \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[5]~36_combout ),
	.datab(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [5]),
	.datac(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~37 .lut_mask = 16'hFFEA;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \u0|hex3|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex3|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex3|data_out[5] .is_wysiwyg = "true";
defparam \u0|hex3|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
fiftyfivenm_lcell_comb \u0|hex3|readdata[5] (
// Equation(s):
// \u0|hex3|readdata [5] = (\u0|hex3|data_out [5] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|hex3|data_out [5]),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|hex3|readdata [5]),
	.cout());
// synopsys translate_off
defparam \u0|hex3|readdata[5] .lut_mask = 16'h0022;
defparam \u0|hex3|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N17
dffeas \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|readdata [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N27
dffeas \u0|hex2|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex2|data_out[5] .is_wysiwyg = "true";
defparam \u0|hex2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
fiftyfivenm_lcell_comb \u0|hex2|readdata[5] (
// Equation(s):
// \u0|hex2|readdata [5] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & \u0|hex2|data_out [5]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex2|data_out [5]),
	.cin(gnd),
	.combout(\u0|hex2|readdata [5]),
	.cout());
// synopsys translate_off
defparam \u0|hex2|readdata[5] .lut_mask = 16'h0500;
defparam \u0|hex2|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N19
dffeas \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|readdata [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5]~38 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[5]~38_combout  = (\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [5] & ((\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [5])))) # (!\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [5] & 
// (\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [5]))))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [5]),
	.datab(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~38 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y21_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y22_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a69 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y23_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003500D200DD00AF0050000200400000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = 2048'h0080000F001B00200028000000BC0088000000800000000000000000008000B400190030001200A2000000000000000E00510054002900F50005000A007D00410045005000C60028006D00940055000800C500EC007900A1004200E000400081002800B9006900F2008600FD006A00880093003800FF008A002200560051001D00A200CE00F2008800ED002C00EF0028007E007800BD00B500B8005000F1000A0010000600210041001C00440000000000010044000000000001007F00010041005700BE0028004F00B500900041000E00F0005800000000001600000000000000C0000000000030000000800000000000000002000000240010000000010000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a69~portadataout )) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a69~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28 .lut_mask = 16'hD9C8;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a101 )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a101 ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~28_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29 .lut_mask = 16'hDDA0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5]~35 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[5]~35_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout ) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5])))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5])))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~35 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N3
dffeas \u0|hex4|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex4|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex4|data_out[5] .is_wysiwyg = "true";
defparam \u0|hex4|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
fiftyfivenm_lcell_comb \u0|hex4|readdata[5] (
// Equation(s):
// \u0|hex4|readdata [5] = (\u0|hex4|data_out [5] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|hex4|data_out [5]),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex4|readdata [5]),
	.cout());
// synopsys translate_off
defparam \u0|hex4|readdata[5] .lut_mask = 16'h0202;
defparam \u0|hex4|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N31
dffeas \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|readdata [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \u0|hex5|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex5|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex5|data_out[5] .is_wysiwyg = "true";
defparam \u0|hex5|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
fiftyfivenm_lcell_comb \u0|hex5|readdata[5] (
// Equation(s):
// \u0|hex5|readdata [5] = (\u0|hex5|data_out [5] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|hex5|data_out [5]),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex5|readdata [5]),
	.cout());
// synopsys translate_off
defparam \u0|hex5|readdata[5] .lut_mask = 16'h0202;
defparam \u0|hex5|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|readdata [5]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5]~39 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[5]~39_combout  = (\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [5] & ((\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [5])))) # (!\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [5] & 
// (((\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [5]))))

	.dataa(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [5]),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~39 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[5]~40 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[5]~40_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[5]~37_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[5]~38_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[5]~35_combout ) # 
// (\u0|mm_interconnect_0|rsp_mux|src_data[5]~39_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[5]~37_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[5]~38_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[5]~35_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[5]~39_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~40 .lut_mask = 16'hFFFE;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[5]~13 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[5]~13_combout  = (\u0|cpu|cpu|av_ld_rshift8~1_combout  & (\u0|cpu|cpu|av_ld_byte1_data [5])) # (!\u0|cpu|cpu|av_ld_rshift8~1_combout  & (((\u0|mm_interconnect_0|rsp_mux|src_data[5]~34_combout ) # 
// (\u0|mm_interconnect_0|rsp_mux|src_data[5]~40_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte1_data [5]),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[5]~34_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[5]~40_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[5]~13 .lut_mask = 16'hDDD8;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N11
dffeas \u0|cpu|cpu|av_ld_byte0_data[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte0_data_nxt[5]~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[5]~7 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[5]~7_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|av_ld_byte0_data [5])) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|W_alu_result [5] & !\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte0_data [5]),
	.datab(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu|cpu|W_alu_result [5]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[5]~7 .lut_mask = 16'h88B8;
defparam \u0|cpu|cpu|W_rf_wr_data[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[8]~10 (
// Equation(s):
// \u0|cpu|cpu|E_src1[8]~10_combout  = (\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8])) # (!\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datab(\u0|cpu|cpu|D_iw [12]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[8]~10 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|E_src1[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \u0|cpu|cpu|E_src1[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[8]~10_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[6]~18 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[6]~18_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|Add1~37_combout ))) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|F_pc_plus_one[6]~12_combout 
// ))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.datac(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u0|cpu|cpu|Add1~37_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[6]~18 .lut_mask = 16'h0E04;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \u0|cpu|cpu|F_pc[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[6]~18_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[44] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [44] = (\u0|cpu|cpu|F_pc [6] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|W_alu_result [8])))) # (!\u0|cpu|cpu|F_pc [6] & 
// (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|W_alu_result [8]))))

	.dataa(\u0|cpu|cpu|F_pc [6]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|W_alu_result [8]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[44] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y18_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y17_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000400010080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001500F6002E00D400FF00BD003B00FF;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = 2048'h00DB0098005B0053004F00FF0082007B00EF007E00DD00C600FF00AA00FB008D00AF004F00BF0097004900B6003E00E600CB00F200F300BD005C00BC00EF0057002F00CB00AA00E500CD00F200FC00BE005C004B00F20057002F000A0095002B00E500FF006900F6005F00F7003B00BB00F700DE00F700B9006F00DE00CB00FF00FE00F700F6005F00FF00EF007F006500DF00FB0084007500B200F600B600BD00BD00D400D700AF00BD00AF00550055005500AF005500550055008B005F00F700DF00BA00E500FE00BD00FD00DF005E00FD00CD00FF00FF00E8003F00FC00CD00BE00E5008D006F00EA00E80001003900BF00FC002F00F0006F00FF00FE0007;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~46 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]) # 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout )))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~46 .lut_mask = 16'hB9A8;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y24_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a84 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~47 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~47_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a116 )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a84~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a116 ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~47 .lut_mask = 16'hBCB0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[20]~37 (
// Equation(s):
// \u0|cpu|cpu|F_iw[20]~37_combout  = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~47_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) # 
// (!\u0|cpu|cpu|D_iw[12]~0_combout )

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[20]~47_combout ),
	.datab(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[20]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[20]~37 .lut_mask = 16'hFFB3;
defparam \u0|cpu|cpu|F_iw[20]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N3
dffeas \u0|cpu|cpu|D_iw[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[20]~37_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[14]~8 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[14]~8_combout  = (!\u0|cpu|cpu|E_src2[6]~15_combout  & ((\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [20])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [14])))))

	.dataa(\u0|cpu|cpu|D_iw [20]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datac(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[14]~8 .lut_mask = 16'h0A0C;
defparam \u0|cpu|cpu|R_src2_lo[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N3
dffeas \u0|cpu|cpu|E_src2[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[14]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~21 (
// Equation(s):
// \u0|cpu|cpu|Add1~21_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [14])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_alu_sub~q ),
	.datac(\u0|cpu|cpu|E_src2 [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~21 .lut_mask = 16'h3C3C;
defparam \u0|cpu|cpu|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[14]~5 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[14]~5_combout  = (\u0|cpu|cpu|E_src1 [14] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|E_src2 [14] & \u0|cpu|cpu|R_logic_op [0]))))) # (!\u0|cpu|cpu|E_src1 [14] & ((\u0|cpu|cpu|R_logic_op [1] & (\u0|cpu|cpu|E_src2 [14])) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|E_src2 [14] & !\u0|cpu|cpu|R_logic_op [0]))))

	.dataa(\u0|cpu|cpu|E_src1 [14]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src2 [14]),
	.datad(\u0|cpu|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[14]~5 .lut_mask = 16'h68C9;
defparam \u0|cpu|cpu|E_logic_result[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[14]~4 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[14]~4_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|E_logic_result[14]~5_combout ))) # (!\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|Add1~49_combout ))

	.dataa(\u0|cpu|cpu|Add1~49_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[14]~5_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[14]~4 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|W_alu_result[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N9
dffeas \u0|cpu|cpu|W_alu_result[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[14]~4_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [14]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal1~1_combout  = (!\u0|cpu|cpu|W_alu_result [14] & !\u0|cpu|cpu|W_alu_result [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [14]),
	.datad(\u0|cpu|cpu|W_alu_result [13]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal1~1 .lut_mask = 16'h000F;
defparam \u0|mm_interconnect_0|router|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal8~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal8~1_combout  = (\u0|cpu|cpu|W_alu_result [7] & (!\u0|cpu|cpu|W_alu_result [8] & !\u0|cpu|cpu|W_alu_result [6]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [7]),
	.datac(\u0|cpu|cpu|W_alu_result [8]),
	.datad(\u0|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal8~1 .lut_mask = 16'h000C;
defparam \u0|mm_interconnect_0|router|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal1~0_combout  = (!\u0|cpu|cpu|W_alu_result [16] & (\u0|cpu|cpu|W_alu_result [18] & (!\u0|cpu|cpu|W_alu_result [15] & !\u0|cpu|cpu|W_alu_result [17])))

	.dataa(\u0|cpu|cpu|W_alu_result [16]),
	.datab(\u0|cpu|cpu|W_alu_result [18]),
	.datac(\u0|cpu|cpu|W_alu_result [15]),
	.datad(\u0|cpu|cpu|W_alu_result [17]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal1~0 .lut_mask = 16'h0004;
defparam \u0|mm_interconnect_0|router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal8~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal8~2_combout  = (\u0|mm_interconnect_0|router|Equal1~1_combout  & (\u0|mm_interconnect_0|router|Equal8~1_combout  & (\u0|mm_interconnect_0|router|Equal2~0_combout  & \u0|mm_interconnect_0|router|Equal1~0_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal1~1_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal8~1_combout ),
	.datac(\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datad(\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal8~2 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|router|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout  = (!\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [0] $ 
// (((!\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~1_combout  & \u0|mm_interconnect_0|router|Equal8~2_combout )))))

	.dataa(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [1]),
	.datab(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|router|Equal8~2_combout ),
	.datad(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2 .lut_mask = 16'h4510;
defparam \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~0_combout  = (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout  & (\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout  & 
// \u0|hex0|always0~1_combout ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout ),
	.datad(\u0|hex0|always0~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'hC000;
defparam \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N7
dffeas \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal9~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal9~0_combout  = (\u0|mm_interconnect_0|router|Equal5~0_combout  & (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|cpu|cpu|W_alu_result [7] & !\u0|cpu|cpu|W_alu_result [6])))

	.dataa(\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [7]),
	.datad(\u0|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal9~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|router|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~5_combout ) # ((\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [1]) # (!\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~5_combout ),
	.datac(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hECFC;
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N21
dffeas \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout  & (\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [0] & 
// (\u0|mm_interconnect_0|router|Equal9~0_combout  & !\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|router|Equal9~0_combout ),
	.datad(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1]~0_combout  = (\u0|mm_interconnect_0|router|Equal9~0_combout  & (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & !\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used 
// [1]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|router|Equal9~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h00C0;
defparam \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~1_combout  = (\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1]~0_combout  & ((\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0] & 
// (!\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1] & \u0|mm_interconnect_0|button_s1_agent|m0_write~combout )) # (!\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0] & 
// (\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1]))))

	.dataa(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0]),
	.datab(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|button_s1_agent|m0_write~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~1 .lut_mask = 16'h4840;
defparam \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N13
dffeas \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~0_combout  & (!\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1] & 
// (\u0|mm_interconnect_0|button_s1_agent|m0_write~combout  $ (\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0]))))

	.dataa(\u0|mm_interconnect_0|button_s1_agent|m0_write~combout ),
	.datab(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h0048;
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [1] & 
// ((!\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hBAFA;
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N19
dffeas \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_agent|m0_write (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_agent|m0_write~combout  = (\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout  & (\u0|mm_interconnect_0|router|Equal9~0_combout  & !\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout ),
	.datac(\u0|mm_interconnect_0|router|Equal9~0_combout ),
	.datad(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_agent|m0_write~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_agent|m0_write .lut_mask = 16'h00C0;
defparam \u0|mm_interconnect_0|button_s1_agent|m0_write .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~2_combout  = (\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1]~0_combout  & (!\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0] & 
// ((\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1]) # (!\u0|mm_interconnect_0|button_s1_agent|m0_write~combout ))))

	.dataa(\u0|mm_interconnect_0|button_s1_agent|m0_write~combout ),
	.datab(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[1]~0_combout ),
	.datac(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0C04;
defparam \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N31
dffeas \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~2_combout  = \u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0] $ (((\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (\u0|cpu|cpu|d_write~q  & 
// !\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ))))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|cpu|cpu|d_write~q ),
	.datac(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'hF078;
defparam \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~3_combout  = (\u0|cpu|cpu|W_alu_result [5] & (!\u0|cpu|cpu|W_alu_result [4] & !\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [5]),
	.datac(\u0|cpu|cpu|W_alu_result [4]),
	.datad(\u0|mm_interconnect_0|button_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h000C;
defparam \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~4 (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~4_combout  = (\u0|mm_interconnect_0|router|Equal8~2_combout  & (\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~2_combout  & 
// (\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~3_combout  & !\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1])))

	.dataa(\u0|mm_interconnect_0|router|Equal8~2_combout ),
	.datab(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~3_combout ),
	.datad(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~4 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~5 (
// Equation(s):
// \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~5_combout  = (\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~4_combout  & (!\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & 
// (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & \u0|cpu|cpu|d_read~q )))

	.dataa(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~4_combout ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(\u0|cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~5 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N1
dffeas \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout  = (!\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0] & (!\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & 
// (!\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0] & !\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~2 .lut_mask = 16'h0001;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = (!\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )) # (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 16'h00B3;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = (!\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q  & \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q )) # 
// (!\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 16'h008F;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~3_combout  = (!\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0] & (!\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0] & 
// !\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~3 .lut_mask = 16'h0011;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~4_combout  = (\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & (\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & (\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & \u0|mm_interconnect_0|rsp_mux|WideOr1~3_combout 
// )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~4 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \u0|cpu|cpu|av_ld_aligning_data_nxt~1_combout  = (\u0|cpu|cpu|d_read~q  & (((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout )) # (!\u0|mm_interconnect_0|rsp_mux|WideOr1~4_combout 
// )))

	.dataa(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datab(\u0|cpu|cpu|d_read~q ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 16'h80CC;
defparam \u0|cpu|cpu|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_align_cycle_nxt[0]~0 (
// Equation(s):
// \u0|cpu|cpu|av_ld_align_cycle_nxt[0]~0_combout  = (!\u0|cpu|cpu|av_ld_align_cycle [0] & !\u0|cpu|cpu|av_ld_aligning_data_nxt~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|av_ld_align_cycle [0]),
	.datad(\u0|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_align_cycle_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_align_cycle_nxt[0]~0 .lut_mask = 16'h000F;
defparam \u0|cpu|cpu|av_ld_align_cycle_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \u0|cpu|cpu|av_ld_align_cycle[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_align_cycle_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_align_cycle_nxt[1]~1 (
// Equation(s):
// \u0|cpu|cpu|av_ld_align_cycle_nxt[1]~1_combout  = (!\u0|cpu|cpu|av_ld_aligning_data_nxt~1_combout  & (\u0|cpu|cpu|av_ld_align_cycle [0] $ (\u0|cpu|cpu|av_ld_align_cycle [1])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|av_ld_align_cycle [0]),
	.datac(\u0|cpu|cpu|av_ld_align_cycle [1]),
	.datad(\u0|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_align_cycle_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_align_cycle_nxt[1]~1 .lut_mask = 16'h003C;
defparam \u0|cpu|cpu|av_ld_align_cycle_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \u0|cpu|cpu|av_ld_align_cycle[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_align_cycle_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|av_ld_aligning_data_nxt~0_combout  = (\u0|cpu|cpu|av_ld_align_cycle [0] $ (((\u0|cpu|cpu|D_iw [4]) # (!\u0|cpu|cpu|D_ctrl_mem16~0_combout )))) # (!\u0|cpu|cpu|av_ld_align_cycle [1])

	.dataa(\u0|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datab(\u0|cpu|cpu|D_iw [4]),
	.datac(\u0|cpu|cpu|av_ld_align_cycle [1]),
	.datad(\u0|cpu|cpu|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 16'h2FDF;
defparam \u0|cpu|cpu|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_mem32~0_combout  = (\u0|cpu|cpu|D_iw [2] & (\u0|cpu|cpu|D_iw [4] & (\u0|cpu|cpu|D_iw [0] & !\u0|cpu|cpu|D_iw [3])))

	.dataa(\u0|cpu|cpu|D_iw [2]),
	.datab(\u0|cpu|cpu|D_iw [4]),
	.datac(\u0|cpu|cpu|D_iw [0]),
	.datad(\u0|cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_mem32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_mem32~0 .lut_mask = 16'h0080;
defparam \u0|cpu|cpu|D_ctrl_mem32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \u0|cpu|cpu|av_ld_aligning_data_nxt~2_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_ld_aligning_data_nxt~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & (((!\u0|cpu|cpu|D_ctrl_mem32~0_combout  & 
// \u0|cpu|cpu|av_ld_aligning_data_nxt~1_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_mem32~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datad(\u0|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_aligning_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 16'hA3A0;
defparam \u0|cpu|cpu|av_ld_aligning_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \u0|cpu|cpu|av_ld_aligning_data (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a76 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y12_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000D0088008500D8004600CF00FF;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'h00550069000000E1008700FF006300510065006800BD00DB00EF00D30071006600C600A000E3007C00000000000F007900BE006F00CC005800BB00F30016002E00F900BF002900DF00AF00EF009B00F2003B00030070000E00FC00010002000500DF00260092000D00F9000200150075006800C30000007700DD008100BE002300F40030000D00F1001F00C3000000DF0081000700610088004F002B000F00F0004E006300FE003200C300F900990099009900F900990099009900C900F5005E001800E100DF00880048001F002E00B0000300B300FF00FD00E9007F00FB003600DD00F100840075004500C00000001900BF00FF00FC00D1002F00FB00FF0000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout )) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a76~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26 .lut_mask = 16'hD9C8;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y11_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N2
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a108 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout ))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~26_combout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a108 ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27 .lut_mask = 16'hEC64;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~12 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~12_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~12 .lut_mask = 16'hE222;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N11
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~26 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12])))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout  & (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12])))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~26 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~13 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~13_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [12]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [12] 
// & !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [12]),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [12]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~13 .lut_mask = 16'h3032;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N7
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[12] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~27 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout  = (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg 
// [12])))) # (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & ((\u0|rom|the_altsyncram|auto_generated|q_a [12]) # ((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & 
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [12]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datac(\u0|rom|the_altsyncram|auto_generated|q_a [12]),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [12]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~27 .lut_mask = 16'hDC50;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~28 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout  = (\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & 
// \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~28 .lut_mask = 16'hEAAA;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte1_data[4]~5 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte1_data[4]~5_combout  = (\u0|cpu|cpu|av_ld_aligning_data~q  & (\u0|cpu|cpu|av_fill_bit~0_combout )) # (!\u0|cpu|cpu|av_ld_aligning_data~q  & ((\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout )))

	.dataa(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.datab(\u0|cpu|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte1_data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[4]~5 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|av_ld_byte1_data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N13
dffeas \u0|cpu|cpu|av_ld_byte1_data[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte1_data[4]~5_combout ),
	.asdata(\u0|cpu|cpu|av_ld_byte2_data [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.ena(\u0|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N14
fiftyfivenm_lcell_comb \u0|switch|read_mux_out[4] (
// Equation(s):
// \u0|switch|read_mux_out [4] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & \SW[4]~input_o ))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\u0|switch|read_mux_out [4]),
	.cout());
// synopsys translate_off
defparam \u0|switch|read_mux_out[4] .lut_mask = 16'h1100;
defparam \u0|switch|read_mux_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N15
dffeas \u0|switch|readdata[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|switch|read_mux_out [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch|readdata[4] .is_wysiwyg = "true";
defparam \u0|switch|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y42_N11
dffeas \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|switch|readdata [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
fiftyfivenm_lcell_comb \u0|led|data_out[4]~feeder (
// Equation(s):
// \u0|led|data_out[4]~feeder_combout  = \u0|cpu|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u0|led|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|led|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N17
dffeas \u0|led|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led|data_out[4] .is_wysiwyg = "true";
defparam \u0|led|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N12
fiftyfivenm_lcell_comb \u0|led|readdata[4] (
// Equation(s):
// \u0|led|readdata [4] = (!\u0|cpu|cpu|W_alu_result [3] & (\u0|led|data_out [4] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\u0|led|data_out [4]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|led|readdata [4]),
	.cout());
// synopsys translate_off
defparam \u0|led|readdata[4] .lut_mask = 16'h0044;
defparam \u0|led|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N13
dffeas \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|readdata [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[4]~27 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[4]~27_combout  = (\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [4]) # 
// ((\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [4])))) # (!\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [4]))))

	.dataa(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [4]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~27 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N25
dffeas \u0|hex5|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex5|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex5|data_out[4] .is_wysiwyg = "true";
defparam \u0|hex5|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
fiftyfivenm_lcell_comb \u0|hex5|readdata[4] (
// Equation(s):
// \u0|hex5|readdata [4] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & \u0|hex5|data_out [4]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex5|data_out [4]),
	.cin(gnd),
	.combout(\u0|hex5|readdata [4]),
	.cout());
// synopsys translate_off
defparam \u0|hex5|readdata[4] .lut_mask = 16'h0500;
defparam \u0|hex5|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N7
dffeas \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|readdata [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
fiftyfivenm_lcell_comb \u0|hex4|data_out[4]~feeder (
// Equation(s):
// \u0|hex4|data_out[4]~feeder_combout  = \u0|cpu|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u0|hex4|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex4|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|hex4|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \u0|hex4|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex4|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex4|data_out[4] .is_wysiwyg = "true";
defparam \u0|hex4|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
fiftyfivenm_lcell_comb \u0|hex4|readdata[4] (
// Equation(s):
// \u0|hex4|readdata [4] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & \u0|hex4|data_out [4]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex4|data_out [4]),
	.cin(gnd),
	.combout(\u0|hex4|readdata [4]),
	.cout());
// synopsys translate_off
defparam \u0|hex4|readdata[4] .lut_mask = 16'h0500;
defparam \u0|hex4|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|readdata [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[4]~30 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[4]~30_combout  = (\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [4] & ((\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]) # ((\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [4] 
// & \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [4] & (\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [4] & 
// (\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [4]),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [4]),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~30 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
fiftyfivenm_lcell_comb \u0|hex1|data_out[4]~feeder (
// Equation(s):
// \u0|hex1|data_out[4]~feeder_combout  = \u0|cpu|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u0|hex1|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex1|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \u0|hex1|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \u0|hex1|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex1|data_out[4] .is_wysiwyg = "true";
defparam \u0|hex1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
fiftyfivenm_lcell_comb \u0|hex1|readdata[4] (
// Equation(s):
// \u0|hex1|readdata [4] = (\u0|hex1|data_out [4] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|hex1|data_out [4]),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|hex1|readdata [4]),
	.cout());
// synopsys translate_off
defparam \u0|hex1|readdata[4] .lut_mask = 16'h0022;
defparam \u0|hex1|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N27
dffeas \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|readdata [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
fiftyfivenm_lcell_comb \u0|hex0|data_out[4]~4 (
// Equation(s):
// \u0|hex0|data_out[4]~4_combout  = !\u0|cpu|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u0|hex0|data_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|data_out[4]~4 .lut_mask = 16'h00FF;
defparam \u0|hex0|data_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N9
dffeas \u0|hex0|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|data_out[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex0|data_out[4] .is_wysiwyg = "true";
defparam \u0|hex0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
fiftyfivenm_lcell_comb \u0|hex0|readdata[4] (
// Equation(s):
// \u0|hex0|readdata [4] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|hex0|data_out [4] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|hex0|data_out [4]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|hex0|readdata [4]),
	.cout());
// synopsys translate_off
defparam \u0|hex0|readdata[4] .lut_mask = 16'h0003;
defparam \u0|hex0|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N13
dffeas \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|readdata [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[4]~28 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[4]~28_combout  = (\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [4]) # 
// ((\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [4])))) # (!\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [4]))))

	.dataa(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [4]),
	.datad(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~28 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \u0|hex3|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex3|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex3|data_out[4] .is_wysiwyg = "true";
defparam \u0|hex3|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
fiftyfivenm_lcell_comb \u0|hex3|readdata[4] (
// Equation(s):
// \u0|hex3|readdata [4] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & \u0|hex3|data_out [4]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(\u0|hex3|data_out [4]),
	.cin(gnd),
	.combout(\u0|hex3|readdata [4]),
	.cout());
// synopsys translate_off
defparam \u0|hex3|readdata[4] .lut_mask = 16'h0300;
defparam \u0|hex3|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N7
dffeas \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|readdata [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N9
dffeas \u0|hex2|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex2|data_out[4] .is_wysiwyg = "true";
defparam \u0|hex2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
fiftyfivenm_lcell_comb \u0|hex2|readdata[4] (
// Equation(s):
// \u0|hex2|readdata [4] = (!\u0|cpu|cpu|W_alu_result [3] & (\u0|hex2|data_out [4] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\u0|hex2|data_out [4]),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex2|readdata [4]),
	.cout());
// synopsys translate_off
defparam \u0|hex2|readdata[4] .lut_mask = 16'h0404;
defparam \u0|hex2|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N15
dffeas \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|readdata [4]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[4]~29 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[4]~29_combout  = (\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [4]) # ((\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [4] 
// & \u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [4] & 
// ((\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [4]),
	.datac(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [4]),
	.datad(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~29 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~10 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~10_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[4]~27_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[4]~30_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[4]~28_combout ) # 
// (\u0|mm_interconnect_0|rsp_mux|src_data[4]~29_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[4]~27_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[4]~30_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[4]~28_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[4]~29_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~10 .lut_mask = 16'hFFFE;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~4 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~4_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [4]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [4] & 
// !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [4]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [4]),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~4 .lut_mask = 16'h00F2;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N25
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[4]~31 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[4]~31_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [4]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [4] & 
// !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout )))) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & (\u0|rom|the_altsyncram|auto_generated|q_a [4] & 
// (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout )))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datab(\u0|rom|the_altsyncram|auto_generated|q_a [4]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~31 .lut_mask = 16'hAE0C;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~3 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~3_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31])))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~3 .lut_mask = 16'hAC0C;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N21
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[4]~32 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[4]~32_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~32 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~11 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~11_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[4]~32_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[4]~31_combout  & (\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & 
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[4]~31_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[4]~32_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~11 .lut_mask = 16'hECCC;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~12 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~12_combout  = (\u0|cpu|cpu|av_ld_rshift8~1_combout  & (\u0|cpu|cpu|av_ld_byte1_data [4])) # (!\u0|cpu|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu|cpu|av_ld_byte0_data_nxt[4]~10_combout ) # 
// (\u0|cpu|cpu|av_ld_byte0_data_nxt[4]~11_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte1_data [4]),
	.datac(\u0|cpu|cpu|av_ld_byte0_data_nxt[4]~10_combout ),
	.datad(\u0|cpu|cpu|av_ld_byte0_data_nxt[4]~11_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~12 .lut_mask = 16'hDDD8;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N31
dffeas \u0|cpu|cpu|av_ld_byte0_data[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte0_data_nxt[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[4]~6 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[4]~6_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte0_data [4])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|W_alu_result [4] & ((!\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|W_alu_result [4]),
	.datac(\u0|cpu|cpu|av_ld_byte0_data [4]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[4]~6 .lut_mask = 16'hA0E4;
defparam \u0|cpu|cpu|W_rf_wr_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|d_writedata[31]~7 (
// Equation(s):
// \u0|cpu|cpu|d_writedata[31]~7_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31])))

	.dataa(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|d_writedata[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[31]~7 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|d_writedata[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \u0|cpu|cpu|d_writedata[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|d_writedata[31]~7_combout ),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~31 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [31])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u0|cpu|cpu|d_writedata [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~31 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y4_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a95 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y7_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003500F000FD00AF0050000600400000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = 2048'h0088000F001B002000280000003C00A800C7008400000000001500800080002C0018007F001A0023004000000002004E001100C4003900F50001000E007D00400047001000CE0008004800840071000C00C100EB008900F0004300E000400081000800F9006900F0008600F7003A00B800F3003800FF0082002B00D6001100DC001600CE00F0008E00E200EC00EF0008007E0078003500B500BA005000B1000D0090008400210085001C0046000000000001004600000000000100770010000100DF001E0008007F00BD00B900C7000E00F400180000000000120000000C004400FE0065008D007900EA00800000002800800002000200200010000000030000;
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N14
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~62 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]) # 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout )))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout  & (!\u0|ram|the_altsyncram|auto_generated|address_reg_a 
// [1])))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~62 .lut_mask = 16'hCEC2;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N8
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~63 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~63_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a127 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a95~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a95~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a127 ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~63 .lut_mask = 16'hF858;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[31]~51 (
// Equation(s):
// \u0|cpu|cpu|F_iw[31]~51_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[31]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[31]~51 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[31]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[31]~52 (
// Equation(s):
// \u0|cpu|cpu|F_iw[31]~52_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[31]~51_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~63_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[31]~63_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|cpu|cpu|F_iw[31]~51_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[31]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[31]~52 .lut_mask = 16'hF080;
defparam \u0|cpu|cpu|F_iw[31]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N13
dffeas \u0|cpu|cpu|D_iw[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[31]~52_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[0]~33 (
// Equation(s):
// \u0|cpu|cpu|R_src1[0]~33_combout  = (!\u0|cpu|cpu|R_src1~31_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|R_src1~31_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[0]~33 .lut_mask = 16'h1300;
defparam \u0|cpu|cpu|R_src1[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \u0|cpu|cpu|E_src1[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[3]~0 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[3]~0_combout  = (!\u0|cpu|cpu|R_ctrl_force_src2_zero~q  & !\u0|cpu|cpu|R_ctrl_hi_imm16~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datad(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[3]~0 .lut_mask = 16'h000F;
defparam \u0|cpu|cpu|R_src2_lo[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[0]~6 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[0]~6_combout  = (\u0|cpu|cpu|R_src2_lo[3]~0_combout  & ((\u0|cpu|cpu|R_src2_lo~1_combout  & (\u0|cpu|cpu|D_iw [6])) # (!\u0|cpu|cpu|R_src2_lo~1_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [0])))))

	.dataa(\u0|cpu|cpu|D_iw [6]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(\u0|cpu|cpu|R_src2_lo~1_combout ),
	.datad(\u0|cpu|cpu|R_src2_lo[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[0]~6 .lut_mask = 16'hAC00;
defparam \u0|cpu|cpu|R_src2_lo[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N29
dffeas \u0|cpu|cpu|E_src2[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~4 (
// Equation(s):
// \u0|cpu|cpu|Add1~4_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [0])

	.dataa(\u0|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_src2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~4 .lut_mask = 16'h5A5A;
defparam \u0|cpu|cpu|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~6 (
// Equation(s):
// \u0|cpu|cpu|Add1~6_cout  = CARRY(\u0|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u0|cpu|cpu|Add1~6_cout ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~6 .lut_mask = 16'h00CC;
defparam \u0|cpu|cpu|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~7 (
// Equation(s):
// \u0|cpu|cpu|Add1~7_combout  = (\u0|cpu|cpu|E_src1 [0] & ((\u0|cpu|cpu|Add1~4_combout  & (\u0|cpu|cpu|Add1~6_cout  & VCC)) # (!\u0|cpu|cpu|Add1~4_combout  & (!\u0|cpu|cpu|Add1~6_cout )))) # (!\u0|cpu|cpu|E_src1 [0] & ((\u0|cpu|cpu|Add1~4_combout  & 
// (!\u0|cpu|cpu|Add1~6_cout )) # (!\u0|cpu|cpu|Add1~4_combout  & ((\u0|cpu|cpu|Add1~6_cout ) # (GND)))))
// \u0|cpu|cpu|Add1~8  = CARRY((\u0|cpu|cpu|E_src1 [0] & (!\u0|cpu|cpu|Add1~4_combout  & !\u0|cpu|cpu|Add1~6_cout )) # (!\u0|cpu|cpu|E_src1 [0] & ((!\u0|cpu|cpu|Add1~6_cout ) # (!\u0|cpu|cpu|Add1~4_combout ))))

	.dataa(\u0|cpu|cpu|E_src1 [0]),
	.datab(\u0|cpu|cpu|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~6_cout ),
	.combout(\u0|cpu|cpu|Add1~7_combout ),
	.cout(\u0|cpu|cpu|Add1~8 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~7 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_mem_byte_en[0]~0 (
// Equation(s):
// \u0|cpu|cpu|E_mem_byte_en[0]~0_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu|cpu|D_ctrl_mem8~1_combout ) # ((!\u0|cpu|cpu|Add1~9_combout )))) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & (((!\u0|cpu|cpu|Add1~9_combout  & 
// !\u0|cpu|cpu|Add1~7_combout )) # (!\u0|cpu|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(\u0|cpu|cpu|Add1~9_combout ),
	.datad(\u0|cpu|cpu|Add1~7_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_mem_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_mem_byte_en[0]~0 .lut_mask = 16'h9B9F;
defparam \u0|cpu|cpu|E_mem_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N25
dffeas \u0|cpu|cpu|d_byteenable[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_mem_byte_en[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~0_combout  = (\u0|cpu|cpu|d_byteenable [2] & !\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_byteenable [2]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~0 .lut_mask = 16'h00CC;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N13
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg [0]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_byteenable [0]))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datab(\u0|cpu|cpu|d_byteenable [0]),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0 .lut_mask = 16'hEE44;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent|cp_ready (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]) # ((!\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1_combout ) # (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|cp_ready .lut_mask = 16'hFF0E;
defparam \u0|mm_interconnect_0|rom_s1_agent|cp_ready .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~0_combout  = (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (!\u0|cpu|cpu|W_alu_result [7] & !\u0|cpu|cpu|W_alu_result [6])))

	.dataa(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [7]),
	.datad(\u0|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~0 .lut_mask = 16'h0008;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count[0]~0_combout  = (\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout  & (((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count [0])))) # (!\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout  & 
// ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count [0] & ((!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ))) # (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count [0] & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~0_combout 
// ) # (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q )))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~0_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count [0]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count[0]~0 .lut_mask = 16'hA5F4;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N7
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~1_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout )) # (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count [0]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~0_combout  & !\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout ))))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count [0]),
	.datab(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~0_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~1 .lut_mask = 16'hF05C;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N3
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~1_combout  = (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & \u0|cpu|cpu|d_byteenable [3])

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_byteenable [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~1 .lut_mask = 16'h5500;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N25
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|data_reg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg [1]))) # 
// (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q  & (\u0|cpu|cpu|d_byteenable [1]))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_byteenable [1]),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|byteen_reg [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1 .lut_mask = 16'hFA50;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~3_combout  = (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|router|Equal2~2_combout  & 
// ((\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1_combout ) # (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[17]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|out_data[16]~0_combout ),
	.datad(\u0|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h3200;
defparam \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~4 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~4_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & 
// (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~3_combout  & \u0|cpu|cpu|d_read~q )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~3_combout ),
	.datad(\u0|cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~4 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N27
dffeas \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0] & (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1] $ (((!\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg 
// [0] & !\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q )))))

	.dataa(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][79]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hC090;
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~3_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~2_combout  & (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout  & 
// (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|router|Equal2~2_combout ))) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~2_combout  & (((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 16'h3830;
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N1
dffeas \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~4 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~4_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][77]~q ) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][77]~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~4 .lut_mask = 16'hF0FF;
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N13
dffeas \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~4_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~0_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~q ) # (!\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~0 .lut_mask = 16'hF0FF;
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N31
dffeas \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~2_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count [0] & (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~q  & 
// \u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q )))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count [0]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|endofpacket_reg~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|use_reg~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~2 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N19
dffeas \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][80] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][80]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][80] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~3 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~3_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~2_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][80]~q  & \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~2_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[1][80]~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~3 .lut_mask = 16'hFCCC;
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N3
dffeas \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][80] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem~3_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][80]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][80] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~0_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][80]~q ) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q )

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][80]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~0 .lut_mask = 16'hF3F3;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~0_combout  = (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset [1]) # (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base [1])

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|burst_uncompress_address_base [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~0 .lut_mask = 16'hFAFA;
defparam \u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  = (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~0_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout  & (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19]~q )) 
// # (!\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout  & ((\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~0_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|comb~0_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][19]~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1 .lut_mask = 16'hFBEA;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~combout  = (\u0|mm_interconnect_0|rsp_mux|WideOr1~4_combout  & ((!\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ) # (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout )))

	.dataa(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 16'h5F00;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  = (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & ((\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ) # 
// ((\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & \u0|cpu|cpu|d_read~q ))))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(\u0|cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .lut_mask = 16'hC8C0;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  = (!\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & \u0|cpu|cpu|d_read~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(\u0|cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~0_combout  & (\u0|mm_interconnect_0|router|Equal6~0_combout  & 
// (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & \u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout )))

	.dataa(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal6~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~1_combout )))) # (!\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h7470;
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_agent|m0_write~0_combout  = (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|mm_interconnect_0|router|Equal6~0_combout  & (\u0|mm_interconnect_0|router|Equal4~0_combout  & 
// !\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal6~0_combout ),
	.datac(\u0|mm_interconnect_0|router|Equal4~0_combout ),
	.datad(\u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_agent|m0_write~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|hex2_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~0_combout  = (\u0|mm_interconnect_0|hex2_s1_agent|m0_write~0_combout  & (\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout  & 
// (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout  & !\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [1])))

	.dataa(\u0|mm_interconnect_0|hex2_s1_agent|m0_write~0_combout ),
	.datab(\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h0080;
defparam \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
fiftyfivenm_lcell_comb \u0|hex2|data_out[3]~feeder (
// Equation(s):
// \u0|hex2|data_out[3]~feeder_combout  = \u0|cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u0|hex2|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex2|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|hex2|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N7
dffeas \u0|hex2|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex2|data_out[3] .is_wysiwyg = "true";
defparam \u0|hex2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
fiftyfivenm_lcell_comb \u0|hex2|readdata[3] (
// Equation(s):
// \u0|hex2|readdata [3] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & \u0|hex2|data_out [3]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex2|data_out [3]),
	.cin(gnd),
	.combout(\u0|hex2|readdata [3]),
	.cout());
// synopsys translate_off
defparam \u0|hex2|readdata[3] .lut_mask = 16'h0500;
defparam \u0|hex2|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N5
dffeas \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|readdata [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
fiftyfivenm_lcell_comb \u0|hex3|data_out[3]~feeder (
// Equation(s):
// \u0|hex3|data_out[3]~feeder_combout  = \u0|cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u0|hex3|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex3|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|hex3|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N15
dffeas \u0|hex3|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex3|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex3|data_out[3] .is_wysiwyg = "true";
defparam \u0|hex3|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
fiftyfivenm_lcell_comb \u0|hex3|readdata[3] (
// Equation(s):
// \u0|hex3|readdata [3] = (!\u0|cpu|cpu|W_alu_result [3] & (\u0|hex3|data_out [3] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|hex3|data_out [3]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|hex3|readdata [3]),
	.cout());
// synopsys translate_off
defparam \u0|hex3|readdata[3] .lut_mask = 16'h0030;
defparam \u0|hex3|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N21
dffeas \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|readdata [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[3]~23 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[3]~23_combout  = (\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [3]) # 
// ((\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [3])))) # (!\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [3])))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [3]),
	.datad(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~23 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
fiftyfivenm_lcell_comb \u0|hex0|data_out[3]~3 (
// Equation(s):
// \u0|hex0|data_out[3]~3_combout  = !\u0|cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u0|hex0|data_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|data_out[3]~3 .lut_mask = 16'h00FF;
defparam \u0|hex0|data_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N15
dffeas \u0|hex0|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|data_out[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex0|data_out[3] .is_wysiwyg = "true";
defparam \u0|hex0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
fiftyfivenm_lcell_comb \u0|hex0|readdata[3] (
// Equation(s):
// \u0|hex0|readdata [3] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & !\u0|hex0|data_out [3]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex0|data_out [3]),
	.cin(gnd),
	.combout(\u0|hex0|readdata [3]),
	.cout());
// synopsys translate_off
defparam \u0|hex0|readdata[3] .lut_mask = 16'h0005;
defparam \u0|hex0|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|readdata [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N15
dffeas \u0|hex1|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex1|data_out[3] .is_wysiwyg = "true";
defparam \u0|hex1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
fiftyfivenm_lcell_comb \u0|hex1|readdata[3] (
// Equation(s):
// \u0|hex1|readdata [3] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & \u0|hex1|data_out [3]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex1|data_out [3]),
	.cin(gnd),
	.combout(\u0|hex1|readdata [3]),
	.cout());
// synopsys translate_off
defparam \u0|hex1|readdata[3] .lut_mask = 16'h0500;
defparam \u0|hex1|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N25
dffeas \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|readdata [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[3]~22 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[3]~22_combout  = (\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [3] & ((\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]) # ((\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [3] 
// & \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [3] & (\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [3] & 
// (\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [3]),
	.datab(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [3]),
	.datac(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~22 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
fiftyfivenm_lcell_comb \u0|switch|read_mux_out[3] (
// Equation(s):
// \u0|switch|read_mux_out [3] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & \SW[3]~input_o ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\u0|switch|read_mux_out [3]),
	.cout());
// synopsys translate_off
defparam \u0|switch|read_mux_out[3] .lut_mask = 16'h0300;
defparam \u0|switch|read_mux_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N15
dffeas \u0|switch|readdata[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|switch|read_mux_out [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch|readdata[3] .is_wysiwyg = "true";
defparam \u0|switch|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N9
dffeas \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|switch|readdata [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N15
dffeas \u0|led|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led|data_out[3] .is_wysiwyg = "true";
defparam \u0|led|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N24
fiftyfivenm_lcell_comb \u0|led|readdata[3] (
// Equation(s):
// \u0|led|readdata [3] = (!\u0|cpu|cpu|W_alu_result [3] & (\u0|led|data_out [3] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|led|data_out [3]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|led|readdata [3]),
	.cout());
// synopsys translate_off
defparam \u0|led|readdata[3] .lut_mask = 16'h0050;
defparam \u0|led|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N25
dffeas \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|readdata [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[3]~21 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[3]~21_combout  = (\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [3]) # 
// ((\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [3])))) # (!\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [3])))

	.dataa(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [3]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~21 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
fiftyfivenm_lcell_comb \u0|hex5|data_out[3]~1 (
// Equation(s):
// \u0|hex5|data_out[3]~1_combout  = !\u0|cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex5|data_out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex5|data_out[3]~1 .lut_mask = 16'h0F0F;
defparam \u0|hex5|data_out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N5
dffeas \u0|hex5|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|data_out[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex5|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex5|data_out[3] .is_wysiwyg = "true";
defparam \u0|hex5|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
fiftyfivenm_lcell_comb \u0|hex5|readdata[3] (
// Equation(s):
// \u0|hex5|readdata [3] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & !\u0|hex5|data_out [3]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex5|data_out [3]),
	.cin(gnd),
	.combout(\u0|hex5|readdata [3]),
	.cout());
// synopsys translate_off
defparam \u0|hex5|readdata[3] .lut_mask = 16'h0003;
defparam \u0|hex5|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|readdata [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
fiftyfivenm_lcell_comb \u0|hex4|data_out[3]~feeder (
// Equation(s):
// \u0|hex4|data_out[3]~feeder_combout  = \u0|cpu|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u0|hex4|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex4|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|hex4|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N23
dffeas \u0|hex4|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex4|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex4|data_out[3] .is_wysiwyg = "true";
defparam \u0|hex4|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
fiftyfivenm_lcell_comb \u0|hex4|readdata[3] (
// Equation(s):
// \u0|hex4|readdata [3] = (\u0|hex4|data_out [3] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|hex4|data_out [3]),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex4|readdata [3]),
	.cout());
// synopsys translate_off
defparam \u0|hex4|readdata[3] .lut_mask = 16'h0202;
defparam \u0|hex4|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N9
dffeas \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|readdata [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[3]~24 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[3]~24_combout  = (\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [3] & ((\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [3])))) # (!\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [3] & 
// (\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [3])))

	.dataa(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [3]),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [3]),
	.datad(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~24 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~7 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~7_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[3]~23_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[3]~22_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[3]~21_combout ) # 
// (\u0|mm_interconnect_0|rsp_mux|src_data[3]~24_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[3]~23_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[3]~22_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[3]~21_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[3]~24_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~7 .lut_mask = 16'hFFFE;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[44] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [44] = (\u0|cpu|cpu|F_pc [6] & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|W_alu_result [8])))) # (!\u0|cpu|cpu|F_pc [6] & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|W_alu_result [8]))))

	.dataa(\u0|cpu|cpu|F_pc [6]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|W_alu_result [8]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[44] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[43] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [43] = (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u0|cpu|cpu|F_pc [5]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|W_alu_result [7])))) # (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u0|cpu|cpu|W_alu_result [7]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u0|cpu|cpu|F_pc [5]),
	.datad(\u0|cpu|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[43] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0_combout  = (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [6] & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [7] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address 
// [8] & !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [5])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [6]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [7]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0010;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0_combout  & !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [0]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h00A0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~2_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~2 .lut_mask = 16'hEC20;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[3]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[3]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N9
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[3]~26 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[3]~26_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~26 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~3 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~3_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [3]) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [3]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [3]),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~3 .lut_mask = 16'h3130;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N13
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[3]~25 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[3]~25_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [3]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [3] & 
// !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout )))) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & (\u0|rom|the_altsyncram|auto_generated|q_a [3] & 
// (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout )))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datab(\u0|rom|the_altsyncram|auto_generated|q_a [3]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [3]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~25 .lut_mask = 16'hAE0C;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~8 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~8_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[3]~26_combout ) # ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & (\u0|mm_interconnect_0|rsp_mux|src_data[3]~25_combout  & 
// \u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[3]~26_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[3]~25_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~8 .lut_mask = 16'hEAAA;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~9 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~9_combout  = (\u0|cpu|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu|cpu|av_ld_byte1_data [3])))) # (!\u0|cpu|cpu|av_ld_rshift8~1_combout  & ((\u0|cpu|cpu|av_ld_byte0_data_nxt[3]~7_combout ) # 
// ((\u0|cpu|cpu|av_ld_byte0_data_nxt[3]~8_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_byte0_data_nxt[3]~7_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte0_data_nxt[3]~8_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte1_data [3]),
	.datad(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~9 .lut_mask = 16'hF0EE;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \u0|cpu|cpu|av_ld_byte0_data[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte0_data_nxt[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[3]~5 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[3]~5_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte0_data [3])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|W_alu_result [3] & ((!\u0|cpu|cpu|E_alu_result~0_combout ))))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|cpu|cpu|av_ld_byte0_data [3]),
	.datad(\u0|cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[3]~5 .lut_mask = 16'hA0E4;
defparam \u0|cpu|cpu|W_rf_wr_data[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[12]~10 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[12]~10_combout  = (!\u0|cpu|cpu|E_src2[6]~15_combout  & ((\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|D_iw [18]))) # (!\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [12]))))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datab(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.datac(\u0|cpu|cpu|D_iw [18]),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[12]~10 .lut_mask = 16'h3022;
defparam \u0|cpu|cpu|R_src2_lo[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N13
dffeas \u0|cpu|cpu|E_src2[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[12]~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~23 (
// Equation(s):
// \u0|cpu|cpu|Add1~23_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [12])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_src2 [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~23 .lut_mask = 16'h33CC;
defparam \u0|cpu|cpu|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[12]~7 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[12]~7_combout  = (\u0|cpu|cpu|E_src1 [12] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [12]))))) # (!\u0|cpu|cpu|E_src1 [12] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src2 [12]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src2 [12]))))

	.dataa(\u0|cpu|cpu|E_src1 [12]),
	.datab(\u0|cpu|cpu|R_logic_op [0]),
	.datac(\u0|cpu|cpu|R_logic_op [1]),
	.datad(\u0|cpu|cpu|E_src2 [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[12]~7 .lut_mask = 16'h78A1;
defparam \u0|cpu|cpu|E_logic_result[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[12]~6 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[12]~6_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|E_logic_result[12]~7_combout ))) # (!\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|Add1~45_combout ))

	.dataa(\u0|cpu|cpu|Add1~45_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_logic_result[12]~7_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[12]~6 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|W_alu_result[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N21
dffeas \u0|cpu|cpu|W_alu_result[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[12]~6_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [12]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal2~0_combout  = (\u0|cpu|cpu|W_alu_result [12] & (!\u0|cpu|cpu|W_alu_result [9] & (!\u0|cpu|cpu|W_alu_result [10] & !\u0|cpu|cpu|W_alu_result [11])))

	.dataa(\u0|cpu|cpu|W_alu_result [12]),
	.datab(\u0|cpu|cpu|W_alu_result [9]),
	.datac(\u0|cpu|cpu|W_alu_result [10]),
	.datad(\u0|cpu|cpu|W_alu_result [11]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal2~0 .lut_mask = 16'h0002;
defparam \u0|mm_interconnect_0|router|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal2~1_combout  = (\u0|mm_interconnect_0|router|Equal2~0_combout  & (\u0|mm_interconnect_0|router|Equal1~0_combout  & (!\u0|cpu|cpu|W_alu_result [8] & \u0|mm_interconnect_0|router|Equal1~1_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [8]),
	.datad(\u0|mm_interconnect_0|router|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal2~1 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|router|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~8 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~8_combout  = (((\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q )) # (!\u0|cpu|cpu|d_write~q )) # 
// (!\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q )

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|cpu|cpu|d_write~q ),
	.datac(\u0|mm_interconnect_0|hex3_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~8 .lut_mask = 16'hFFF7;
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout  = \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [0] $ (((!\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~10_combout  & 
// (\u0|mm_interconnect_0|router|Equal2~1_combout  & !\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~8_combout ))))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~10_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datac(\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~8_combout ),
	.datad(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9 .lut_mask = 16'hFB04;
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0]~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\u0|mm_interconnect_0|hex3_s1_agent|m0_write~0_combout  & 
// ((\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [1]) # (!\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout ))))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [1]),
	.datab(\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|hex3_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'hB000;
defparam \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~1_combout  = (\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0]~0_combout  & (\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [1] $ 
// (\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [0])))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[0]~0_combout ),
	.datac(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~1 .lut_mask = 16'h0CC0;
defparam \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N7
dffeas \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg~0_combout  = (!\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout  & 
// (\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout  & \u0|mm_interconnect_0|hex3_s1_agent|m0_write~0_combout )))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|wait_latency_counter [1]),
	.datab(\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_translator|read_latency_shift_reg~2_combout ),
	.datad(\u0|mm_interconnect_0|hex3_s1_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h4000;
defparam \u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
fiftyfivenm_lcell_comb \u0|hex3|data_out[2]~2 (
// Equation(s):
// \u0|hex3|data_out[2]~2_combout  = !\u0|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u0|hex3|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex3|data_out[2]~2 .lut_mask = 16'h00FF;
defparam \u0|hex3|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \u0|hex3|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|data_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex3|data_out[2] .is_wysiwyg = "true";
defparam \u0|hex3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
fiftyfivenm_lcell_comb \u0|hex3|readdata[2] (
// Equation(s):
// \u0|hex3|readdata [2] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|hex3|data_out [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(\u0|hex3|data_out [2]),
	.cin(gnd),
	.combout(\u0|hex3|readdata [2]),
	.cout());
// synopsys translate_off
defparam \u0|hex3|readdata[2] .lut_mask = 16'h0003;
defparam \u0|hex3|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N19
dffeas \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|readdata [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
fiftyfivenm_lcell_comb \u0|hex2|data_out[2]~2 (
// Equation(s):
// \u0|hex2|data_out[2]~2_combout  = !\u0|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u0|hex2|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex2|data_out[2]~2 .lut_mask = 16'h00FF;
defparam \u0|hex2|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N29
dffeas \u0|hex2|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|data_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex2|data_out[2] .is_wysiwyg = "true";
defparam \u0|hex2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
fiftyfivenm_lcell_comb \u0|hex2|readdata[2] (
// Equation(s):
// \u0|hex2|readdata [2] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & !\u0|hex2|data_out [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex2|data_out [2]),
	.cin(gnd),
	.combout(\u0|hex2|readdata [2]),
	.cout());
// synopsys translate_off
defparam \u0|hex2|readdata[2] .lut_mask = 16'h0005;
defparam \u0|hex2|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N3
dffeas \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|readdata [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2]~17 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[2]~17_combout  = (\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [2]) # 
// ((\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [2])))) # (!\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0] & 
// (((\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [2]))))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [2]),
	.datac(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~17 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
fiftyfivenm_lcell_comb \u0|switch|read_mux_out[2] (
// Equation(s):
// \u0|switch|read_mux_out [2] = (\SW[2]~input_o  & (!\u0|cpu|cpu|W_alu_result [2] & !\u0|cpu|cpu|W_alu_result [3]))

	.dataa(\SW[2]~input_o ),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|switch|read_mux_out [2]),
	.cout());
// synopsys translate_off
defparam \u0|switch|read_mux_out[2] .lut_mask = 16'h0202;
defparam \u0|switch|read_mux_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \u0|switch|readdata[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|switch|read_mux_out [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch|readdata[2] .is_wysiwyg = "true";
defparam \u0|switch|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|switch|readdata [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
fiftyfivenm_lcell_comb \u0|led|data_out[2]~feeder (
// Equation(s):
// \u0|led|data_out[2]~feeder_combout  = \u0|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u0|led|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|led|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N13
dffeas \u0|led|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led|data_out[2] .is_wysiwyg = "true";
defparam \u0|led|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
fiftyfivenm_lcell_comb \u0|led|readdata[2] (
// Equation(s):
// \u0|led|readdata [2] = (!\u0|cpu|cpu|W_alu_result [3] & (\u0|led|data_out [2] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|led|data_out [2]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|led|readdata [2]),
	.cout());
// synopsys translate_off
defparam \u0|led|readdata[2] .lut_mask = 16'h0050;
defparam \u0|led|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N3
dffeas \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|readdata [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2]~15 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[2]~15_combout  = (\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [2]) # 
// ((\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [2])))) # (!\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [2])))

	.dataa(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [2]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~15 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N11
dffeas \u0|hex5|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex5|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex5|data_out[2] .is_wysiwyg = "true";
defparam \u0|hex5|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
fiftyfivenm_lcell_comb \u0|hex5|readdata[2] (
// Equation(s):
// \u0|hex5|readdata [2] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & \u0|hex5|data_out [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex5|data_out [2]),
	.cin(gnd),
	.combout(\u0|hex5|readdata [2]),
	.cout());
// synopsys translate_off
defparam \u0|hex5|readdata[2] .lut_mask = 16'h0300;
defparam \u0|hex5|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|readdata [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
fiftyfivenm_lcell_comb \u0|hex4|data_out[2]~1 (
// Equation(s):
// \u0|hex4|data_out[2]~1_combout  = !\u0|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u0|hex4|data_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex4|data_out[2]~1 .lut_mask = 16'h00FF;
defparam \u0|hex4|data_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N21
dffeas \u0|hex4|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|data_out[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex4|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex4|data_out[2] .is_wysiwyg = "true";
defparam \u0|hex4|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
fiftyfivenm_lcell_comb \u0|hex4|readdata[2] (
// Equation(s):
// \u0|hex4|readdata [2] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & !\u0|hex4|data_out [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex4|data_out [2]),
	.cin(gnd),
	.combout(\u0|hex4|readdata [2]),
	.cout());
// synopsys translate_off
defparam \u0|hex4|readdata[2] .lut_mask = 16'h0003;
defparam \u0|hex4|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N3
dffeas \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|readdata [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2]~18 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[2]~18_combout  = (\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [2]) # ((\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [2] 
// & \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [2] & 
// (\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [2]),
	.datac(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~18 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
fiftyfivenm_lcell_comb \u0|hex0|data_out[2]~2 (
// Equation(s):
// \u0|hex0|data_out[2]~2_combout  = !\u0|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u0|hex0|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|data_out[2]~2 .lut_mask = 16'h00FF;
defparam \u0|hex0|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N5
dffeas \u0|hex0|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|data_out[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex0|data_out[2] .is_wysiwyg = "true";
defparam \u0|hex0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
fiftyfivenm_lcell_comb \u0|hex0|readdata[2] (
// Equation(s):
// \u0|hex0|readdata [2] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|hex0|data_out [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(\u0|hex0|data_out [2]),
	.cin(gnd),
	.combout(\u0|hex0|readdata [2]),
	.cout());
// synopsys translate_off
defparam \u0|hex0|readdata[2] .lut_mask = 16'h0005;
defparam \u0|hex0|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N11
dffeas \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|readdata [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
fiftyfivenm_lcell_comb \u0|hex1|data_out[2]~feeder (
// Equation(s):
// \u0|hex1|data_out[2]~feeder_combout  = \u0|cpu|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u0|hex1|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex1|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|hex1|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N5
dffeas \u0|hex1|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex1|data_out[2] .is_wysiwyg = "true";
defparam \u0|hex1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
fiftyfivenm_lcell_comb \u0|hex1|readdata[2] (
// Equation(s):
// \u0|hex1|readdata [2] = (!\u0|cpu|cpu|W_alu_result [2] & (\u0|hex1|data_out [2] & !\u0|cpu|cpu|W_alu_result [3]))

	.dataa(\u0|cpu|cpu|W_alu_result [2]),
	.datab(\u0|hex1|data_out [2]),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex1|readdata [2]),
	.cout());
// synopsys translate_off
defparam \u0|hex1|readdata[2] .lut_mask = 16'h0404;
defparam \u0|hex1|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N25
dffeas \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|readdata [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2]~16 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[2]~16_combout  = (\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [2] & ((\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [2])))) # (!\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [2] & 
// (((\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [2]))))

	.dataa(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [2]),
	.datab(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~16 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~4 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~4_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[2]~17_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[2]~15_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[2]~18_combout ) # 
// (\u0|mm_interconnect_0|rsp_mux|src_data[2]~16_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[2]~17_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[2]~15_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[2]~18_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[2]~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~4 .lut_mask = 16'hFFFE;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~2 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~2_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [2]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [2] & 
// !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [2]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [2]),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~2 .lut_mask = 16'h00F2;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2]~19 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[2]~19_combout  = (\u0|rom|the_altsyncram|auto_generated|q_a [2] & (((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [2])) # 
// (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))) # (!\u0|rom|the_altsyncram|auto_generated|q_a [2] & (((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg 
// [2]))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [2]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~19 .lut_mask = 16'hF222;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [23]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 16'h88F8;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~q )))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~1 .lut_mask = 16'hCCA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[2]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[2]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N17
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[2]~20 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[2]~20_combout  = (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ) # 
// ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout  & 
// (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2] & \u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.datad(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~20 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~5 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~5_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[2]~20_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & (\u0|mm_interconnect_0|rsp_mux|src_data[2]~19_combout  & 
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout )))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[2]~19_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[2]~20_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~5 .lut_mask = 16'hF8F0;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~6 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~6_combout  = (\u0|cpu|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu|cpu|av_ld_byte1_data [2])))) # (!\u0|cpu|cpu|av_ld_rshift8~1_combout  & ((\u0|cpu|cpu|av_ld_byte0_data_nxt[2]~4_combout ) # 
// ((\u0|cpu|cpu|av_ld_byte0_data_nxt[2]~5_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte0_data_nxt[2]~4_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte0_data_nxt[2]~5_combout ),
	.datad(\u0|cpu|cpu|av_ld_byte1_data [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~6 .lut_mask = 16'hFE54;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N7
dffeas \u0|cpu|cpu|av_ld_byte0_data[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte0_data_nxt[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[2]~4 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[2]~4_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte0_data [2])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (!\u0|cpu|cpu|E_alu_result~0_combout  & (\u0|cpu|cpu|W_alu_result [2])))

	.dataa(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|cpu|cpu|av_ld_byte0_data [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[2]~4 .lut_mask = 16'hBA10;
defparam \u0|cpu|cpu|W_rf_wr_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[10]~10 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[10]~10_combout  = (\u0|cpu|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) # (!\u0|cpu|cpu|D_iw [4] & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # (!\u0|cpu|cpu|D_ctrl_mem8~0_combout  & (((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datad(\u0|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[10]~10 .lut_mask = 16'hF0B8;
defparam \u0|cpu|cpu|E_st_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N23
dffeas \u0|cpu|cpu|d_writedata[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~18 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~17 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~17_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [10]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [10]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [10]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~17 .lut_mask = 16'hFC0C;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[9]~8 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[9]~8_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[9]~8 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[9]~8_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~20_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_writedata [9])

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~20 .lut_mask = 16'hAA00;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [9])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [9])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [9]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19 .lut_mask = 16'hF5A0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~29 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~29_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~29 .lut_mask = 16'hE222;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N27
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [30]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[30]~49 (
// Equation(s):
// \u0|cpu|cpu|F_iw[30]~49_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[30]~49 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[30]~50 (
// Equation(s):
// \u0|cpu|cpu|F_iw[30]~50_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[30]~49_combout ) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~61_combout ))))

	.dataa(\u0|cpu|cpu|F_iw[30]~49_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[30]~61_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[30]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[30]~50 .lut_mask = 16'hE0A0;
defparam \u0|cpu|cpu|F_iw[30]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N27
dffeas \u0|cpu|cpu|D_iw[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[30]~50_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1[1]~32 (
// Equation(s):
// \u0|cpu|cpu|R_src1[1]~32_combout  = (!\u0|cpu|cpu|R_src1~31_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] & ((!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|R_src1~31_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1[1]~32 .lut_mask = 16'h1300;
defparam \u0|cpu|cpu|R_src1[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \u0|cpu|cpu|E_src1[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src1[1]~32_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[1]~30 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[1]~30_combout  = (\u0|cpu|cpu|E_src2 [1] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [1]))))) # (!\u0|cpu|cpu|E_src2 [1] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src1 [1]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src1 [1]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src2 [1]),
	.datad(\u0|cpu|cpu|E_src1 [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[1]~30 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[1]~18 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[1]~18_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[1]~30_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~9_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[1]~30_combout ),
	.datab(\u0|cpu|cpu|Add1~9_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[1]~18 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|W_alu_result[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N1
dffeas \u0|cpu|cpu|W_alu_result[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[1]~18_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[0]~17 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[0]~17_combout  = (\u0|cpu|cpu|E_src1 [0] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [0]))))) # (!\u0|cpu|cpu|E_src1 [0] & ((\u0|cpu|cpu|E_src2 [0] & ((\u0|cpu|cpu|R_logic_op [1]))) # 
// (!\u0|cpu|cpu|E_src2 [0] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|R_logic_op [1]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|E_src1 [0]),
	.datac(\u0|cpu|cpu|E_src2 [0]),
	.datad(\u0|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[0]~17 .lut_mask = 16'h7C81;
defparam \u0|cpu|cpu|E_logic_result[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[0]~17 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[0]~17_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|E_logic_result[0]~17_combout ))) # (!\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|Add1~7_combout ))

	.dataa(\u0|cpu|cpu|Add1~7_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[0]~17_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[0]~17 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|W_alu_result[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N29
dffeas \u0|cpu|cpu|W_alu_result[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[0]~17_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_rshift8~0 (
// Equation(s):
// \u0|cpu|cpu|av_ld_rshift8~0_combout  = (\u0|cpu|cpu|W_alu_result [1] & (((!\u0|cpu|cpu|av_ld_align_cycle [0] & \u0|cpu|cpu|W_alu_result [0])) # (!\u0|cpu|cpu|av_ld_align_cycle [1]))) # (!\u0|cpu|cpu|W_alu_result [1] & (!\u0|cpu|cpu|av_ld_align_cycle [0] & 
// (!\u0|cpu|cpu|av_ld_align_cycle [1] & \u0|cpu|cpu|W_alu_result [0])))

	.dataa(\u0|cpu|cpu|W_alu_result [1]),
	.datab(\u0|cpu|cpu|av_ld_align_cycle [0]),
	.datac(\u0|cpu|cpu|av_ld_align_cycle [1]),
	.datad(\u0|cpu|cpu|W_alu_result [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_rshift8~0 .lut_mask = 16'h2B0A;
defparam \u0|cpu|cpu|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_rshift8~1 (
// Equation(s):
// \u0|cpu|cpu|av_ld_rshift8~1_combout  = (\u0|cpu|cpu|av_ld_rshift8~0_combout  & \u0|cpu|cpu|av_ld_aligning_data~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|av_ld_rshift8~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_rshift8~1 .lut_mask = 16'hCC00;
defparam \u0|cpu|cpu|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~1_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [1]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [1] & 
// !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [1]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [1]),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~1 .lut_mask = 16'h00F2;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N29
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[1]~13 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[1]~13_combout  = (\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [1]) # 
// ((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [1])))) # (!\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & 
// (((!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout  & \u0|rom|the_altsyncram|auto_generated|q_a [1]))))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [1]),
	.datac(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datad(\u0|rom|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~13 .lut_mask = 16'h8F88;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a65 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y11_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000100C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003500D200D500AF0050000200400000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'h0080000F000800200020000000BC0088008000840000000000050080008000A400010063001000A2000F00FF00F1004E00510014002900F50005000A007D00410044005000CA0028004800140045000800450049000400010042000000000000002800B9006900F2008600F7003A009C00BB003800FF008A002300560051001C001200CE00F2008800E000AC00EF0028005E007800B5003500B8005000B100080090008400210005001C004400000000000000440000000000000061001400010017001E0028004F00B500900063008E00F000500000000000120000000C004400C200C40085007900E200800000000000800002000800600010000400010000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]) # 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout )))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2 .lut_mask = 16'hB9A8;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a97 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a65~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a65~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a97 ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3 .lut_mask = 16'hF388;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[1]~14 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[1]~14_combout  = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]) # 
// ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout  & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~14 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~2 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~2_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[1]~14_combout ) # ((\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & (\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & 
// \u0|mm_interconnect_0|rsp_mux|src_data[1]~13_combout )))

	.dataa(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[1]~13_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[1]~14_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~2 .lut_mask = 16'hFF80;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N26
fiftyfivenm_lcell_comb \u0|switch|read_mux_out[1] (
// Equation(s):
// \u0|switch|read_mux_out [1] = (!\u0|cpu|cpu|W_alu_result [3] & (\SW[1]~input_o  & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|switch|read_mux_out [1]),
	.cout());
// synopsys translate_off
defparam \u0|switch|read_mux_out[1] .lut_mask = 16'h0044;
defparam \u0|switch|read_mux_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N27
dffeas \u0|switch|readdata[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|switch|read_mux_out [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch|readdata[1] .is_wysiwyg = "true";
defparam \u0|switch|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y42_N3
dffeas \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|switch|readdata [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N2
fiftyfivenm_lcell_comb \u0|led|data_out[1]~feeder (
// Equation(s):
// \u0|led|data_out[1]~feeder_combout  = \u0|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u0|led|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|led|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N3
dffeas \u0|led|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led|data_out[1] .is_wysiwyg = "true";
defparam \u0|led|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N16
fiftyfivenm_lcell_comb \u0|led|readdata[1] (
// Equation(s):
// \u0|led|readdata [1] = (!\u0|cpu|cpu|W_alu_result [3] & (\u0|led|data_out [1] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|led|data_out [1]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|led|readdata [1]),
	.cout());
// synopsys translate_off
defparam \u0|led|readdata[1] .lut_mask = 16'h0050;
defparam \u0|led|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N17
dffeas \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|readdata [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[1]~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[1]~9_combout  = (\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [1]) # 
// ((\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [1])))) # (!\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [1]))))

	.dataa(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [1]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~9 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
fiftyfivenm_lcell_comb \u0|hex4|data_out[1]~0 (
// Equation(s):
// \u0|hex4|data_out[1]~0_combout  = !\u0|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex4|data_out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex4|data_out[1]~0 .lut_mask = 16'h0F0F;
defparam \u0|hex4|data_out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N19
dffeas \u0|hex4|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|data_out[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex4|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex4|data_out[1] .is_wysiwyg = "true";
defparam \u0|hex4|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
fiftyfivenm_lcell_comb \u0|hex4|readdata[1] (
// Equation(s):
// \u0|hex4|readdata [1] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|hex4|data_out [1]))

	.dataa(\u0|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(\u0|hex4|data_out [1]),
	.cin(gnd),
	.combout(\u0|hex4|readdata [1]),
	.cout());
// synopsys translate_off
defparam \u0|hex4|readdata[1] .lut_mask = 16'h0005;
defparam \u0|hex4|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|readdata [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \u0|hex5|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex5|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex5|data_out[1] .is_wysiwyg = "true";
defparam \u0|hex5|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
fiftyfivenm_lcell_comb \u0|hex5|readdata[1] (
// Equation(s):
// \u0|hex5|readdata [1] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & \u0|hex5|data_out [1]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex5|data_out [1]),
	.cin(gnd),
	.combout(\u0|hex5|readdata [1]),
	.cout());
// synopsys translate_off
defparam \u0|hex5|readdata[1] .lut_mask = 16'h0300;
defparam \u0|hex5|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|readdata [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[1]~12 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[1]~12_combout  = (\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [1]) # ((\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [1] 
// & \u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [1] & 
// (\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [1]),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~12 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
fiftyfivenm_lcell_comb \u0|hex0|data_out[1]~1 (
// Equation(s):
// \u0|hex0|data_out[1]~1_combout  = !\u0|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex0|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|data_out[1]~1 .lut_mask = 16'h0F0F;
defparam \u0|hex0|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N27
dffeas \u0|hex0|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|data_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex0|data_out[1] .is_wysiwyg = "true";
defparam \u0|hex0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
fiftyfivenm_lcell_comb \u0|hex0|readdata[1] (
// Equation(s):
// \u0|hex0|readdata [1] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|hex0|data_out [1]))

	.dataa(\u0|cpu|cpu|W_alu_result [2]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(\u0|hex0|data_out [1]),
	.cin(gnd),
	.combout(\u0|hex0|readdata [1]),
	.cout());
// synopsys translate_off
defparam \u0|hex0|readdata[1] .lut_mask = 16'h0005;
defparam \u0|hex0|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|readdata [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
fiftyfivenm_lcell_comb \u0|hex1|data_out[1]~feeder (
// Equation(s):
// \u0|hex1|data_out[1]~feeder_combout  = \u0|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u0|hex1|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex1|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|hex1|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N27
dffeas \u0|hex1|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex1|data_out[1] .is_wysiwyg = "true";
defparam \u0|hex1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
fiftyfivenm_lcell_comb \u0|hex1|readdata[1] (
// Equation(s):
// \u0|hex1|readdata [1] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & \u0|hex1|data_out [1]))

	.dataa(\u0|cpu|cpu|W_alu_result [2]),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|hex1|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex1|readdata [1]),
	.cout());
// synopsys translate_off
defparam \u0|hex1|readdata[1] .lut_mask = 16'h1010;
defparam \u0|hex1|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N27
dffeas \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|readdata [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[1]~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[1]~10_combout  = (\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [1]) # 
// ((\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [1])))) # (!\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0] & 
// (((\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [1]))))

	.dataa(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [1]),
	.datac(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~10 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
fiftyfivenm_lcell_comb \u0|hex3|data_out[1]~1 (
// Equation(s):
// \u0|hex3|data_out[1]~1_combout  = !\u0|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex3|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex3|data_out[1]~1 .lut_mask = 16'h0F0F;
defparam \u0|hex3|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N27
dffeas \u0|hex3|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|data_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex3|data_out[1] .is_wysiwyg = "true";
defparam \u0|hex3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
fiftyfivenm_lcell_comb \u0|hex3|readdata[1] (
// Equation(s):
// \u0|hex3|readdata [1] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|hex3|data_out [1] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|hex3|data_out [1]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|hex3|readdata [1]),
	.cout());
// synopsys translate_off
defparam \u0|hex3|readdata[1] .lut_mask = 16'h0003;
defparam \u0|hex3|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N25
dffeas \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|readdata [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
fiftyfivenm_lcell_comb \u0|hex2|data_out[1]~1 (
// Equation(s):
// \u0|hex2|data_out[1]~1_combout  = !\u0|cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u0|hex2|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex2|data_out[1]~1 .lut_mask = 16'h00FF;
defparam \u0|hex2|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N11
dffeas \u0|hex2|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|data_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex2|data_out[1] .is_wysiwyg = "true";
defparam \u0|hex2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
fiftyfivenm_lcell_comb \u0|hex2|readdata[1] (
// Equation(s):
// \u0|hex2|readdata [1] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|cpu|cpu|W_alu_result [2] & !\u0|hex2|data_out [1]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [2]),
	.datad(\u0|hex2|data_out [1]),
	.cin(gnd),
	.combout(\u0|hex2|readdata [1]),
	.cout());
// synopsys translate_off
defparam \u0|hex2|readdata[1] .lut_mask = 16'h0005;
defparam \u0|hex2|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N17
dffeas \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|readdata [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[1]~11 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[1]~11_combout  = (\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [1]) # 
// ((\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [1])))) # (!\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0] & 
// (((\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [1]))))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [1]),
	.datac(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~11 .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~1 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~1_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[1]~9_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[1]~12_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[1]~10_combout ) # 
// (\u0|mm_interconnect_0|rsp_mux|src_data[1]~11_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[1]~9_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[1]~12_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[1]~10_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[1]~11_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~1 .lut_mask = 16'hFFFE;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~3 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~3_combout  = (\u0|cpu|cpu|av_ld_rshift8~1_combout  & (\u0|cpu|cpu|av_ld_byte1_data [1])) # (!\u0|cpu|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu|cpu|av_ld_byte0_data_nxt[1]~2_combout ) # 
// (\u0|cpu|cpu|av_ld_byte0_data_nxt[1]~1_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.datab(\u0|cpu|cpu|av_ld_byte1_data [1]),
	.datac(\u0|cpu|cpu|av_ld_byte0_data_nxt[1]~2_combout ),
	.datad(\u0|cpu|cpu|av_ld_byte0_data_nxt[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~3 .lut_mask = 16'hDDD8;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N9
dffeas \u0|cpu|cpu|av_ld_byte0_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte0_data_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[1]~3 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[1]~3_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (\u0|cpu|cpu|av_ld_byte0_data [1])) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (((!\u0|cpu|cpu|E_alu_result~0_combout  & \u0|cpu|cpu|W_alu_result [1]))))

	.dataa(\u0|cpu|cpu|av_ld_byte0_data [1]),
	.datab(\u0|cpu|cpu|E_alu_result~0_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu|cpu|W_alu_result [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[1]~3 .lut_mask = 16'hA3A0;
defparam \u0|cpu|cpu|W_rf_wr_data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[1]~5 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[1]~5_combout  = (\u0|cpu|cpu|R_src2_lo[3]~0_combout  & ((\u0|cpu|cpu|R_src2_lo~1_combout  & ((\u0|cpu|cpu|D_iw [7]))) # (!\u0|cpu|cpu|R_src2_lo~1_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [1]))))

	.dataa(\u0|cpu|cpu|R_src2_lo~1_combout ),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(\u0|cpu|cpu|D_iw [7]),
	.datad(\u0|cpu|cpu|R_src2_lo[3]~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[1]~5 .lut_mask = 16'hE400;
defparam \u0|cpu|cpu|R_src2_lo[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N19
dffeas \u0|cpu|cpu|E_src2[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~3 (
// Equation(s):
// \u0|cpu|cpu|Add1~3_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [1])

	.dataa(\u0|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_src2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~3 .lut_mask = 16'h5A5A;
defparam \u0|cpu|cpu|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~9 (
// Equation(s):
// \u0|cpu|cpu|Add1~9_combout  = ((\u0|cpu|cpu|Add1~3_combout  $ (\u0|cpu|cpu|E_src1 [1] $ (!\u0|cpu|cpu|Add1~8 )))) # (GND)
// \u0|cpu|cpu|Add1~10  = CARRY((\u0|cpu|cpu|Add1~3_combout  & ((\u0|cpu|cpu|E_src1 [1]) # (!\u0|cpu|cpu|Add1~8 ))) # (!\u0|cpu|cpu|Add1~3_combout  & (\u0|cpu|cpu|E_src1 [1] & !\u0|cpu|cpu|Add1~8 )))

	.dataa(\u0|cpu|cpu|Add1~3_combout ),
	.datab(\u0|cpu|cpu|E_src1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~8 ),
	.combout(\u0|cpu|cpu|Add1~9_combout ),
	.cout(\u0|cpu|cpu|Add1~10 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~9 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \u0|cpu|cpu|E_mem_byte_en[1]~1_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu|cpu|D_ctrl_mem8~1_combout ) # ((!\u0|cpu|cpu|Add1~9_combout )))) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & (((!\u0|cpu|cpu|Add1~9_combout  & 
// \u0|cpu|cpu|Add1~7_combout )) # (!\u0|cpu|cpu|D_ctrl_mem8~1_combout )))

	.dataa(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(\u0|cpu|cpu|Add1~9_combout ),
	.datad(\u0|cpu|cpu|Add1~7_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_mem_byte_en[1]~1 .lut_mask = 16'h9F9B;
defparam \u0|cpu|cpu|E_mem_byte_en[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N27
dffeas \u0|cpu|cpu|d_byteenable[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[33] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [33] = (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|d_byteenable [1]))

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u0|cpu|cpu|d_byteenable [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .lut_mask = 16'hECEC;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [1])

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|byteenable [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 16'hFFAA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~28 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~28_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~28 .lut_mask = 16'hE444;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N31
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [29]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[29]~47 (
// Equation(s):
// \u0|cpu|cpu|F_iw[29]~47_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[29]~47 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[29]~48 (
// Equation(s):
// \u0|cpu|cpu|F_iw[29]~48_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[29]~47_combout ) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~59_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u0|cpu|cpu|F_iw[29]~47_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[29]~59_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[29]~48 .lut_mask = 16'hE0C0;
defparam \u0|cpu|cpu|F_iw[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N21
dffeas \u0|cpu|cpu|D_iw[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[29]~48_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[9]~9 (
// Equation(s):
// \u0|cpu|cpu|E_src1[9]~9_combout  = (\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]))) # (!\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|D_iw [13]))

	.dataa(\u0|cpu|cpu|D_iw [13]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[9]~9 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_src1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[7]~14 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[7]~14_combout  = (\u0|cpu|cpu|F_pc [7] & (!\u0|cpu|cpu|F_pc_plus_one[6]~13 )) # (!\u0|cpu|cpu|F_pc [7] & ((\u0|cpu|cpu|F_pc_plus_one[6]~13 ) # (GND)))
// \u0|cpu|cpu|F_pc_plus_one[7]~15  = CARRY((!\u0|cpu|cpu|F_pc_plus_one[6]~13 ) # (!\u0|cpu|cpu|F_pc [7]))

	.dataa(\u0|cpu|cpu|F_pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[6]~13 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[7]~14 .lut_mask = 16'h5A5F;
defparam \u0|cpu|cpu|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y32_N15
dffeas \u0|cpu|cpu|E_src1[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[9]~9_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[9]~10 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[9]~10_combout  = (\u0|cpu|cpu|E_src1 [9] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [9]))))) # (!\u0|cpu|cpu|E_src1 [9] & ((\u0|cpu|cpu|E_src2 [9] & ((\u0|cpu|cpu|R_logic_op [1]))) # 
// (!\u0|cpu|cpu|E_src2 [9] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|R_logic_op [1]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|E_src1 [9]),
	.datac(\u0|cpu|cpu|E_src2 [9]),
	.datad(\u0|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[9]~10 .lut_mask = 16'h7C81;
defparam \u0|cpu|cpu|E_logic_result[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[9]~9 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[9]~9_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[9]~10_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~39_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[9]~10_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~39_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[9]~9 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N11
dffeas \u0|cpu|cpu|W_alu_result[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[9]~9_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [9]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[45] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [45] = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u0|cpu|cpu|W_alu_result [9]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|cpu|cpu|F_pc [7])))) # (!\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|cpu|cpu|F_pc [7])))

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u0|cpu|cpu|F_pc [7]),
	.datad(\u0|cpu|cpu|W_alu_result [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[45] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [9])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [7])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 16'hCFC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~31 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~31_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~31 .lut_mask = 16'hE4A0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~48_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [31])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [31])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [31]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~48 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~49_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [33] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~48_combout  & 
// !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [33] 
// & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~48_combout  & 
// !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [33]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~48_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~49 .lut_mask = 16'h88F8;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [32]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~4 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~4_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [32])) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ))))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout 
// ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~4 .lut_mask = 16'hACCC;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [8])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [6])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [6]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 16'hCFC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~21_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [26])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~21 .lut_mask = 16'hCAC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~24 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~24_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [23] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~24 .lut_mask = 16'hA8AA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N15
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~65 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~65_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [23]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [23]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [23]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~65 .lut_mask = 16'hFC30;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~66 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~66_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout 
//  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [25]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout  
// & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~65_combout ) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [25]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [25]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~65_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~66 .lut_mask = 16'hD5C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [24] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~q ))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~q ) # 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h7570;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~47 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~47_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [34])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0_combout  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [34]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~47_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~47 .lut_mask = 16'hE2C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [33]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~32 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~32_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [33])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~32 .lut_mask = 16'hCAC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N15
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~50 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~50_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [30]) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [30]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [30]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~50 .lut_mask = 16'hCBC8;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~7 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~7_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [31])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~50_combout  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [31]) # (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [31]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~50_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~7 .lut_mask = 16'hCD88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~feeder_combout  = 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~7_combout 

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~feeder .lut_mask = 16'hAAAA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~5 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~5_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [31]))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout 
// )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~5 .lut_mask = 16'hF870;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [7])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [5])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~27 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~27_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~27 .lut_mask = 16'hE222;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N31
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [28]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[28]~45 (
// Equation(s):
// \u0|cpu|cpu|F_iw[28]~45_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[28]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[28]~45 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[28]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[28]~46 (
// Equation(s):
// \u0|cpu|cpu|F_iw[28]~46_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[28]~45_combout ) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~57_combout ))))

	.dataa(\u0|cpu|cpu|F_iw[28]~45_combout ),
	.datab(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[28]~57_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[28]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[28]~46 .lut_mask = 16'hC888;
defparam \u0|cpu|cpu|F_iw[28]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N27
dffeas \u0|cpu|cpu|D_iw[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[28]~46_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[5]~13 (
// Equation(s):
// \u0|cpu|cpu|E_src1[5]~13_combout  = (\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5])) # (!\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|D_iw [9])))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datab(\u0|cpu|cpu|R_src1~30_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [9]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[5]~13 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|E_src1[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N21
dffeas \u0|cpu|cpu|E_src1[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[5]~13_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~1 (
// Equation(s):
// \u0|cpu|cpu|Add1~1_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [3])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_src2 [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~1 .lut_mask = 16'h33CC;
defparam \u0|cpu|cpu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~11 (
// Equation(s):
// \u0|cpu|cpu|Add1~11_combout  = (\u0|cpu|cpu|Add1~2_combout  & ((\u0|cpu|cpu|E_src1 [2] & (\u0|cpu|cpu|Add1~10  & VCC)) # (!\u0|cpu|cpu|E_src1 [2] & (!\u0|cpu|cpu|Add1~10 )))) # (!\u0|cpu|cpu|Add1~2_combout  & ((\u0|cpu|cpu|E_src1 [2] & 
// (!\u0|cpu|cpu|Add1~10 )) # (!\u0|cpu|cpu|E_src1 [2] & ((\u0|cpu|cpu|Add1~10 ) # (GND)))))
// \u0|cpu|cpu|Add1~12  = CARRY((\u0|cpu|cpu|Add1~2_combout  & (!\u0|cpu|cpu|E_src1 [2] & !\u0|cpu|cpu|Add1~10 )) # (!\u0|cpu|cpu|Add1~2_combout  & ((!\u0|cpu|cpu|Add1~10 ) # (!\u0|cpu|cpu|E_src1 [2]))))

	.dataa(\u0|cpu|cpu|Add1~2_combout ),
	.datab(\u0|cpu|cpu|E_src1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~10 ),
	.combout(\u0|cpu|cpu|Add1~11_combout ),
	.cout(\u0|cpu|cpu|Add1~12 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~11 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~13 (
// Equation(s):
// \u0|cpu|cpu|Add1~13_combout  = ((\u0|cpu|cpu|E_src1 [3] $ (\u0|cpu|cpu|Add1~1_combout  $ (!\u0|cpu|cpu|Add1~12 )))) # (GND)
// \u0|cpu|cpu|Add1~14  = CARRY((\u0|cpu|cpu|E_src1 [3] & ((\u0|cpu|cpu|Add1~1_combout ) # (!\u0|cpu|cpu|Add1~12 ))) # (!\u0|cpu|cpu|E_src1 [3] & (\u0|cpu|cpu|Add1~1_combout  & !\u0|cpu|cpu|Add1~12 )))

	.dataa(\u0|cpu|cpu|E_src1 [3]),
	.datab(\u0|cpu|cpu|Add1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~12 ),
	.combout(\u0|cpu|cpu|Add1~13_combout ),
	.cout(\u0|cpu|cpu|Add1~14 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~13 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~15 (
// Equation(s):
// \u0|cpu|cpu|Add1~15_combout  = (\u0|cpu|cpu|Add1~0_combout  & ((\u0|cpu|cpu|E_src1 [4] & (\u0|cpu|cpu|Add1~14  & VCC)) # (!\u0|cpu|cpu|E_src1 [4] & (!\u0|cpu|cpu|Add1~14 )))) # (!\u0|cpu|cpu|Add1~0_combout  & ((\u0|cpu|cpu|E_src1 [4] & 
// (!\u0|cpu|cpu|Add1~14 )) # (!\u0|cpu|cpu|E_src1 [4] & ((\u0|cpu|cpu|Add1~14 ) # (GND)))))
// \u0|cpu|cpu|Add1~16  = CARRY((\u0|cpu|cpu|Add1~0_combout  & (!\u0|cpu|cpu|E_src1 [4] & !\u0|cpu|cpu|Add1~14 )) # (!\u0|cpu|cpu|Add1~0_combout  & ((!\u0|cpu|cpu|Add1~14 ) # (!\u0|cpu|cpu|E_src1 [4]))))

	.dataa(\u0|cpu|cpu|Add1~0_combout ),
	.datab(\u0|cpu|cpu|E_src1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~14 ),
	.combout(\u0|cpu|cpu|Add1~15_combout ),
	.cout(\u0|cpu|cpu|Add1~16 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~15 .lut_mask = 16'h9617;
defparam \u0|cpu|cpu|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~31 (
// Equation(s):
// \u0|cpu|cpu|Add1~31_combout  = ((\u0|cpu|cpu|Add1~30_combout  $ (\u0|cpu|cpu|E_src1 [5] $ (!\u0|cpu|cpu|Add1~16 )))) # (GND)
// \u0|cpu|cpu|Add1~32  = CARRY((\u0|cpu|cpu|Add1~30_combout  & ((\u0|cpu|cpu|E_src1 [5]) # (!\u0|cpu|cpu|Add1~16 ))) # (!\u0|cpu|cpu|Add1~30_combout  & (\u0|cpu|cpu|E_src1 [5] & !\u0|cpu|cpu|Add1~16 )))

	.dataa(\u0|cpu|cpu|Add1~30_combout ),
	.datab(\u0|cpu|cpu|E_src1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|Add1~16 ),
	.combout(\u0|cpu|cpu|Add1~31_combout ),
	.cout(\u0|cpu|cpu|Add1~32 ));
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~31 .lut_mask = 16'h698E;
defparam \u0|cpu|cpu|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[4]~20 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[4]~20_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|Add1~33_combout ))) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|F_pc_plus_one[4]~8_combout ))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u0|cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.datad(\u0|cpu|cpu|Add1~33_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[4]~20 .lut_mask = 16'h3210;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \u0|cpu|cpu|F_pc[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[4]~20_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[42] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [42] = (\u0|cpu|cpu|W_alu_result [6] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]) # ((\u0|cpu|cpu|F_pc [4] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])))) # (!\u0|cpu|cpu|W_alu_result [6] & 
// (((\u0|cpu|cpu|F_pc [4] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]))))

	.dataa(\u0|cpu|cpu|W_alu_result [6]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u0|cpu|cpu|F_pc [4]),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[42] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y41_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00000051004C00140080003F;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h00400009000000220024007B0000007E009E0000005D00E00028000400200000008400000021000400000000000000030082002000C00000003800300000000E00080083000300C10080006000880030007800500046000E000C001F00BF007E00C100010080007C001800040020000000000000000700F0004000070082000000000000003C001000000000000300C1009E007F0000000000000000000E00300070000100C600000007008800000000000000880000000000000080000000060006000300C1008000000001004000000003008500E100E100F2003E00000089004800080010001A009800AF00FE00560067008100940010003F008300C40000;
// synopsys translate_on

// Location: M9K_X53_Y41_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~36 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~36_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]) # 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout )))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  & (!\u0|ram|the_altsyncram|auto_generated|address_reg_a 
// [1])))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~36 .lut_mask = 16'hAEA4;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y38_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a72 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~37 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~37_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~36_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a104~portadataout )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~36_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~36_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a104~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~36_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~37 .lut_mask = 16'hDAD0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[8]~28 (
// Equation(s):
// \u0|cpu|cpu|F_iw[8]~28_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8] & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[8]~28 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[8]~29 (
// Equation(s):
// \u0|cpu|cpu|F_iw[8]~29_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[8]~28_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~37_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[8]~37_combout ),
	.datab(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u0|cpu|cpu|F_iw[8]~28_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[8]~29 .lut_mask = 16'hCC80;
defparam \u0|cpu|cpu|F_iw[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N13
dffeas \u0|cpu|cpu|D_iw[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[4]~14 (
// Equation(s):
// \u0|cpu|cpu|E_src1[4]~14_combout  = (\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]))) # (!\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|D_iw [8]))

	.dataa(\u0|cpu|cpu|D_iw [8]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[4]~14 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_src1[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[2]~4 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[2]~4_combout  = (\u0|cpu|cpu|F_pc [2] & (\u0|cpu|cpu|F_pc_plus_one[1]~3  $ (GND))) # (!\u0|cpu|cpu|F_pc [2] & (!\u0|cpu|cpu|F_pc_plus_one[1]~3  & VCC))
// \u0|cpu|cpu|F_pc_plus_one[2]~5  = CARRY((\u0|cpu|cpu|F_pc [2] & !\u0|cpu|cpu|F_pc_plus_one[1]~3 ))

	.dataa(\u0|cpu|cpu|F_pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[1]~3 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[2]~4 .lut_mask = 16'hA50A;
defparam \u0|cpu|cpu|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \u0|cpu|cpu|E_src1[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[4]~14_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[4]~2 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[4]~2_combout  = (\u0|cpu|cpu|R_src2_lo[3]~0_combout  & ((\u0|cpu|cpu|R_src2_lo~1_combout  & (\u0|cpu|cpu|D_iw [10])) # (!\u0|cpu|cpu|R_src2_lo~1_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [4])))))

	.dataa(\u0|cpu|cpu|D_iw [10]),
	.datab(\u0|cpu|cpu|R_src2_lo[3]~0_combout ),
	.datac(\u0|cpu|cpu|R_src2_lo~1_combout ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[4]~2 .lut_mask = 16'h8C80;
defparam \u0|cpu|cpu|R_src2_lo[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N5
dffeas \u0|cpu|cpu|E_src2[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[4]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[4]~0 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[4]~0_combout  = (\u0|cpu|cpu|E_src1 [4] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [4]))))) # (!\u0|cpu|cpu|E_src1 [4] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src2 [4]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src2 [4]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src1 [4]),
	.datad(\u0|cpu|cpu|E_src2 [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[4]~0 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[4]~14 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[4]~14_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[4]~0_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~15_combout )))

	.dataa(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datab(\u0|cpu|cpu|E_logic_result[4]~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~15_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[4]~14 .lut_mask = 16'hDD88;
defparam \u0|cpu|cpu|W_alu_result[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \u0|cpu|cpu|W_alu_result[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[4]~14_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[40] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [40] = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\u0|cpu|cpu|W_alu_result [4]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & \u0|cpu|cpu|F_pc [2])))) # 
// (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & ((\u0|cpu|cpu|F_pc [2]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(\u0|cpu|cpu|W_alu_result [4]),
	.datad(\u0|cpu|cpu|F_pc [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[40] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y37_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a74 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y42_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D0080001100400014008700FF;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'h0040000F001F00A6003300FF00600000000000000000000100E0000000370060000600A00061006C000000000000000100B6002D00C00000003B00700000000E00D800B7000100DB0080006D008B0070003B00000000000E00DC00000000000000DB00000000000D00B8000000000000000000000000007600C0000100B6000000000000000D00B000000000000000DB008000070060000000000000000F00700000000100EE0000000300D800000000000000D800000000000000C8000100EE0000000100DB00800000000000000000000300B6000000010081007F00E800000000008200000000000000100000000800BF00FA000000100000000000070000;
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~34 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~34_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] 
// & ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout )) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~34 .lut_mask = 16'hFA0C;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~35 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~35_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~34_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a106 )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~34_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a74~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~34_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a106 ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a74~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~34_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~35 .lut_mask = 16'hDDA0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[10]~26 (
// Equation(s):
// \u0|cpu|cpu|F_iw[10]~26_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10] & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[10]~26 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[10]~27 (
// Equation(s):
// \u0|cpu|cpu|F_iw[10]~27_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[10]~26_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~35_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[10]~35_combout ),
	.datab(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u0|cpu|cpu|F_iw[10]~26_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[10]~27 .lut_mask = 16'hCC80;
defparam \u0|cpu|cpu|F_iw[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N19
dffeas \u0|cpu|cpu|D_iw[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[10]~27_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[6]~12 (
// Equation(s):
// \u0|cpu|cpu|E_src1[6]~12_combout  = (\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]))) # (!\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|D_iw [10]))

	.dataa(\u0|cpu|cpu|D_iw [10]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[6]~12 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|E_src1[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N3
dffeas \u0|cpu|cpu|E_src1[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[6]~12_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[6]~12 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[6]~12_combout  = (\u0|cpu|cpu|E_src2 [6] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [6]))))) # (!\u0|cpu|cpu|E_src2 [6] & ((\u0|cpu|cpu|E_src1 [6] & ((\u0|cpu|cpu|R_logic_op [1]))) # 
// (!\u0|cpu|cpu|E_src1 [6] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|R_logic_op [1]))))

	.dataa(\u0|cpu|cpu|E_src2 [6]),
	.datab(\u0|cpu|cpu|R_logic_op [0]),
	.datac(\u0|cpu|cpu|E_src1 [6]),
	.datad(\u0|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[6]~12 .lut_mask = 16'h7A81;
defparam \u0|cpu|cpu|E_logic_result[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[6]~12 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[6]~12_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[6]~12_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~33_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[6]~12_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~33_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[6]~12 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \u0|cpu|cpu|W_alu_result[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[6]~12_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [6]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[42] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [42] = (\u0|cpu|cpu|W_alu_result [6] & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # ((\u0|cpu|cpu|F_pc [4] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1])))) # (!\u0|cpu|cpu|W_alu_result [6] & 
// (((\u0|cpu|cpu|F_pc [4] & \u0|mm_interconnect_0|cmd_mux|saved_grant [1]))))

	.dataa(\u0|cpu|cpu|W_alu_result [6]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u0|cpu|cpu|F_pc [4]),
	.datad(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[42] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [6])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [4])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~6 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~6_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~6 .lut_mask = 16'h8F80;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N1
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [24]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[24]~11 (
// Equation(s):
// \u0|cpu|cpu|F_iw[24]~11_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[24]~11 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[24]~12 (
// Equation(s):
// \u0|cpu|cpu|F_iw[24]~12_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[24]~11_combout ) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ))))

	.dataa(\u0|cpu|cpu|F_iw[24]~11_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[24]~12 .lut_mask = 16'hE0A0;
defparam \u0|cpu|cpu|F_iw[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N9
dffeas \u0|cpu|cpu|D_iw[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[24]~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[23]~3 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[23]~3_combout  = (\u0|cpu|cpu|d_byteenable[2]~0_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\u0|cpu|cpu|d_byteenable[2]~0_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\u0|cpu|cpu|d_byteenable[2]~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[23]~3 .lut_mask = 16'hF5A0;
defparam \u0|cpu|cpu|E_st_data[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N25
dffeas \u0|cpu|cpu|d_writedata[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[23]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 .lut_mask = 16'hCC00;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a87 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000040001004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100002000000000000000000400000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = 2048'h000000010000002000600000008800040000000000000000000000440002009000210000000400800006004900C000C800400010000200000044000000800011000000400044002000000010000400000004002000030001000000AA00D500AA0020000000000002000000080040001200240020000800080010000800400002000000080002000000100000008000200000000000880040004800000000000000200008000000400000000000200022002000000022002200020014000A00A00000000400200000000000000092004000000048000000000004000000000089004000000010001000000001005400C000000000001500C00000000000000001;
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a87~portadataout )) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout )))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a87~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12 .lut_mask = 16'hEE50;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a119 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~12_combout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a119 ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13 .lut_mask = 16'hEC64;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[23]~9 (
// Equation(s):
// \u0|cpu|cpu|F_iw[23]~9_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[23]~9 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[23]~10 (
// Equation(s):
// \u0|cpu|cpu|F_iw[23]~10_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[23]~9_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|cpu|cpu|F_iw[23]~9_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[23]~10 .lut_mask = 16'hF080;
defparam \u0|cpu|cpu|F_iw[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N31
dffeas \u0|cpu|cpu|D_iw[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[23]~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[16]~6 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[16]~6_combout  = (\u0|cpu|cpu|d_byteenable[2]~0_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (!\u0|cpu|cpu|d_byteenable[2]~0_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(\u0|cpu|cpu|d_byteenable[2]~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[16]~6 .lut_mask = 16'hF5A0;
defparam \u0|cpu|cpu|E_st_data[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N29
dffeas \u0|cpu|cpu|d_writedata[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[16]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout  = (\u0|cpu|cpu|d_writedata [16] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(\u0|cpu|cpu|d_writedata [16]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a86 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y37_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000004000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000440002000000000000000000400000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000001000000A00030000000880000001000010000000000000014000000900011001000040080001900B6003000000040001000000000000400000000000100000040004000200000001000040001008400B000000001000000200040008000200000000000020000000800400010002000000000000800100028004000020001000000020000001000100000002000200000008000080008000000400002000000080000000000000000002000220002000000220022002200040000002000000004002000000040000000820001000000480000000200040000000000890074000E00100015002000250054006000000000001800C00080000400000000;
// synopsys translate_on

// Location: M9K_X73_Y42_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N20
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [0])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] 
// & ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout ))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10 .lut_mask = 16'hF4A4;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N30
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a118 )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a118 ),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a86~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~10_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11 .lut_mask = 16'hAFC0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[22]~7 (
// Equation(s):
// \u0|cpu|cpu|F_iw[22]~7_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[22]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[22]~7 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[22]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[22]~8 (
// Equation(s):
// \u0|cpu|cpu|F_iw[22]~8_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[22]~7_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u0|cpu|cpu|F_iw[22]~7_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[22]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[22]~8 .lut_mask = 16'hAA80;
defparam \u0|cpu|cpu|F_iw[22]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N25
dffeas \u0|cpu|cpu|D_iw[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[22]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|d_writedata[27]~3 (
// Equation(s):
// \u0|cpu|cpu|d_writedata[27]~3_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|d_writedata[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[27]~3 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|d_writedata[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N31
dffeas \u0|cpu|cpu|d_writedata[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|d_writedata[27]~3_combout ),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~27 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout  = (\u0|cpu|cpu|d_writedata [27] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(\u0|cpu|cpu|d_writedata [27]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~27 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a91 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y5_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002100F200EC00AF00520046004C0007;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h0008004F00BB006800A8001900880080004700840020000200150088008400BD0049006F009A00B3004F00FF00FB002E005900D6003500F50085008D007D00610067005800CA002C006800960075008C00C500EB008D0071006300D500280055002C00D9006F00F200C400EF003A00A800D3003900EF00F9003300D6005900DC001600CE00F200CE00E000EC00EF002C007E007800AD00B500BA005A00F1008F009200A400310095005C006600200088000100660022008A0023006700050011009F00BE002C007E00BD00B90045000E00F4005400FF000000170060000C0047004200A1009D0058000A002600A700CA00F8000100D0002C001300FA00030004;
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~54 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]) # 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout )))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout )))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~54 .lut_mask = 16'hBA98;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~55 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~55_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a123 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a91~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a91~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a123 ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~55 .lut_mask = 16'hF388;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[27]~44 (
// Equation(s):
// \u0|cpu|cpu|F_iw[27]~44_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[27]~43_combout ) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~55_combout ))))

	.dataa(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|F_iw[27]~43_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[27]~55_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[27]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[27]~44 .lut_mask = 16'hA8A0;
defparam \u0|cpu|cpu|F_iw[27]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N17
dffeas \u0|cpu|cpu|D_iw[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[27]~44_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[3]~15 (
// Equation(s):
// \u0|cpu|cpu|E_src1[3]~15_combout  = (\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3])) # (!\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|D_iw [7])))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datab(\u0|cpu|cpu|D_iw [7]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[3]~15 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|E_src1[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \u0|cpu|cpu|E_src1[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[3]~15_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[1]~5 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[1]~5_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|Add1~13_combout ))) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|F_pc_plus_one[1]~2_combout ))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u0|cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.datad(\u0|cpu|cpu|Add1~13_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[1]~5 .lut_mask = 16'h3210;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \u0|cpu|cpu|F_pc[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[3]~21 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[3]~21_combout  = (\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ) # ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|Add1~31_combout ))) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|F_pc_plus_one[3]~6_combout )))

	.dataa(\u0|cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.datab(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u0|cpu|cpu|Add1~31_combout ),
	.datad(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[3]~21 .lut_mask = 16'hFCEE;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \u0|cpu|cpu|F_pc[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[3]~21_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[41] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [41] = (\u0|cpu|cpu|F_pc [3] & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|W_alu_result [5])))) # (!\u0|cpu|cpu|F_pc [3] & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|W_alu_result [5]))))

	.dataa(\u0|cpu|cpu|F_pc [3]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[41] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [5])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [3])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 16'hF3C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~8 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~8_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~8 .lut_mask = 16'hB830;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N3
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [26]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[26]~15 (
// Equation(s):
// \u0|cpu|cpu|F_iw[26]~15_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[26]~15 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[26]~16 (
// Equation(s):
// \u0|cpu|cpu|F_iw[26]~16_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[26]~15_combout ) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datac(\u0|cpu|cpu|F_iw[26]~15_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[26]~16 .lut_mask = 16'hC8C0;
defparam \u0|cpu|cpu|F_iw[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N19
dffeas \u0|cpu|cpu|D_iw[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[26]~16_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_dst_regnum[4]~3 (
// Equation(s):
// \u0|cpu|cpu|D_dst_regnum[4]~3_combout  = (\u0|cpu|cpu|D_iw [26] & \u0|cpu|cpu|D_ctrl_b_is_dst~2_combout )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_iw [26]),
	.datac(\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[4]~3 .lut_mask = 16'hC0C0;
defparam \u0|cpu|cpu|D_dst_regnum[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_dst_regnum[4]~4 (
// Equation(s):
// \u0|cpu|cpu|D_dst_regnum[4]~4_combout  = (!\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout  & \u0|cpu|cpu|D_iw [21])

	.dataa(\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|D_iw [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[4]~4 .lut_mask = 16'h5050;
defparam \u0|cpu|cpu|D_dst_regnum[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_dst_regnum[4]~10 (
// Equation(s):
// \u0|cpu|cpu|D_dst_regnum[4]~10_combout  = (\u0|cpu|cpu|D_dst_regnum[4]~3_combout ) # ((\u0|cpu|cpu|D_dst_regnum[4]~4_combout ) # ((\u0|cpu|cpu|Equal0~14_combout ) # (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout )))

	.dataa(\u0|cpu|cpu|D_dst_regnum[4]~3_combout ),
	.datab(\u0|cpu|cpu|D_dst_regnum[4]~4_combout ),
	.datac(\u0|cpu|cpu|Equal0~14_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[4]~10 .lut_mask = 16'hFFFE;
defparam \u0|cpu|cpu|D_dst_regnum[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N17
dffeas \u0|cpu|cpu|R_dst_regnum[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_dst_regnum[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|d_writedata[25]~1 (
// Equation(s):
// \u0|cpu|cpu|d_writedata[25]~1_combout  = (\u0|cpu|cpu|D_ctrl_mem16~1_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))) # (!\u0|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|d_writedata[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[25]~1 .lut_mask = 16'hCCAA;
defparam \u0|cpu|cpu|d_writedata[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \u0|cpu|cpu|d_writedata[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|d_writedata[25]~1_combout ),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|d_writedata [25])

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u0|cpu|cpu|d_writedata [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 .lut_mask = 16'h8888;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y16_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y14_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a89 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002300DC00500021004000CA00450099;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h000400070020002600A1002E000F00DB002800F2001100110080002D004500310050002000000020002000000000002E00100005000D00E700080043007900C2000000140052004200070004000100400048004C006100A2001000350040009000080018002800EC0022003000020084008B003A001E001000100047008000000002004E00FC00000000002400EF00C2000600E10010003700180010006D00420052002F00C80011005F0080002000000002004000220002002200740034000800260057008A000E00030080002000840070008200CC00CC00BF00D90081001000C00010000000B200000003002300C4001E006100D0003B0033003100980000;
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N20
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a89~portadataout )) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout )))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a89~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16 .lut_mask = 16'hE3E0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N22
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a121 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a121 ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~16_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17 .lut_mask = 16'hF388;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[25]~13 (
// Equation(s):
// \u0|cpu|cpu|F_iw[25]~13_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[25]~13 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[25]~14 (
// Equation(s):
// \u0|cpu|cpu|F_iw[25]~14_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[25]~13_combout ) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout ),
	.datad(\u0|cpu|cpu|F_iw[25]~13_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[25]~14 .lut_mask = 16'hCC80;
defparam \u0|cpu|cpu|F_iw[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N3
dffeas \u0|cpu|cpu|D_iw[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[25]~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_dst_regnum[3]~5 (
// Equation(s):
// \u0|cpu|cpu|D_dst_regnum[3]~5_combout  = (\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\u0|cpu|cpu|D_iw [25])) # (!\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\u0|cpu|cpu|D_iw [20])))

	.dataa(\u0|cpu|cpu|D_iw [25]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\u0|cpu|cpu|D_iw [20]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[3]~5 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|D_dst_regnum[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_dst_regnum[3]~9 (
// Equation(s):
// \u0|cpu|cpu|D_dst_regnum[3]~9_combout  = (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ) # ((\u0|cpu|cpu|Equal0~14_combout ) # (\u0|cpu|cpu|D_dst_regnum[3]~5_combout ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.datac(\u0|cpu|cpu|Equal0~14_combout ),
	.datad(\u0|cpu|cpu|D_dst_regnum[3]~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[3]~9 .lut_mask = 16'hFFFC;
defparam \u0|cpu|cpu|D_dst_regnum[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N15
dffeas \u0|cpu|cpu|R_dst_regnum[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_dst_regnum[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[3]~3 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[3]~3_combout  = (\u0|cpu|cpu|R_src2_lo[3]~0_combout  & ((\u0|cpu|cpu|R_src2_lo~1_combout  & ((\u0|cpu|cpu|D_iw [9]))) # (!\u0|cpu|cpu|R_src2_lo~1_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [3]))))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datab(\u0|cpu|cpu|R_src2_lo[3]~0_combout ),
	.datac(\u0|cpu|cpu|R_src2_lo~1_combout ),
	.datad(\u0|cpu|cpu|D_iw [9]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[3]~3 .lut_mask = 16'hC808;
defparam \u0|cpu|cpu|R_src2_lo[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N23
dffeas \u0|cpu|cpu|E_src2[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[3]~15 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[3]~15_combout  = (\u0|cpu|cpu|E_src2 [3] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [3]))))) # (!\u0|cpu|cpu|E_src2 [3] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src1 [3]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src1 [3]))))

	.dataa(\u0|cpu|cpu|E_src2 [3]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|R_logic_op [0]),
	.datad(\u0|cpu|cpu|E_src1 [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[3]~15 .lut_mask = 16'h6C89;
defparam \u0|cpu|cpu|E_logic_result[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[3]~15 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[3]~15_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[3]~15_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~13_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[3]~15_combout ),
	.datab(\u0|cpu|cpu|Add1~13_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[3]~15 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|W_alu_result[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \u0|cpu|cpu|W_alu_result[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[3]~15_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[39] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [39] = (\u0|cpu|cpu|W_alu_result [3] & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & \u0|cpu|cpu|F_pc [1])))) # (!\u0|cpu|cpu|W_alu_result [3] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u0|cpu|cpu|F_pc [1]))))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|F_pc [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[39] .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [1])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [1]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 16'hAAF0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~23 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~23_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~23 .lut_mask = 16'hE222;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N3
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [19]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[19]~38 (
// Equation(s):
// \u0|cpu|cpu|F_iw[19]~38_combout  = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~49_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) # 
// (!\u0|cpu|cpu|D_iw[12]~0_combout )

	.dataa(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[19]~49_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[19]~38 .lut_mask = 16'hFDDD;
defparam \u0|cpu|cpu|F_iw[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N11
dffeas \u0|cpu|cpu|D_iw[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[19]~38_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_dst_regnum[2]~1 (
// Equation(s):
// \u0|cpu|cpu|D_dst_regnum[2]~1_combout  = (\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\u0|cpu|cpu|D_iw [24]))) # (!\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\u0|cpu|cpu|D_iw [19]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_iw [19]),
	.datac(\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\u0|cpu|cpu|D_iw [24]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[2]~1 .lut_mask = 16'hFC0C;
defparam \u0|cpu|cpu|D_dst_regnum[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_dst_regnum[2]~8 (
// Equation(s):
// \u0|cpu|cpu|D_dst_regnum[2]~8_combout  = (\u0|cpu|cpu|D_dst_regnum[2]~1_combout ) # ((\u0|cpu|cpu|Equal0~14_combout ) # (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_dst_regnum[2]~1_combout ),
	.datac(\u0|cpu|cpu|Equal0~14_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[2]~8 .lut_mask = 16'hFFFC;
defparam \u0|cpu|cpu|D_dst_regnum[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N29
dffeas \u0|cpu|cpu|R_dst_regnum[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_dst_regnum[2]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[14]~8 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[14]~8_combout  = (\u0|cpu|cpu|D_iw [4] & (((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])))) # (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])) # (!\u0|cpu|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])))))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(\u0|cpu|cpu|D_iw [4]),
	.datac(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[14]~8 .lut_mask = 16'hEF20;
defparam \u0|cpu|cpu|E_st_data[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N31
dffeas \u0|cpu|cpu|d_writedata[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[14]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout  = (\u0|cpu|cpu|d_writedata [14] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])

	.dataa(\u0|cpu|cpu|d_writedata [14]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 .lut_mask = 16'hA0A0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y35_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a78 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100DD0080000000080000000F00FF;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000A00006000700FF0060000000800000001D00C300E0000000310060000600A000F3007E000000000000000700BF006F00E100A5003B00F80069004E00FD00BF008300DF00E500EF00DB00F8007B00480070000E00FE00000000000100DF0099006900FD00FE00F5002A00880093001800F700F700E2005700BF001D00A200C600FD00F800ED002C006F00DF00DF00FF0064003500B0005000BF00F80018000700FF0001001F00FC00000000000100FC00000000000100C80001005F000700BB00DF00C600B500800041000E00F300B700FF00FD00F3007F00E7005600EE00FC0000003A00A0004000000000003F00FE00000030003F00FB00FF0000;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~30 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a78~portadataout )) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a78~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~30 .lut_mask = 16'hD9C8;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a110 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a110 ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~30_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31 .lut_mask = 16'hF588;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[14]~23 (
// Equation(s):
// \u0|cpu|cpu|F_iw[14]~23_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ) # ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14])))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout  & (\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14])))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[14]~31_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[14]~23 .lut_mask = 16'hEAC0;
defparam \u0|cpu|cpu|F_iw[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[14]~24 (
// Equation(s):
// \u0|cpu|cpu|F_iw[14]~24_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & (((\u0|cpu|cpu|F_iw[14]~23_combout )))) # (!\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|hbreak_enabled~q ) # ((!\u0|cpu|cpu|hbreak_req~0_combout ))))

	.dataa(\u0|cpu|cpu|hbreak_enabled~q ),
	.datab(\u0|cpu|cpu|F_iw[14]~23_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|cpu|cpu|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[14]~24 .lut_mask = 16'hCACF;
defparam \u0|cpu|cpu|F_iw[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N1
dffeas \u0|cpu|cpu|D_iw[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[14]~24_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_logic_op[0]~1 (
// Equation(s):
// \u0|cpu|cpu|D_logic_op[0]~1_combout  = (\u0|cpu|cpu|D_ctrl_alu_force_xor~12_combout ) # ((\u0|cpu|cpu|Equal0~7_combout  & ((\u0|cpu|cpu|D_iw [14]))) # (!\u0|cpu|cpu|Equal0~7_combout  & (\u0|cpu|cpu|D_iw [3])))

	.dataa(\u0|cpu|cpu|Equal0~7_combout ),
	.datab(\u0|cpu|cpu|D_iw [3]),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_logic_op[0]~1 .lut_mask = 16'hFFE4;
defparam \u0|cpu|cpu|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N3
dffeas \u0|cpu|cpu|R_logic_op[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[2]~16 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[2]~16_combout  = (\u0|cpu|cpu|E_src2 [2] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src1 [2]))))) # (!\u0|cpu|cpu|E_src2 [2] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src1 [2]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src1 [2]))))

	.dataa(\u0|cpu|cpu|R_logic_op [0]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|E_src2 [2]),
	.datad(\u0|cpu|cpu|E_src1 [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[2]~16 .lut_mask = 16'h6CC1;
defparam \u0|cpu|cpu|E_logic_result[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[2]~16 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[2]~16_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[2]~16_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~11_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[2]~16_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~11_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[2]~16 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \u0|cpu|cpu|W_alu_result[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[2]~16_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[38] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [38] = (\u0|cpu|cpu|F_pc [0] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|W_alu_result [2])))) # (!\u0|cpu|cpu|F_pc [0] & 
// (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & \u0|cpu|cpu|W_alu_result [2]))))

	.dataa(\u0|cpu|cpu|F_pc [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[38] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100D000060010002300B800180000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = 2048'h008A008900B800580008000000000022004A00120000000200000008008000010008000100900012000000000000000600090002002100A5000000880069004000240008008200040040000200400088004000480084000000220015002A005400040099006900F0004600F5002A00880093001800F70081002200560009001C000200C600F0004800E0002C006F0004005E00F80004003500B0005000B000880050000400110001001C002400000000000000240000000000000000000000110007001A0004004600B5008000C1000E00F0000400000002001200000019009B00F10099008C003A00A4006A00AB007C00000001008F00220090000000000000;
// synopsys translate_on

// Location: M9K_X73_Y15_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a77 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N12
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]) # 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a77~portadataout )))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout )))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22 .lut_mask = 16'hBA98;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N6
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a109 )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a109 ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~22_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23 .lut_mask = 16'hBBC0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[13]~18 (
// Equation(s):
// \u0|cpu|cpu|F_iw[13]~18_combout  = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) # 
// (!\u0|cpu|cpu|D_iw[12]~0_combout )

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[13]~23_combout ),
	.datab(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[13]~18 .lut_mask = 16'hFFB3;
defparam \u0|cpu|cpu|F_iw[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N29
dffeas \u0|cpu|cpu|D_iw[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[13]~18_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = (\u0|cpu|cpu|D_iw [11]) # ((\u0|cpu|cpu|D_iw [14] & ((!\u0|cpu|cpu|D_iw [15]))) # (!\u0|cpu|cpu|D_iw [14] & (\u0|cpu|cpu|D_iw [16])))

	.dataa(\u0|cpu|cpu|D_iw [14]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [16]),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 16'hDCFE;
defparam \u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = (!\u0|cpu|cpu|D_iw [13] & (\u0|cpu|cpu|Equal0~7_combout  & (\u0|cpu|cpu|D_iw [12] & !\u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout )))

	.dataa(\u0|cpu|cpu|D_iw [13]),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|D_iw [12]),
	.datad(\u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 16'h0040;
defparam \u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N31
dffeas \u0|cpu|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo~1 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo~1_combout  = (\u0|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\u0|cpu|cpu|R_src2_use_imm~q )

	.dataa(gnd),
	.datab(\u0|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo~1 .lut_mask = 16'hFFCC;
defparam \u0|cpu|cpu|R_src2_lo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[2]~4 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[2]~4_combout  = (\u0|cpu|cpu|R_src2_lo[3]~0_combout  & ((\u0|cpu|cpu|R_src2_lo~1_combout  & ((\u0|cpu|cpu|D_iw [8]))) # (!\u0|cpu|cpu|R_src2_lo~1_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [2]))))

	.dataa(\u0|cpu|cpu|R_src2_lo~1_combout ),
	.datab(\u0|cpu|cpu|R_src2_lo[3]~0_combout ),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\u0|cpu|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[2]~4 .lut_mask = 16'hC840;
defparam \u0|cpu|cpu|R_src2_lo[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N17
dffeas \u0|cpu|cpu|E_src2[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~2 (
// Equation(s):
// \u0|cpu|cpu|Add1~2_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [2])

	.dataa(\u0|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_src2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~2 .lut_mask = 16'h5A5A;
defparam \u0|cpu|cpu|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[0]~6 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[0]~6_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|Add1~11_combout ))) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|F_pc_plus_one[0]~0_combout ))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.datac(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u0|cpu|cpu|Add1~11_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[0]~6 .lut_mask = 16'h0E04;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N21
dffeas \u0|cpu|cpu|F_pc[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[38] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [38] = (\u0|cpu|cpu|F_pc [0] & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|W_alu_result [2])))) # (!\u0|cpu|cpu|F_pc [0] & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|W_alu_result [2]))))

	.dataa(\u0|cpu|cpu|F_pc [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[38] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [0]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [0]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 16'hF0AA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~0 .lut_mask = 16'hEE22;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [0]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [0]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [0]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 16'hFC30;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~13 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~13_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~13 .lut_mask = 16'h8F80;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N21
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[5]~22 (
// Equation(s):
// \u0|cpu|cpu|F_iw[5]~22_combout  = (\u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ) # (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout )) # 
// (!\u0|cpu|cpu|D_iw[12]~0_combout ))

	.dataa(\u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[5]~29_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[5]~22 .lut_mask = 16'hEFAF;
defparam \u0|cpu|cpu|F_iw[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N29
dffeas \u0|cpu|cpu|D_iw[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[5]~22_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_jmp_direct~0_combout  = (!\u0|cpu|cpu|D_iw [4] & !\u0|cpu|cpu|D_iw [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(\u0|cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_jmp_direct~0 .lut_mask = 16'h000F;
defparam \u0|cpu|cpu|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \u0|cpu|cpu|D_dst_regnum[1]~0_combout  = (\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\u0|cpu|cpu|D_iw [23]))) # (!\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\u0|cpu|cpu|D_iw [18]))

	.dataa(\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datab(\u0|cpu|cpu|D_iw [18]),
	.datac(\u0|cpu|cpu|D_iw [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[1]~0 .lut_mask = 16'hE4E4;
defparam \u0|cpu|cpu|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_dst_regnum[1]~7 (
// Equation(s):
// \u0|cpu|cpu|D_dst_regnum[1]~7_combout  = (\u0|cpu|cpu|D_ctrl_jmp_direct~0_combout  & ((\u0|cpu|cpu|Equal0~4_combout ) # ((\u0|cpu|cpu|D_dst_regnum[1]~0_combout  & !\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout )))) # 
// (!\u0|cpu|cpu|D_ctrl_jmp_direct~0_combout  & (((\u0|cpu|cpu|D_dst_regnum[1]~0_combout  & !\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ))))

	.dataa(\u0|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.datab(\u0|cpu|cpu|Equal0~4_combout ),
	.datac(\u0|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[1]~7 .lut_mask = 16'h88F8;
defparam \u0|cpu|cpu|D_dst_regnum[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N11
dffeas \u0|cpu|cpu|R_dst_regnum[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_dst_regnum[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_data[8]~0 (
// Equation(s):
// \u0|cpu|cpu|E_st_data[8]~0_combout  = (\u0|cpu|cpu|D_iw [4] & (((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))) # (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|D_ctrl_mem8~0_combout  & 
// (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (!\u0|cpu|cpu|D_ctrl_mem8~0_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_data[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_data[8]~0 .lut_mask = 16'hFB40;
defparam \u0|cpu|cpu|E_st_data[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N19
dffeas \u0|cpu|cpu|d_writedata[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_data[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout  = (\u0|cpu|cpu|d_writedata [8] & \u0|mm_interconnect_0|cmd_mux|saved_grant [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|d_writedata [8]),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~19 .lut_mask = 16'hC0C0;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~18 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [8]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [8]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~18 .lut_mask = 16'hF0CC;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~15 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~15_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~15 .lut_mask = 16'hE222;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N21
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [15]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[15]~25 (
// Equation(s):
// \u0|cpu|cpu|F_iw[15]~25_combout  = (\u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ) # (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout )) # 
// (!\u0|cpu|cpu|D_iw[12]~0_combout ))

	.dataa(\u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[15]~33_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[15]~25 .lut_mask = 16'hEFAF;
defparam \u0|cpu|cpu|F_iw[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N13
dffeas \u0|cpu|cpu|D_iw[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[15]~25_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_alu_subtract~4 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_alu_subtract~4_combout  = (\u0|cpu|cpu|D_iw [14] & (\u0|cpu|cpu|Equal62~2_combout )) # (!\u0|cpu|cpu|D_iw [14] & (((\u0|cpu|cpu|Equal62~1_combout ) # (\u0|cpu|cpu|Equal62~0_combout ))))

	.dataa(\u0|cpu|cpu|Equal62~2_combout ),
	.datab(\u0|cpu|cpu|Equal62~1_combout ),
	.datac(\u0|cpu|cpu|Equal62~0_combout ),
	.datad(\u0|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_subtract~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~4 .lut_mask = 16'hAAFC;
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_alu_subtract~5 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_alu_subtract~5_combout  = (\u0|cpu|cpu|D_iw [15] & (((\u0|cpu|cpu|D_ctrl_alu_subtract~4_combout )))) # (!\u0|cpu|cpu|D_iw [15] & (\u0|cpu|cpu|Equal62~1_combout  & (\u0|cpu|cpu|D_iw [14])))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(\u0|cpu|cpu|Equal62~1_combout ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|D_ctrl_alu_subtract~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_subtract~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~5 .lut_mask = 16'hEA40;
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_alu_subtract~3 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_alu_subtract~3_combout  = ((\u0|cpu|cpu|Equal62~0_combout  & \u0|cpu|cpu|D_op_cmpge~0_combout )) # (!\u0|cpu|cpu|D_ctrl_alu_subtract~2_combout )

	.dataa(\u0|cpu|cpu|Equal62~0_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~3 .lut_mask = 16'hA0FF;
defparam \u0|cpu|cpu|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_alu_sub~0 (
// Equation(s):
// \u0|cpu|cpu|E_alu_sub~0_combout  = (\u0|cpu|cpu|R_valid~q  & ((\u0|cpu|cpu|D_ctrl_alu_subtract~3_combout ) # ((\u0|cpu|cpu|D_ctrl_alu_subtract~5_combout  & \u0|cpu|cpu|Equal0~7_combout ))))

	.dataa(\u0|cpu|cpu|D_ctrl_alu_subtract~5_combout ),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_alu_subtract~3_combout ),
	.datad(\u0|cpu|cpu|R_valid~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_sub~0 .lut_mask = 16'hF800;
defparam \u0|cpu|cpu|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N29
dffeas \u0|cpu|cpu|E_alu_sub (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~0 (
// Equation(s):
// \u0|cpu|cpu|Add1~0_combout  = \u0|cpu|cpu|E_alu_sub~q  $ (\u0|cpu|cpu|E_src2 [4])

	.dataa(\u0|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_src2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~0 .lut_mask = 16'h5A5A;
defparam \u0|cpu|cpu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[2]~4 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[2]~4_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|Add1~15_combout )) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|F_pc_plus_one[2]~4_combout )))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u0|cpu|cpu|Add1~15_combout ),
	.datad(\u0|cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[2]~4 .lut_mask = 16'h3120;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \u0|cpu|cpu|F_pc[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[40] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [40] = (\u0|cpu|cpu|F_pc [2] & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|W_alu_result [4])))) # (!\u0|cpu|cpu|F_pc [2] & 
// (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & (\u0|cpu|cpu|W_alu_result [4])))

	.dataa(\u0|cpu|cpu|F_pc [2]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u0|cpu|cpu|W_alu_result [4]),
	.datad(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[40] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  = (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [2] & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [1] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [4] & !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [3])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [2]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [1]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [4]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [3]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0_combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [0]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0 .lut_mask = 16'hA000;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~q )) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~0 .lut_mask = 16'hAAC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[1]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[1]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N25
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[1]~2 (
// Equation(s):
// \u0|cpu|cpu|F_iw[1]~2_combout  = (\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ) # (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout )) # 
// (!\u0|cpu|cpu|D_iw[12]~0_combout ))

	.dataa(\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[1]~2 .lut_mask = 16'hEFAF;
defparam \u0|cpu|cpu|F_iw[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N19
dffeas \u0|cpu|cpu|D_iw[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|R_ctrl_br_nxt~0_combout  = (\u0|cpu|cpu|D_iw [0]) # ((\u0|cpu|cpu|D_iw [3] & (\u0|cpu|cpu|D_iw [5] & \u0|cpu|cpu|D_iw [4])))

	.dataa(\u0|cpu|cpu|D_iw [3]),
	.datab(\u0|cpu|cpu|D_iw [0]),
	.datac(\u0|cpu|cpu|D_iw [5]),
	.datad(\u0|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_br_nxt~0 .lut_mask = 16'hECCC;
defparam \u0|cpu|cpu|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \u0|cpu|cpu|R_ctrl_br_nxt~1_combout  = (\u0|cpu|cpu|D_iw [1] & (\u0|cpu|cpu|D_iw [2] & !\u0|cpu|cpu|R_ctrl_br_nxt~0_combout ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_br_nxt~1 .lut_mask = 16'h00C0;
defparam \u0|cpu|cpu|R_ctrl_br_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N13
dffeas \u0|cpu|cpu|R_ctrl_br (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~20 (
// Equation(s):
// \u0|cpu|cpu|Equal0~20_combout  = (!\u0|cpu|cpu|D_iw [5] & (\u0|cpu|cpu|Equal0~5_combout  & !\u0|cpu|cpu|D_iw [4]))

	.dataa(\u0|cpu|cpu|D_iw [5]),
	.datab(\u0|cpu|cpu|Equal0~5_combout ),
	.datac(\u0|cpu|cpu|D_iw [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~20 .lut_mask = 16'h0404;
defparam \u0|cpu|cpu|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N17
dffeas \u0|cpu|cpu|R_ctrl_br_uncond (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|Equal0~20_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N11
dffeas \u0|cpu|cpu|R_compare_op[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal127~6 (
// Equation(s):
// \u0|cpu|cpu|Equal127~6_combout  = (!\u0|cpu|cpu|E_logic_result[27]~22_combout  & (!\u0|cpu|cpu|E_logic_result[26]~23_combout  & (!\u0|cpu|cpu|E_logic_result[28]~21_combout  & !\u0|cpu|cpu|E_logic_result[29]~20_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[27]~22_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[26]~23_combout ),
	.datac(\u0|cpu|cpu|E_logic_result[28]~21_combout ),
	.datad(\u0|cpu|cpu|E_logic_result[29]~20_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal127~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal127~6 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|Equal127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal127~8 (
// Equation(s):
// \u0|cpu|cpu|Equal127~8_combout  = (!\u0|cpu|cpu|E_logic_result[1]~30_combout  & (!\u0|cpu|cpu|E_logic_result[19]~31_combout  & (!\u0|cpu|cpu|E_logic_result[21]~28_combout  & !\u0|cpu|cpu|E_logic_result[31]~29_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[1]~30_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[19]~31_combout ),
	.datac(\u0|cpu|cpu|E_logic_result[21]~28_combout ),
	.datad(\u0|cpu|cpu|E_logic_result[31]~29_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal127~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal127~8 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|Equal127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal127~7 (
// Equation(s):
// \u0|cpu|cpu|Equal127~7_combout  = (!\u0|cpu|cpu|E_logic_result[22]~27_combout  & (!\u0|cpu|cpu|E_logic_result[23]~26_combout  & (!\u0|cpu|cpu|E_logic_result[24]~25_combout  & !\u0|cpu|cpu|E_logic_result[25]~24_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[22]~27_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[23]~26_combout ),
	.datac(\u0|cpu|cpu|E_logic_result[24]~25_combout ),
	.datad(\u0|cpu|cpu|E_logic_result[25]~24_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal127~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal127~7 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|Equal127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal127~5 (
// Equation(s):
// \u0|cpu|cpu|Equal127~5_combout  = (!\u0|cpu|cpu|E_logic_result[30]~19_combout  & (!\u0|cpu|cpu|E_logic_result[0]~17_combout  & (!\u0|cpu|cpu|E_logic_result[20]~18_combout  & !\u0|cpu|cpu|E_logic_result[2]~16_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[30]~19_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[0]~17_combout ),
	.datac(\u0|cpu|cpu|E_logic_result[20]~18_combout ),
	.datad(\u0|cpu|cpu|E_logic_result[2]~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal127~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal127~5 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|Equal127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal127~9 (
// Equation(s):
// \u0|cpu|cpu|Equal127~9_combout  = (\u0|cpu|cpu|Equal127~6_combout  & (\u0|cpu|cpu|Equal127~8_combout  & (\u0|cpu|cpu|Equal127~7_combout  & \u0|cpu|cpu|Equal127~5_combout )))

	.dataa(\u0|cpu|cpu|Equal127~6_combout ),
	.datab(\u0|cpu|cpu|Equal127~8_combout ),
	.datac(\u0|cpu|cpu|Equal127~7_combout ),
	.datad(\u0|cpu|cpu|Equal127~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal127~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal127~9 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|Equal127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal127~2 (
// Equation(s):
// \u0|cpu|cpu|Equal127~2_combout  = (!\u0|cpu|cpu|E_logic_result[9]~10_combout  & (!\u0|cpu|cpu|E_logic_result[8]~11_combout  & (!\u0|cpu|cpu|E_logic_result[7]~14_combout  & !\u0|cpu|cpu|E_logic_result[10]~9_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[9]~10_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[8]~11_combout ),
	.datac(\u0|cpu|cpu|E_logic_result[7]~14_combout ),
	.datad(\u0|cpu|cpu|E_logic_result[10]~9_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal127~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal127~2 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|Equal127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal127~3 (
// Equation(s):
// \u0|cpu|cpu|Equal127~3_combout  = (!\u0|cpu|cpu|E_logic_result[3]~15_combout  & (!\u0|cpu|cpu|E_logic_result[6]~12_combout  & (!\u0|cpu|cpu|E_logic_result[4]~0_combout  & !\u0|cpu|cpu|E_logic_result[5]~13_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[3]~15_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[6]~12_combout ),
	.datac(\u0|cpu|cpu|E_logic_result[4]~0_combout ),
	.datad(\u0|cpu|cpu|E_logic_result[5]~13_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal127~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal127~3 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|Equal127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal127~0 (
// Equation(s):
// \u0|cpu|cpu|Equal127~0_combout  = (!\u0|cpu|cpu|E_logic_result[16]~3_combout  & (!\u0|cpu|cpu|E_logic_result[17]~2_combout  & (!\u0|cpu|cpu|E_logic_result[15]~4_combout  & !\u0|cpu|cpu|E_logic_result[18]~1_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[16]~3_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[17]~2_combout ),
	.datac(\u0|cpu|cpu|E_logic_result[15]~4_combout ),
	.datad(\u0|cpu|cpu|E_logic_result[18]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal127~0 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal127~1 (
// Equation(s):
// \u0|cpu|cpu|Equal127~1_combout  = (!\u0|cpu|cpu|E_logic_result[13]~6_combout  & (!\u0|cpu|cpu|E_logic_result[12]~7_combout  & (!\u0|cpu|cpu|E_logic_result[14]~5_combout  & !\u0|cpu|cpu|E_logic_result[11]~8_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[13]~6_combout ),
	.datab(\u0|cpu|cpu|E_logic_result[12]~7_combout ),
	.datac(\u0|cpu|cpu|E_logic_result[14]~5_combout ),
	.datad(\u0|cpu|cpu|E_logic_result[11]~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal127~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal127~1 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|Equal127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal127~4 (
// Equation(s):
// \u0|cpu|cpu|Equal127~4_combout  = (\u0|cpu|cpu|Equal127~2_combout  & (\u0|cpu|cpu|Equal127~3_combout  & (\u0|cpu|cpu|Equal127~0_combout  & \u0|cpu|cpu|Equal127~1_combout )))

	.dataa(\u0|cpu|cpu|Equal127~2_combout ),
	.datab(\u0|cpu|cpu|Equal127~3_combout ),
	.datac(\u0|cpu|cpu|Equal127~0_combout ),
	.datad(\u0|cpu|cpu|Equal127~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal127~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal127~4 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|Equal127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \u0|cpu|cpu|D_logic_op_raw[0]~1_combout  = (\u0|cpu|cpu|Equal0~2_combout  & ((\u0|cpu|cpu|Equal0~3_combout  & ((\u0|cpu|cpu|D_iw [14]))) # (!\u0|cpu|cpu|Equal0~3_combout  & (\u0|cpu|cpu|D_iw [3])))) # (!\u0|cpu|cpu|Equal0~2_combout  & (\u0|cpu|cpu|D_iw 
// [3]))

	.dataa(\u0|cpu|cpu|Equal0~2_combout ),
	.datab(\u0|cpu|cpu|D_iw [3]),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_logic_op_raw[0]~1 .lut_mask = 16'hE4CC;
defparam \u0|cpu|cpu|D_logic_op_raw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N19
dffeas \u0|cpu|cpu|R_compare_op[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_cmp_result~0 (
// Equation(s):
// \u0|cpu|cpu|E_cmp_result~0_combout  = (\u0|cpu|cpu|R_compare_op [1] & (\u0|cpu|cpu|R_compare_op [0] & ((!\u0|cpu|cpu|Equal127~4_combout ) # (!\u0|cpu|cpu|Equal127~9_combout )))) # (!\u0|cpu|cpu|R_compare_op [1] & (\u0|cpu|cpu|Equal127~9_combout  & 
// (\u0|cpu|cpu|Equal127~4_combout  & !\u0|cpu|cpu|R_compare_op [0])))

	.dataa(\u0|cpu|cpu|R_compare_op [1]),
	.datab(\u0|cpu|cpu|Equal127~9_combout ),
	.datac(\u0|cpu|cpu|Equal127~4_combout ),
	.datad(\u0|cpu|cpu|R_compare_op [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_cmp_result~0 .lut_mask = 16'h2A40;
defparam \u0|cpu|cpu|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~98 (
// Equation(s):
// \u0|cpu|cpu|Add1~98_combout  = \u0|cpu|cpu|Add1~97  $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_alu_sub~q ),
	.cin(\u0|cpu|cpu|Add1~97 ),
	.combout(\u0|cpu|cpu|Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~98 .lut_mask = 16'h0FF0;
defparam \u0|cpu|cpu|Add1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_cmp_result~1 (
// Equation(s):
// \u0|cpu|cpu|E_cmp_result~1_combout  = (\u0|cpu|cpu|E_cmp_result~0_combout ) # ((\u0|cpu|cpu|R_compare_op [1] & (\u0|cpu|cpu|Add1~98_combout  & !\u0|cpu|cpu|R_compare_op [0])) # (!\u0|cpu|cpu|R_compare_op [1] & (!\u0|cpu|cpu|Add1~98_combout  & 
// \u0|cpu|cpu|R_compare_op [0])))

	.dataa(\u0|cpu|cpu|R_compare_op [1]),
	.datab(\u0|cpu|cpu|E_cmp_result~0_combout ),
	.datac(\u0|cpu|cpu|Add1~98_combout ),
	.datad(\u0|cpu|cpu|R_compare_op [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_cmp_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_cmp_result~1 .lut_mask = 16'hCDEC;
defparam \u0|cpu|cpu|E_cmp_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N13
dffeas \u0|cpu|cpu|W_cmp_result (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_cmp_result~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout  = (\u0|cpu|cpu|Equal0~7_combout  & (\u0|cpu|cpu|Equal62~12_combout  & ((\u0|cpu|cpu|D_iw [14]) # (!\u0|cpu|cpu|D_iw [15]))))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|Equal62~12_combout ),
	.datad(\u0|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 16'hC040;
defparam \u0|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout  = (\u0|cpu|cpu|D_ctrl_jmp_direct~1_combout ) # ((\u0|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ) # (!\u0|cpu|cpu|D_ctrl_force_src2_zero~8_combout ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_ctrl_jmp_direct~1_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_force_src2_zero~8_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 16'hFFCF;
defparam \u0|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N7
dffeas \u0|cpu|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|F_pc_sel_nxt~0_combout  = (\u0|cpu|cpu|R_ctrl_br_uncond~q ) # ((\u0|cpu|cpu|R_ctrl_uncond_cti_non_br~q ) # ((\u0|cpu|cpu|R_ctrl_br~q  & \u0|cpu|cpu|W_cmp_result~q )))

	.dataa(\u0|cpu|cpu|R_ctrl_br~q ),
	.datab(\u0|cpu|cpu|R_ctrl_br_uncond~q ),
	.datac(\u0|cpu|cpu|W_cmp_result~q ),
	.datad(\u0|cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_sel_nxt~0 .lut_mask = 16'hFFEC;
defparam \u0|cpu|cpu|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  = (!\u0|cpu|cpu|R_ctrl_break~q  & (\u0|cpu|cpu|F_pc_sel_nxt~0_combout  & !\u0|cpu|cpu|R_ctrl_exception~q ))

	.dataa(\u0|cpu|cpu|R_ctrl_break~q ),
	.datab(\u0|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_sel_nxt.10~0 .lut_mask = 16'h0044;
defparam \u0|cpu|cpu|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[7]~17 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[7]~17_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|Add1~39_combout ))) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|F_pc_plus_one[7]~14_combout 
// ))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u0|cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.datad(\u0|cpu|cpu|Add1~39_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[7]~17 .lut_mask = 16'h3210;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \u0|cpu|cpu|F_pc[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[7]~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[8]~16 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[8]~16_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|Add1~41_combout ))) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|F_pc_plus_one[8]~16_combout 
// ))))

	.dataa(\u0|cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.datab(\u0|cpu|cpu|Add1~41_combout ),
	.datac(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[8]~16 .lut_mask = 16'h0C0A;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N31
dffeas \u0|cpu|cpu|F_pc[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[8]~16_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_data[46] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_data [46] = (\u0|cpu|cpu|F_pc [8] & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|W_alu_result [10])))) # (!\u0|cpu|cpu|F_pc [8] & 
// (((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|W_alu_result [10]))))

	.dataa(\u0|cpu|cpu|F_pc [8]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|W_alu_result [10]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_data[46] .lut_mask = 16'hF888;
defparam \u0|mm_interconnect_0|cmd_mux|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout  = (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|debugaccess~q  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|debugaccess~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 16'h1000;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~q  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .lut_mask = 16'hFCF0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~17_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [30])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~17 .lut_mask = 16'hF808;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~10 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~10_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [27] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~10 .lut_mask = 16'hC8CC;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~39_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [27]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [27]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [27]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~39 .lut_mask = 16'hFA0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~40_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~39_combout 
//  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [29])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ))) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~39_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [29]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~39_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [29]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~40 .lut_mask = 16'hCE0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [28]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [28])) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ))))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout 
// ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~1 .lut_mask = 16'hBF80;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[17]~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3]) # 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2] $ (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[17]~1 .lut_mask = 16'hBEBE;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~3 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~3_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[17]~1_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~3 .lut_mask = 16'hDD11;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~3_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~13 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~13_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [17] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~13 .lut_mask = 16'hAAA2;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~45_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [17]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [17]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [17]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~45 .lut_mask = 16'hFA0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~46_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~45_combout 
//  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [19] & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~45_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [19] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~45_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [19]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~46 .lut_mask = 16'hCE0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~5 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~5_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [16] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~5 .lut_mask = 16'hA8AA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~26 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~26_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [16])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [16])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [16]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~26 .lut_mask = 16'hCFC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~28 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~28_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [18] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~26_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [18] 
// & (((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~26_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [18]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~26_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~28 .lut_mask = 16'h8F88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder .lut_mask = 16'hF0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [17])) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & ((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 16'h084C;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~1 .lut_mask = 16'hFFC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~3 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~3_combout  = (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2] & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~3 .lut_mask = 16'h1010;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[29]~9 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[29]~9_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~3_combout ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|Equal0~3_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[29]~9 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[29]~9_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~51 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~51_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [29])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [29])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [29]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~51 .lut_mask = 16'hCFC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~52_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout 
//  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [31])))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout 
//  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~51_combout ) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [31]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~51_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~52 .lut_mask = 16'hDC50;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~17 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~17_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [28] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~17 .lut_mask = 16'hE0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~53 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~53_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [28])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [28])))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [28]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~53 .lut_mask = 16'hCFC0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~54_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout 
//  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [30]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout  
// & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~53_combout ) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [30]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [30]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~53_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~54 .lut_mask = 16'hD5C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [29]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N13
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~18 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~18_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [29])) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~18 .lut_mask = 16'hD888;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~41_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [26])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [26])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [26]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~41 .lut_mask = 16'hAFA0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~42_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~41_combout 
//  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [28])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ))) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~41_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [28]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~41_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [28]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~42 .lut_mask = 16'hCE0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~9 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~9_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [25] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~9 .lut_mask = 16'hE0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~37 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~37_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [25])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [25])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [25]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~37 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~38_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout 
//  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [27]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout  
// & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~37_combout ) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [27]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [27]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~37_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~38 .lut_mask = 16'hD5C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~12 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~12_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [24] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]) 
// # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~12 .lut_mask = 16'hE0F0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N15
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~43_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [24])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [24])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [24]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~43 .lut_mask = 16'hACAC;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~44_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout 
//  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [26]))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout  
// & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~43_combout ) # 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [26]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [26]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~43_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~44 .lut_mask = 16'hD5C0;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y32_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|always1~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|always1~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [25] & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|always1~0 .lut_mask = 16'hA000;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~0_combout  = (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~q ) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata 
// [1]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|always1~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h3230;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N5
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~30 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~30_combout  = 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [35])))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [35]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~30 .lut_mask = 16'hEC20;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N27
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N11
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [17]))) # 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout 
// )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 16'hEC4C;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N3
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15  $ 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonAReg [10]),
	.cin(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .lut_mask = 16'hF00F;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout 
//  & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  & ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout 
// ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~1 .lut_mask = 16'h1B0A;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N7
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~q  & (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  & (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~0 .lut_mask = 16'hF202;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N15
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~q  & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 16'h0C04;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .lut_mask = 16'hCC80;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N1
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~0_combout  = ((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q )

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 16'h40FF;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~1_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~0_combout ) # ((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q  & 
// ((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~q ) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|read~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 16'hFF15;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hF300;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q  & !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hFF02;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N21
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]) # (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hF0FF;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0])))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h3F00;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q  & !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hFF02;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N11
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ))) # 
// (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 16'hF0AA;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N19
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout  = !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0 .lut_mask = 16'h0F0F;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~q )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [0] & (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .lut_mask = 16'hF044;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[0]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[0]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout 

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[0]~feeder .lut_mask = 16'hAAAA;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N17
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y29_N17
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|readdata [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[0]~0 (
// Equation(s):
// \u0|cpu|cpu|F_iw[0]~0_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[0]~0 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y13_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002100F200FD002B0040000200400000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h0088000F001B002000A8000000BC0088000700840000000000150080008400B80049006F001E00A3004000000003000E005100D4003900E50005000E007900410047005000CA0028006000940075000E0045004B00F400510043000000020045002800F9006900F2008700F7003A00A800D300BC00FF008A0023005E005100FF00B200EF00F2008F00FD00AE00FF0028005E007800B500B500BA005000B1000D00D0008600210085001C0046000000000001004600000000000100630001000100CF00BE0028007F00BD00E90045000E00FC00580000000200120000000C004400C20061008D0078000A00000000000800800002000200200050000400010002;
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a64 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout )))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout  & (!\u0|ram|the_altsyncram|auto_generated|address_reg_a 
// [0])))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hCEC2;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a96~portadataout )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ))))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a96~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hAFC0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[0]~1 (
// Equation(s):
// \u0|cpu|cpu|F_iw[0]~1_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[0]~0_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|cpu|cpu|F_iw[0]~0_combout ),
	.datab(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[0]~1 .lut_mask = 16'hC888;
defparam \u0|cpu|cpu|F_iw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N1
dffeas \u0|cpu|cpu|D_iw[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_st~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_st~0_combout  = (\u0|cpu|cpu|D_iw [0] & (!\u0|cpu|cpu|D_iw [1] & ((!\u0|cpu|cpu|D_iw [4]) # (!\u0|cpu|cpu|D_iw [3]))))

	.dataa(\u0|cpu|cpu|D_iw [0]),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(\u0|cpu|cpu|D_iw [3]),
	.datad(\u0|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_st~0 .lut_mask = 16'h0222;
defparam \u0|cpu|cpu|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N25
dffeas \u0|cpu|cpu|R_ctrl_st (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u0|cpu|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_st_stall (
// Equation(s):
// \u0|cpu|cpu|E_st_stall~combout  = (\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ((\u0|cpu|cpu|d_write~q ) # ((\u0|cpu|cpu|E_new_inst~q  & \u0|cpu|cpu|R_ctrl_st~q )))) # 
// (!\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & (\u0|cpu|cpu|E_new_inst~q  & ((\u0|cpu|cpu|R_ctrl_st~q ))))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datab(\u0|cpu|cpu|E_new_inst~q ),
	.datac(\u0|cpu|cpu|d_write~q ),
	.datad(\u0|cpu|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_st_stall~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_st_stall .lut_mask = 16'hECA0;
defparam \u0|cpu|cpu|E_st_stall .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N17
dffeas \u0|cpu|cpu|d_write (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_write .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ((\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # 
// ((\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & \u0|cpu|cpu|d_write~q ))))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datad(\u0|cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .lut_mask = 16'hC8C0;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \u0|mm_interconnect_0|cpu_data_master_translator|write_accepted (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
fiftyfivenm_lcell_comb \u0|ram|wren~0 (
// Equation(s):
// \u0|ram|wren~0_combout  = (\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) # ((\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # ((!\u0|cpu|cpu|d_write~q ) # (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))

	.dataa(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u0|ram|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|wren~0 .lut_mask = 16'hEFFF;
defparam \u0|ram|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
fiftyfivenm_lcell_comb \u0|ram|wren~1 (
// Equation(s):
// \u0|ram|wren~1_combout  = (\u0|ram|wren~0_combout ) # ((!\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout  & ((!\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout ) # (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datad(\u0|ram|wren~0_combout ),
	.cin(gnd),
	.combout(\u0|ram|wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|wren~1 .lut_mask = 16'hFF15;
defparam \u0|ram|wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002100D200D100AF0050000200400000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = 2048'h0080000F000000200028000000BC0088008000800000000000000000000000A400010020001200A2000000000000000E00510054002900F50005000A007D00410045005000C20028004800940055000800450048000000010042000000000001002800B9006900F2008600F5002A00880093003800FF008A002200560051001C000200CE00F2008800E0002C00EF0028005E007800B5003500B8005000B100080010000400210001001C004400000000000100440000000000010063000000010057001E0028004F00B500900041000E00F0005800000000001200000004004400EE00E50081007800E000000000000000000002000000200010000000010000;
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a68 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout ))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// (\u0|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8 .lut_mask = 16'hF4A4;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout  & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a100 ))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout )))) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a100 ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9 .lut_mask = 16'hEC64;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[4]~6 (
// Equation(s):
// \u0|cpu|cpu|F_iw[4]~6_combout  = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ))) # 
// (!\u0|cpu|cpu|D_iw[12]~0_combout )

	.dataa(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[4]~6 .lut_mask = 16'hFFD5;
defparam \u0|cpu|cpu|F_iw[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N5
dffeas \u0|cpu|cpu|D_iw[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~14 (
// Equation(s):
// \u0|cpu|cpu|Equal0~14_combout  = (!\u0|cpu|cpu|D_iw [4] & (\u0|cpu|cpu|Equal0~4_combout  & !\u0|cpu|cpu|D_iw [5]))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|Equal0~4_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~14 .lut_mask = 16'h0044;
defparam \u0|cpu|cpu|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_dst_regnum[2]~2 (
// Equation(s):
// \u0|cpu|cpu|D_dst_regnum[2]~2_combout  = (!\u0|cpu|cpu|Equal0~14_combout  & (!\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & (\u0|cpu|cpu|D_ctrl_exception~2_combout  & \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout )))

	.dataa(\u0|cpu|cpu|Equal0~14_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_exception~2_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[2]~2 .lut_mask = 16'h1000;
defparam \u0|cpu|cpu|D_dst_regnum[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_dst_regnum[0]~6 (
// Equation(s):
// \u0|cpu|cpu|D_dst_regnum[0]~6_combout  = ((\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout  & ((\u0|cpu|cpu|D_iw [22]))) # (!\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout  & (\u0|cpu|cpu|D_iw [17]))) # (!\u0|cpu|cpu|D_dst_regnum[2]~2_combout )

	.dataa(\u0|cpu|cpu|D_dst_regnum[2]~2_combout ),
	.datab(\u0|cpu|cpu|D_iw [17]),
	.datac(\u0|cpu|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\u0|cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_dst_regnum[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_dst_regnum[0]~6 .lut_mask = 16'hFD5D;
defparam \u0|cpu|cpu|D_dst_regnum[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N1
dffeas \u0|cpu|cpu|R_dst_regnum[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_dst_regnum[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[7]~11 (
// Equation(s):
// \u0|cpu|cpu|E_src1[7]~11_combout  = (\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7])) # (!\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|D_iw [11])))

	.dataa(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_src1~30_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[7]~11 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|E_src1[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N1
dffeas \u0|cpu|cpu|E_src1[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[7]~11_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[7]~14 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[7]~14_combout  = (\u0|cpu|cpu|E_src1 [7] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|R_logic_op [0] & \u0|cpu|cpu|E_src2 [7]))))) # (!\u0|cpu|cpu|E_src1 [7] & ((\u0|cpu|cpu|R_logic_op [1] & ((\u0|cpu|cpu|E_src2 [7]))) # 
// (!\u0|cpu|cpu|R_logic_op [1] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|E_src2 [7]))))

	.dataa(\u0|cpu|cpu|E_src1 [7]),
	.datab(\u0|cpu|cpu|R_logic_op [1]),
	.datac(\u0|cpu|cpu|R_logic_op [0]),
	.datad(\u0|cpu|cpu|E_src2 [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[7]~14 .lut_mask = 16'h6C89;
defparam \u0|cpu|cpu|E_logic_result[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[7]~11 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[7]~11_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[7]~14_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~35_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[7]~14_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|Add1~35_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[7]~11 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|W_alu_result[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N23
dffeas \u0|cpu|cpu|W_alu_result[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[7]~11_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [7]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|src_channel[1]~6 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[1]~6_combout  = (!\u0|cpu|cpu|W_alu_result [7] & (\u0|mm_interconnect_0|router|Equal2~1_combout  & \u0|cpu|cpu|W_alu_result [6]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [7]),
	.datac(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(\u0|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[1]~6 .lut_mask = 16'h3000;
defparam \u0|mm_interconnect_0|router|src_channel[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal1~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal1~2_combout  = ((\u0|cpu|cpu|W_alu_result [12]) # ((!\u0|cpu|cpu|W_alu_result [11]) # (!\u0|mm_interconnect_0|router|Equal1~0_combout ))) # (!\u0|mm_interconnect_0|router|Equal1~1_combout )

	.dataa(\u0|mm_interconnect_0|router|Equal1~1_combout ),
	.datab(\u0|cpu|cpu|W_alu_result [12]),
	.datac(\u0|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(\u0|cpu|cpu|W_alu_result [11]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal1~2 .lut_mask = 16'hDFFF;
defparam \u0|mm_interconnect_0|router|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (!\u0|mm_interconnect_0|router|src_channel[1]~5_combout  & (!\u0|mm_interconnect_0|router|src_channel[1]~6_combout  & 
// \u0|mm_interconnect_0|router|Equal1~2_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|router|src_channel[1]~5_combout ),
	.datac(\u0|mm_interconnect_0|router|src_channel[1]~6_combout ),
	.datad(\u0|mm_interconnect_0|router|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|src1_valid~0 .lut_mask = 16'h0200;
defparam \u0|mm_interconnect_0|cmd_demux|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout  = (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout  & (((!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1])) # 
// (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0])))

	.dataa(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [1]),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .lut_mask = 16'h40CC;
defparam \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N9
dffeas \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & ((\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & 
// \u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout )))) # (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1] & (\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout 
// )))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hA000;
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & (!\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ) # (\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1])))) # (!\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & (((\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used 
// [1]))))

	.dataa(\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h54F0;
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N17
dffeas \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout  = (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & 
// !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 .lut_mask = 16'h0030;
defparam \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout  = (\u0|mm_interconnect_0|router_001|Equal1~2_combout  & (((\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout )))) # 
// (!\u0|mm_interconnect_0|router_001|Equal1~2_combout  & (!\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1])))

	.dataa(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout ),
	.datad(\u0|mm_interconnect_0|router_001|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 .lut_mask = 16'hF044;
defparam \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout  = (\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ) # ((!\u0|cpu|cpu|i_read~q  & (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout )))

	.dataa(\u0|cpu|cpu|i_read~q ),
	.datab(\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 .lut_mask = 16'hDCCC;
defparam \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout  = (!\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  & (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & 
// \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ))

	.dataa(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3 .lut_mask = 16'h1010;
defparam \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N29
dffeas \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  = (!\u0|cpu|cpu|i_read~q  & !\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|i_read~q ),
	.datad(\u0|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0 .lut_mask = 16'h000F;
defparam \u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = (\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )))) # (!\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|mm_interconnect_0|router_001|Equal1~2_combout  & 
// \u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datac(\u0|mm_interconnect_0|router_001|Equal1~2_combout ),
	.datad(\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_valid~0 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|cmd_mux|src_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout  & ((\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout ) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] 
// & \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 .lut_mask = 16'hA8A0;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q  
// & (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h0200;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N17
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[12]~20 (
// Equation(s):
// \u0|cpu|cpu|F_iw[12]~20_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12] & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[12]~20 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[12]~21 (
// Equation(s):
// \u0|cpu|cpu|F_iw[12]~21_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[12]~20_combout ) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout ))))

	.dataa(\u0|cpu|cpu|F_iw[12]~20_combout ),
	.datab(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[12]~27_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[12]~21 .lut_mask = 16'hC888;
defparam \u0|cpu|cpu|F_iw[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N7
dffeas \u0|cpu|cpu|D_iw[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[12]~21_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_exception~4 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_exception~4_combout  = (\u0|cpu|cpu|D_iw [13] & (((!\u0|cpu|cpu|D_iw [14] & \u0|cpu|cpu|D_iw [11])) # (!\u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [12]),
	.datab(\u0|cpu|cpu|D_iw [13]),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_exception~4 .lut_mask = 16'h4C44;
defparam \u0|cpu|cpu|D_ctrl_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_exception~3 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_exception~3_combout  = (\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & (((\u0|cpu|cpu|D_op_opx_rsv63~4_combout  & \u0|cpu|cpu|Equal62~14_combout )))) # (!\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & 
// ((\u0|cpu|cpu|Equal62~8_combout ) # ((\u0|cpu|cpu|D_op_opx_rsv63~4_combout  & \u0|cpu|cpu|Equal62~14_combout ))))

	.dataa(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datab(\u0|cpu|cpu|Equal62~8_combout ),
	.datac(\u0|cpu|cpu|D_op_opx_rsv63~4_combout ),
	.datad(\u0|cpu|cpu|Equal62~14_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_exception~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_exception~3 .lut_mask = 16'hF444;
defparam \u0|cpu|cpu|D_ctrl_exception~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_exception~5 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_exception~5_combout  = (\u0|cpu|cpu|Equal0~7_combout  & ((\u0|cpu|cpu|D_ctrl_exception~3_combout ) # ((\u0|cpu|cpu|D_ctrl_exception~4_combout  & \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ))))

	.dataa(\u0|cpu|cpu|D_ctrl_exception~4_combout ),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_exception~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_exception~5 .lut_mask = 16'hCC80;
defparam \u0|cpu|cpu|D_ctrl_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_exception~6 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_exception~6_combout  = (\u0|cpu|cpu|D_ctrl_exception~5_combout ) # ((!\u0|cpu|cpu|D_ctrl_exception~2_combout ) # (!\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ))

	.dataa(\u0|cpu|cpu|D_ctrl_exception~5_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.datac(\u0|cpu|cpu|D_ctrl_exception~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_exception~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_exception~6 .lut_mask = 16'hBFBF;
defparam \u0|cpu|cpu|D_ctrl_exception~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N31
dffeas \u0|cpu|cpu|R_ctrl_exception (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_exception~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[16]~7 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[16]~7_combout  = (!\u0|cpu|cpu|R_ctrl_exception~q  & ((\u0|cpu|cpu|R_ctrl_break~q ) # ((!\u0|cpu|cpu|F_pc_sel_nxt~0_combout  & \u0|cpu|cpu|F_pc_plus_one[16]~32_combout ))))

	.dataa(\u0|cpu|cpu|R_ctrl_break~q ),
	.datab(\u0|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\u0|cpu|cpu|F_pc_plus_one[16]~32_combout ),
	.datad(\u0|cpu|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[16]~7 .lut_mask = 16'h00BA;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[16]~8 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[16]~8_combout  = (\u0|cpu|cpu|F_pc_no_crst_nxt[16]~7_combout ) # ((!\u0|cpu|cpu|R_ctrl_exception~q  & (\u0|cpu|cpu|F_pc_sel_nxt~0_combout  & \u0|cpu|cpu|Add1~57_combout )))

	.dataa(\u0|cpu|cpu|R_ctrl_exception~q ),
	.datab(\u0|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\u0|cpu|cpu|F_pc_no_crst_nxt[16]~7_combout ),
	.datad(\u0|cpu|cpu|Add1~57_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[16]~8 .lut_mask = 16'hF4F0;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N29
dffeas \u0|cpu|cpu|F_pc[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[16]~8_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \u0|mm_interconnect_0|router_001|Equal1~0_combout  = (!\u0|cpu|cpu|F_pc [14] & (!\u0|cpu|cpu|F_pc [13] & (\u0|cpu|cpu|F_pc [16] & \u0|cpu|cpu|F_pc [15])))

	.dataa(\u0|cpu|cpu|F_pc [14]),
	.datab(\u0|cpu|cpu|F_pc [13]),
	.datac(\u0|cpu|cpu|F_pc [16]),
	.datad(\u0|cpu|cpu|F_pc [15]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router_001|Equal1~0 .lut_mask = 16'h1000;
defparam \u0|mm_interconnect_0|router_001|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout  & ((!\u0|mm_interconnect_0|router_001|Equal1~0_combout ) 
// # (!\u0|mm_interconnect_0|router_001|Equal1~1_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datad(\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 16'h2A00;
defparam \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  = (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & 
// \u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout )))) # (!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cmd_demux|src1_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|WideOr1 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_001|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout  & (!\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  
// & \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout ),
	.datab(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h2000;
defparam \u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N21
dffeas \u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  = (\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q  & \u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ))

	.dataa(\u0|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][76]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 .lut_mask = 16'hA000;
defparam \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[11]~17 (
// Equation(s):
// \u0|cpu|cpu|F_iw[11]~17_combout  = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout  & \u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout ))) # 
// (!\u0|cpu|cpu|D_iw[12]~0_combout )

	.dataa(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datab(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[11]~21_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[11]~17 .lut_mask = 16'hFBF3;
defparam \u0|cpu|cpu|F_iw[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N17
dffeas \u0|cpu|cpu|D_iw[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[11]~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal62~0 (
// Equation(s):
// \u0|cpu|cpu|Equal62~0_combout  = (!\u0|cpu|cpu|D_iw [16] & (!\u0|cpu|cpu|D_iw [11] & (!\u0|cpu|cpu|D_iw [13] & !\u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal62~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal62~0 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|Equal62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_br_cmp~2_combout  = (\u0|cpu|cpu|Equal0~4_combout  & (((!\u0|cpu|cpu|Equal0~3_combout  & \u0|cpu|cpu|Equal0~6_combout )) # (!\u0|cpu|cpu|D_ctrl_jmp_direct~0_combout ))) # (!\u0|cpu|cpu|Equal0~4_combout  & 
// (((!\u0|cpu|cpu|Equal0~3_combout  & \u0|cpu|cpu|Equal0~6_combout ))))

	.dataa(\u0|cpu|cpu|Equal0~4_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.datac(\u0|cpu|cpu|Equal0~3_combout ),
	.datad(\u0|cpu|cpu|Equal0~6_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_br_cmp~2 .lut_mask = 16'h2F22;
defparam \u0|cpu|cpu|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_br_cmp~5 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_br_cmp~5_combout  = (\u0|cpu|cpu|D_iw [15] & ((\u0|cpu|cpu|Equal62~0_combout ) # ((!\u0|cpu|cpu|D_iw [14] & \u0|cpu|cpu|Equal62~1_combout )))) # (!\u0|cpu|cpu|D_iw [15] & (((\u0|cpu|cpu|Equal62~1_combout ))))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(\u0|cpu|cpu|Equal62~0_combout ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|Equal62~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_br_cmp~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_br_cmp~5 .lut_mask = 16'hDF88;
defparam \u0|cpu|cpu|D_ctrl_br_cmp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_br_cmp~3 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_br_cmp~3_combout  = (\u0|cpu|cpu|R_ctrl_br_nxt~1_combout ) # ((\u0|cpu|cpu|D_ctrl_br_cmp~5_combout  & \u0|cpu|cpu|Equal0~7_combout ))

	.dataa(\u0|cpu|cpu|D_ctrl_br_cmp~5_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.datac(\u0|cpu|cpu|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_br_cmp~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_br_cmp~3 .lut_mask = 16'hECEC;
defparam \u0|cpu|cpu|D_ctrl_br_cmp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_br_cmp~4 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_br_cmp~4_combout  = (\u0|cpu|cpu|D_ctrl_br_cmp~2_combout ) # ((\u0|cpu|cpu|D_ctrl_br_cmp~3_combout ) # ((\u0|cpu|cpu|Equal62~0_combout  & \u0|cpu|cpu|D_op_cmpge~0_combout )))

	.dataa(\u0|cpu|cpu|Equal62~0_combout ),
	.datab(\u0|cpu|cpu|D_ctrl_br_cmp~2_combout ),
	.datac(\u0|cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_br_cmp~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_br_cmp~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_br_cmp~4 .lut_mask = 16'hFFEC;
defparam \u0|cpu|cpu|D_ctrl_br_cmp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N9
dffeas \u0|cpu|cpu|R_ctrl_br_cmp (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_br_cmp~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_op_wrctl (
// Equation(s):
// \u0|cpu|cpu|D_op_wrctl~combout  = (!\u0|cpu|cpu|D_iw [15] & (\u0|cpu|cpu|Equal0~7_combout  & (\u0|cpu|cpu|Equal62~3_combout  & \u0|cpu|cpu|D_iw [14])))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|Equal62~3_combout ),
	.datad(\u0|cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_op_wrctl~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_op_wrctl .lut_mask = 16'h4000;
defparam \u0|cpu|cpu|D_op_wrctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N27
dffeas \u0|cpu|cpu|R_ctrl_wrctl_inst (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_wrctl_status~1 (
// Equation(s):
// \u0|cpu|cpu|E_wrctl_status~1_combout  = (!\u0|cpu|cpu|D_iw [9] & (!\u0|cpu|cpu|D_iw [8] & (!\u0|cpu|cpu|D_iw [10] & \u0|cpu|cpu|R_ctrl_wrctl_inst~q )))

	.dataa(\u0|cpu|cpu|D_iw [9]),
	.datab(\u0|cpu|cpu|D_iw [8]),
	.datac(\u0|cpu|cpu|D_iw [10]),
	.datad(\u0|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_wrctl_status~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_wrctl_status~1 .lut_mask = 16'h0100;
defparam \u0|cpu|cpu|E_wrctl_status~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|W_ienable_reg_nxt~0_combout  = (\u0|cpu|cpu|E_wrctl_status~1_combout  & (\u0|cpu|cpu|D_iw [7] & (\u0|cpu|cpu|D_iw [6] & \u0|cpu|cpu|E_valid_from_R~q )))

	.dataa(\u0|cpu|cpu|E_wrctl_status~1_combout ),
	.datab(\u0|cpu|cpu|D_iw [7]),
	.datac(\u0|cpu|cpu|D_iw [6]),
	.datad(\u0|cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_ienable_reg_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_ienable_reg_nxt~0 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|W_ienable_reg_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_ienable_reg[0]~0 (
// Equation(s):
// \u0|cpu|cpu|W_ienable_reg[0]~0_combout  = (\u0|cpu|cpu|W_ienable_reg_nxt~0_combout  & ((\u0|cpu|cpu|E_src1 [0]))) # (!\u0|cpu|cpu|W_ienable_reg_nxt~0_combout  & (\u0|cpu|cpu|W_ienable_reg [0]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_ienable_reg_nxt~0_combout ),
	.datac(\u0|cpu|cpu|W_ienable_reg [0]),
	.datad(\u0|cpu|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_ienable_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_ienable_reg[0]~0 .lut_mask = 16'hFC30;
defparam \u0|cpu|cpu|W_ienable_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N7
dffeas \u0|cpu|cpu|W_ienable_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_ienable_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout  = (\u0|cpu|cpu|E_wrctl_status~1_combout  & (\u0|cpu|cpu|D_iw [7] & (!\u0|cpu|cpu|D_iw [6] & \u0|cpu|cpu|E_src1 [0])))

	.dataa(\u0|cpu|cpu|E_wrctl_status~1_combout ),
	.datab(\u0|cpu|cpu|D_iw [7]),
	.datac(\u0|cpu|cpu|D_iw [6]),
	.datad(\u0|cpu|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'h0800;
defparam \u0|cpu|cpu|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \u0|cpu|cpu|W_bstatus_reg_inst_nxt~1_combout  = (\u0|cpu|cpu|W_bstatus_reg~q  & (((\u0|cpu|cpu|D_iw [6]) # (!\u0|cpu|cpu|D_iw [7])) # (!\u0|cpu|cpu|E_wrctl_status~1_combout )))

	.dataa(\u0|cpu|cpu|E_wrctl_status~1_combout ),
	.datab(\u0|cpu|cpu|D_iw [6]),
	.datac(\u0|cpu|cpu|W_bstatus_reg~q ),
	.datad(\u0|cpu|cpu|D_iw [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'hD0F0;
defparam \u0|cpu|cpu|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \u0|cpu|cpu|W_estatus_reg_inst_nxt~1_combout  = (\u0|cpu|cpu|W_estatus_reg~q  & (((\u0|cpu|cpu|D_iw [7]) # (!\u0|cpu|cpu|D_iw [6])) # (!\u0|cpu|cpu|E_wrctl_status~1_combout )))

	.dataa(\u0|cpu|cpu|E_wrctl_status~1_combout ),
	.datab(\u0|cpu|cpu|D_iw [7]),
	.datac(\u0|cpu|cpu|D_iw [6]),
	.datad(\u0|cpu|cpu|W_estatus_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_estatus_reg_inst_nxt~1 .lut_mask = 16'hDF00;
defparam \u0|cpu|cpu|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|W_estatus_reg_inst_nxt~0_combout  = (\u0|cpu|cpu|E_wrctl_status~1_combout  & (!\u0|cpu|cpu|D_iw [7] & (\u0|cpu|cpu|D_iw [6] & \u0|cpu|cpu|E_src1 [0])))

	.dataa(\u0|cpu|cpu|E_wrctl_status~1_combout ),
	.datab(\u0|cpu|cpu|D_iw [7]),
	.datac(\u0|cpu|cpu|D_iw [6]),
	.datad(\u0|cpu|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 16'h2000;
defparam \u0|cpu|cpu|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_estatus_reg_inst_nxt~2 (
// Equation(s):
// \u0|cpu|cpu|W_estatus_reg_inst_nxt~2_combout  = (\u0|cpu|cpu|R_ctrl_exception~q  & (((\u0|cpu|cpu|W_status_reg_pie~q )))) # (!\u0|cpu|cpu|R_ctrl_exception~q  & ((\u0|cpu|cpu|W_estatus_reg_inst_nxt~1_combout ) # 
// ((\u0|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ))))

	.dataa(\u0|cpu|cpu|R_ctrl_exception~q ),
	.datab(\u0|cpu|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.datac(\u0|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.datad(\u0|cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_estatus_reg_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_estatus_reg_inst_nxt~2 .lut_mask = 16'hFE54;
defparam \u0|cpu|cpu|W_estatus_reg_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N13
dffeas \u0|cpu|cpu|W_estatus_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_estatus_reg_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_wrctl_status~0 (
// Equation(s):
// \u0|cpu|cpu|E_wrctl_status~0_combout  = (!\u0|cpu|cpu|D_iw [7] & !\u0|cpu|cpu|D_iw [6])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_iw [7]),
	.datac(\u0|cpu|cpu|D_iw [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_wrctl_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_wrctl_status~0 .lut_mask = 16'h0303;
defparam \u0|cpu|cpu|E_wrctl_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout  = (\u0|cpu|cpu|E_wrctl_status~1_combout  & ((\u0|cpu|cpu|E_wrctl_status~0_combout  & ((\u0|cpu|cpu|E_src1 [0]))) # (!\u0|cpu|cpu|E_wrctl_status~0_combout  & (\u0|cpu|cpu|W_status_reg_pie~q )))) # 
// (!\u0|cpu|cpu|E_wrctl_status~1_combout  & (((\u0|cpu|cpu|W_status_reg_pie~q ))))

	.dataa(\u0|cpu|cpu|E_wrctl_status~1_combout ),
	.datab(\u0|cpu|cpu|E_wrctl_status~0_combout ),
	.datac(\u0|cpu|cpu|W_status_reg_pie~q ),
	.datad(\u0|cpu|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hF870;
defparam \u0|cpu|cpu|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \u0|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout  = (\u0|cpu|cpu|D_op_cmpge~0_combout  & ((\u0|cpu|cpu|Equal62~10_combout  & ((\u0|cpu|cpu|W_bstatus_reg~q ))) # (!\u0|cpu|cpu|Equal62~10_combout  & (\u0|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout )))) # 
// (!\u0|cpu|cpu|D_op_cmpge~0_combout  & (\u0|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ))

	.dataa(\u0|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datab(\u0|cpu|cpu|W_bstatus_reg~q ),
	.datac(\u0|cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\u0|cpu|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'hCAAA;
defparam \u0|cpu|cpu|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_op_eret (
// Equation(s):
// \u0|cpu|cpu|D_op_eret~combout  = (!\u0|cpu|cpu|D_iw [15] & (\u0|cpu|cpu|Equal0~7_combout  & (!\u0|cpu|cpu|D_iw [14] & \u0|cpu|cpu|Equal62~10_combout )))

	.dataa(\u0|cpu|cpu|D_iw [15]),
	.datab(\u0|cpu|cpu|Equal0~7_combout ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_op_eret~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_op_eret .lut_mask = 16'h0400;
defparam \u0|cpu|cpu|D_op_eret .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \u0|cpu|cpu|W_status_reg_pie_inst_nxt~2_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|D_op_eret~combout  & (\u0|cpu|cpu|W_estatus_reg~q )) # (!\u0|cpu|cpu|D_op_eret~combout  & ((\u0|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout )))))

	.dataa(\u0|cpu|cpu|W_estatus_reg~q ),
	.datab(\u0|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.datac(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u0|cpu|cpu|D_op_eret~combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'h0A0C;
defparam \u0|cpu|cpu|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N3
dffeas \u0|cpu|cpu|W_status_reg_pie (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_bstatus_reg_inst_nxt~2 (
// Equation(s):
// \u0|cpu|cpu|W_bstatus_reg_inst_nxt~2_combout  = (\u0|cpu|cpu|R_ctrl_break~q  & (((\u0|cpu|cpu|W_status_reg_pie~q )))) # (!\u0|cpu|cpu|R_ctrl_break~q  & ((\u0|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ) # ((\u0|cpu|cpu|W_bstatus_reg_inst_nxt~1_combout ))))

	.dataa(\u0|cpu|cpu|R_ctrl_break~q ),
	.datab(\u0|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.datac(\u0|cpu|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.datad(\u0|cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_bstatus_reg_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_bstatus_reg_inst_nxt~2 .lut_mask = 16'hFE54;
defparam \u0|cpu|cpu|W_bstatus_reg_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N9
dffeas \u0|cpu|cpu|W_bstatus_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_bstatus_reg_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \u0|cpu|cpu|E_control_rd_data[0]~0_combout  = (\u0|cpu|cpu|D_iw [6] & ((\u0|cpu|cpu|W_ienable_reg [0]) # ((!\u0|cpu|cpu|D_iw [7])))) # (!\u0|cpu|cpu|D_iw [6] & (((\u0|cpu|cpu|W_bstatus_reg~q  & \u0|cpu|cpu|D_iw [7]))))

	.dataa(\u0|cpu|cpu|W_ienable_reg [0]),
	.datab(\u0|cpu|cpu|D_iw [6]),
	.datac(\u0|cpu|cpu|W_bstatus_reg~q ),
	.datad(\u0|cpu|cpu|D_iw [7]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_control_rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_rd_data[0]~0 .lut_mask = 16'hB8CC;
defparam \u0|cpu|cpu|E_control_rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
fiftyfivenm_lcell_comb \u0|button|always1~0 (
// Equation(s):
// \u0|button|always1~0_combout  = (!\u0|cpu|cpu|W_alu_result [2] & (\u0|cpu|cpu|W_alu_result [3] & (!\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0] & !\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1])))

	.dataa(\u0|cpu|cpu|W_alu_result [2]),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|button_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u0|button|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|button|always1~0 .lut_mask = 16'h0004;
defparam \u0|button|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
fiftyfivenm_lcell_comb \u0|button|irq_mask~0 (
// Equation(s):
// \u0|button|irq_mask~0_combout  = (\u0|button|always1~0_combout  & ((\u0|mm_interconnect_0|button_s1_agent|m0_write~combout  & (\u0|cpu|cpu|d_writedata [0])) # (!\u0|mm_interconnect_0|button_s1_agent|m0_write~combout  & ((\u0|button|irq_mask~q ))))) # 
// (!\u0|button|always1~0_combout  & (((\u0|button|irq_mask~q ))))

	.dataa(\u0|button|always1~0_combout ),
	.datab(\u0|cpu|cpu|d_writedata [0]),
	.datac(\u0|button|irq_mask~q ),
	.datad(\u0|mm_interconnect_0|button_s1_agent|m0_write~combout ),
	.cin(gnd),
	.combout(\u0|button|irq_mask~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|button|irq_mask~0 .lut_mask = 16'hD8F0;
defparam \u0|button|irq_mask~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N3
dffeas \u0|button|irq_mask (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|button|irq_mask~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|button|irq_mask~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|button|irq_mask .is_wysiwyg = "true";
defparam \u0|button|irq_mask .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_ipending_reg_nxt[0]~0 (
// Equation(s):
// \u0|cpu|cpu|W_ipending_reg_nxt[0]~0_combout  = (!\KEY[0]~input_o  & (\u0|button|irq_mask~q  & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [0] & \u0|cpu|cpu|W_ienable_reg [0])))

	.dataa(\KEY[0]~input_o ),
	.datab(\u0|button|irq_mask~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datad(\u0|cpu|cpu|W_ienable_reg [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_ipending_reg_nxt[0]~0 .lut_mask = 16'h0400;
defparam \u0|cpu|cpu|W_ipending_reg_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \u0|cpu|cpu|W_ipending_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \u0|cpu|cpu|E_control_rd_data[0]~1_combout  = (\u0|cpu|cpu|D_iw [9] & (!\u0|cpu|cpu|D_iw [8])) # (!\u0|cpu|cpu|D_iw [9] & ((\u0|cpu|cpu|D_iw [8] & (!\u0|cpu|cpu|D_iw [10] & \u0|cpu|cpu|W_ipending_reg [0])) # (!\u0|cpu|cpu|D_iw [8] & (\u0|cpu|cpu|D_iw 
// [10]))))

	.dataa(\u0|cpu|cpu|D_iw [9]),
	.datab(\u0|cpu|cpu|D_iw [8]),
	.datac(\u0|cpu|cpu|D_iw [10]),
	.datad(\u0|cpu|cpu|W_ipending_reg [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_rd_data[0]~1 .lut_mask = 16'h3632;
defparam \u0|cpu|cpu|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \u0|cpu|cpu|E_control_rd_data[0]~2_combout  = (\u0|cpu|cpu|D_iw [8] & (((\u0|cpu|cpu|E_control_rd_data[0]~0_combout ) # (\u0|cpu|cpu|E_control_rd_data[0]~1_combout )))) # (!\u0|cpu|cpu|D_iw [8] & ((\u0|cpu|cpu|E_control_rd_data[0]~0_combout  & 
// ((\u0|cpu|cpu|E_control_rd_data[0]~1_combout ))) # (!\u0|cpu|cpu|E_control_rd_data[0]~0_combout  & (\u0|cpu|cpu|W_status_reg_pie~q  & !\u0|cpu|cpu|E_control_rd_data[0]~1_combout ))))

	.dataa(\u0|cpu|cpu|W_status_reg_pie~q ),
	.datab(\u0|cpu|cpu|D_iw [8]),
	.datac(\u0|cpu|cpu|E_control_rd_data[0]~0_combout ),
	.datad(\u0|cpu|cpu|E_control_rd_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_control_rd_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_rd_data[0]~2 .lut_mask = 16'hFCC2;
defparam \u0|cpu|cpu|E_control_rd_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_control_rd_data[0]~3 (
// Equation(s):
// \u0|cpu|cpu|E_control_rd_data[0]~3_combout  = (\u0|cpu|cpu|E_control_rd_data[0]~0_combout  & (!\u0|cpu|cpu|E_control_rd_data[0]~2_combout  & ((\u0|cpu|cpu|D_iw [7]) # (\u0|cpu|cpu|W_estatus_reg~q )))) # (!\u0|cpu|cpu|E_control_rd_data[0]~0_combout  & 
// (!\u0|cpu|cpu|D_iw [7] & ((\u0|cpu|cpu|E_control_rd_data[0]~2_combout ))))

	.dataa(\u0|cpu|cpu|D_iw [7]),
	.datab(\u0|cpu|cpu|E_control_rd_data[0]~0_combout ),
	.datac(\u0|cpu|cpu|W_estatus_reg~q ),
	.datad(\u0|cpu|cpu|E_control_rd_data[0]~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_control_rd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_control_rd_data[0]~3 .lut_mask = 16'h11C8;
defparam \u0|cpu|cpu|E_control_rd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N15
dffeas \u0|cpu|cpu|W_control_rd_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_control_rd_data[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[0]~1 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[0]~1_combout  = (!\u0|cpu|cpu|R_ctrl_br_cmp~q  & ((\u0|cpu|cpu|R_ctrl_rd_ctl_reg~q  & (\u0|cpu|cpu|W_control_rd_data [0])) # (!\u0|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ((\u0|cpu|cpu|W_alu_result [0])))))

	.dataa(\u0|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(\u0|cpu|cpu|W_control_rd_data [0]),
	.datac(\u0|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datad(\u0|cpu|cpu|W_alu_result [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[0]~1 .lut_mask = 16'h4540;
defparam \u0|cpu|cpu|W_rf_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[0]~0 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[0]~0_combout  = (\u0|cpu|cpu|W_cmp_result~q  & \u0|cpu|cpu|R_ctrl_br_cmp~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_cmp_result~q ),
	.datad(\u0|cpu|cpu|R_ctrl_br_cmp~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[0]~0 .lut_mask = 16'hF000;
defparam \u0|cpu|cpu|W_rf_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~0_combout  = (!\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [0]) # ((\u0|rom|the_altsyncram|auto_generated|q_a [0] & 
// !\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [0]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [0]),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~1_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~0 .lut_mask = 16'h00F2;
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N25
dffeas \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = (\u0|rom|the_altsyncram|auto_generated|q_a [0] & (((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [0])) # 
// (!\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))) # (!\u0|rom|the_altsyncram|auto_generated|q_a [0] & (((\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q  & \u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg 
// [0]))))

	.dataa(\u0|rom|the_altsyncram|auto_generated|q_a [0]),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rom_s1_agent_rsp_fifo|mem[0][49]~q ),
	.datad(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|data_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 16'hF222;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  & (\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout  & ((\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~0_combout ) # 
// (\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ))))

	.dataa(\u0|mm_interconnect_0|rom_s1_rsp_width_adapter|always10~0_combout ),
	.datab(\u0|mm_interconnect_0|rom_s1_agent|uncompressor|source_addr[1]~1_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 16'hE000;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
fiftyfivenm_lcell_comb \u0|button|read_mux_out~0 (
// Equation(s):
// \u0|button|read_mux_out~0_combout  = (!\u0|cpu|cpu|W_alu_result [2] & ((\u0|cpu|cpu|W_alu_result [3] & (\u0|button|irq_mask~q )) # (!\u0|cpu|cpu|W_alu_result [3] & ((!\KEY[0]~input_o )))))

	.dataa(\u0|button|irq_mask~q ),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\KEY[0]~input_o ),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|button|read_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|button|read_mux_out~0 .lut_mask = 16'h008B;
defparam \u0|button|read_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N9
dffeas \u0|button|readdata[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|button|read_mux_out~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|button|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|button|readdata[0] .is_wysiwyg = "true";
defparam \u0|button|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N11
dffeas \u0|mm_interconnect_0|button_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|button|readdata [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
fiftyfivenm_lcell_comb \u0|hex0|readdata[0] (
// Equation(s):
// \u0|hex0|readdata [0] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|hex0|data_out [0]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(\u0|hex0|data_out [0]),
	.cin(gnd),
	.combout(\u0|hex0|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u0|hex0|readdata[0] .lut_mask = 16'h0003;
defparam \u0|hex0|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N21
dffeas \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|readdata [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0]~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  = (\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [0]) # 
// ((\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|button_s1_translator|av_readdata_pre [0])))) # (!\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|button_s1_translator|av_readdata_pre [0])))

	.dataa(\u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|button_s1_translator|av_readdata_pre [0]),
	.datad(\u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~4 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout  = (\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]) # 
// ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout  & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout  & 
// (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout  & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|rsp_demux|src0_valid~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~2 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N22
fiftyfivenm_lcell_comb \u0|switch|read_mux_out[0] (
// Equation(s):
// \u0|switch|read_mux_out [0] = (!\u0|cpu|cpu|W_alu_result [3] & (\SW[0]~input_o  & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|switch|read_mux_out [0]),
	.cout());
// synopsys translate_off
defparam \u0|switch|read_mux_out[0] .lut_mask = 16'h0044;
defparam \u0|switch|read_mux_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N23
dffeas \u0|switch|readdata[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|switch|read_mux_out [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch|readdata[0] .is_wysiwyg = "true";
defparam \u0|switch|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y42_N31
dffeas \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|switch|readdata [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
fiftyfivenm_lcell_comb \u0|led|data_out[0]~feeder (
// Equation(s):
// \u0|led|data_out[0]~feeder_combout  = \u0|cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u0|led|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|led|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N25
dffeas \u0|led|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led|data_out[0] .is_wysiwyg = "true";
defparam \u0|led|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N20
fiftyfivenm_lcell_comb \u0|led|readdata[0] (
// Equation(s):
// \u0|led|readdata [0] = (!\u0|cpu|cpu|W_alu_result [3] & (\u0|led|data_out [0] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(\u0|cpu|cpu|W_alu_result [3]),
	.datab(\u0|led|data_out [0]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|led|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u0|led|readdata[0] .lut_mask = 16'h0044;
defparam \u0|led|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y42_N21
dffeas \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|led|readdata [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y42_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  = (\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0]) # 
// ((\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [0])))) # (!\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]))))

	.dataa(\u0|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0]),
	.datad(\u0|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~3 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
fiftyfivenm_lcell_comb \u0|hex2|data_out[0]~0 (
// Equation(s):
// \u0|hex2|data_out[0]~0_combout  = !\u0|cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|d_writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex2|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex2|data_out[0]~0 .lut_mask = 16'h0F0F;
defparam \u0|hex2|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N1
dffeas \u0|hex2|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|data_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex2|data_out[0] .is_wysiwyg = "true";
defparam \u0|hex2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
fiftyfivenm_lcell_comb \u0|hex2|readdata[0] (
// Equation(s):
// \u0|hex2|readdata [0] = (!\u0|cpu|cpu|W_alu_result [3] & (!\u0|hex2|data_out [0] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|hex2|data_out [0]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|hex2|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u0|hex2|readdata[0] .lut_mask = 16'h0003;
defparam \u0|hex2|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N7
dffeas \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex2|readdata [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N1
dffeas \u0|hex1|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|d_writedata [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|hex1|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex1|data_out[0] .is_wysiwyg = "true";
defparam \u0|hex1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
fiftyfivenm_lcell_comb \u0|hex1|readdata[0] (
// Equation(s):
// \u0|hex1|readdata [0] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & \u0|hex1|data_out [0]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(\u0|hex1|data_out [0]),
	.cin(gnd),
	.combout(\u0|hex1|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u0|hex1|readdata[0] .lut_mask = 16'h0300;
defparam \u0|hex1|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N17
dffeas \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex1|readdata [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0]~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[0]~5_combout  = (\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [0] & ((\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]) # ((\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [0] 
// & \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [0] & (\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [0] & 
// (\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre [0]),
	.datab(\u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre [0]),
	.datac(\u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~5 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
fiftyfivenm_lcell_comb \u0|hex4|data_out[0]~feeder (
// Equation(s):
// \u0|hex4|data_out[0]~feeder_combout  = \u0|cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u0|hex4|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex4|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|hex4|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N1
dffeas \u0|hex4|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex4|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex4|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex4|data_out[0] .is_wysiwyg = "true";
defparam \u0|hex4|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
fiftyfivenm_lcell_comb \u0|hex4|readdata[0] (
// Equation(s):
// \u0|hex4|readdata [0] = (!\u0|cpu|cpu|W_alu_result [3] & (\u0|hex4|data_out [0] & !\u0|cpu|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [3]),
	.datac(\u0|hex4|data_out [0]),
	.datad(\u0|cpu|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u0|hex4|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u0|hex4|readdata[0] .lut_mask = 16'h0030;
defparam \u0|hex4|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N27
dffeas \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex4|readdata [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
fiftyfivenm_lcell_comb \u0|hex3|data_out[0]~0 (
// Equation(s):
// \u0|hex3|data_out[0]~0_combout  = !\u0|cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u0|hex3|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex3|data_out[0]~0 .lut_mask = 16'h00FF;
defparam \u0|hex3|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \u0|hex3|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|data_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex3|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex3|data_out[0] .is_wysiwyg = "true";
defparam \u0|hex3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
fiftyfivenm_lcell_comb \u0|hex3|readdata[0] (
// Equation(s):
// \u0|hex3|readdata [0] = (!\u0|hex3|data_out [0] & (!\u0|cpu|cpu|W_alu_result [2] & !\u0|cpu|cpu|W_alu_result [3]))

	.dataa(\u0|hex3|data_out [0]),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|hex3|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u0|hex3|readdata[0] .lut_mask = 16'h0101;
defparam \u0|hex3|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N31
dffeas \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex3|readdata [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
fiftyfivenm_lcell_comb \u0|hex5|data_out[0]~0 (
// Equation(s):
// \u0|hex5|data_out[0]~0_combout  = !\u0|cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u0|hex5|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex5|data_out[0]~0 .lut_mask = 16'h00FF;
defparam \u0|hex5|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N25
dffeas \u0|hex5|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|data_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex5|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex5|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex5|data_out[0] .is_wysiwyg = "true";
defparam \u0|hex5|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
fiftyfivenm_lcell_comb \u0|hex5|readdata[0] (
// Equation(s):
// \u0|hex5|readdata [0] = (!\u0|cpu|cpu|W_alu_result [2] & (!\u0|cpu|cpu|W_alu_result [3] & !\u0|hex5|data_out [0]))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_alu_result [2]),
	.datac(\u0|cpu|cpu|W_alu_result [3]),
	.datad(\u0|hex5|data_out [0]),
	.cin(gnd),
	.combout(\u0|hex5|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u0|hex5|readdata[0] .lut_mask = 16'h0003;
defparam \u0|hex5|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex5|readdata [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout  = (\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [0] & ((\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]) # ((\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [0] 
// & \u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0])))) # (!\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [0] & (\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [0] & 
// (\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|av_readdata_pre [0]),
	.datab(\u0|mm_interconnect_0|hex5_s1_translator|av_readdata_pre [0]),
	.datac(\u0|mm_interconnect_0|hex5_s1_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|hex3_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0]~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[0]~7_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[0]~5_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ) # ((\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [0])))

	.dataa(\u0|mm_interconnect_0|hex4_s1_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[0]~5_combout ),
	.datac(\u0|mm_interconnect_0|hex4_s1_translator|av_readdata_pre [0]),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~7 .lut_mask = 16'hFFEC;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_data[0]~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_data[0]~8_combout  = (\u0|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ) # ((\u0|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ) # 
// (\u0|mm_interconnect_0|rsp_mux|src_data[0]~7_combout )))

	.dataa(\u0|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[0]~7_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_data[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~8 .lut_mask = 16'hFFFE;
defparam \u0|mm_interconnect_0|rsp_mux|src_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_byte0_data_nxt[0]~0 (
// Equation(s):
// \u0|cpu|cpu|av_ld_byte0_data_nxt[0]~0_combout  = (\u0|cpu|cpu|av_ld_rshift8~1_combout  & (((\u0|cpu|cpu|av_ld_byte1_data [0])))) # (!\u0|cpu|cpu|av_ld_rshift8~1_combout  & ((\u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # 
// ((\u0|mm_interconnect_0|rsp_mux|src_data[0]~8_combout ))))

	.dataa(\u0|cpu|cpu|av_ld_rshift8~1_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.datac(\u0|cpu|cpu|av_ld_byte1_data [0]),
	.datad(\u0|mm_interconnect_0|rsp_mux|src_data[0]~8_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_byte0_data_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[0]~0 .lut_mask = 16'hF5E4;
defparam \u0|cpu|cpu|av_ld_byte0_data_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \u0|cpu|cpu|av_ld_byte0_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_byte0_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wr_data[0]~2 (
// Equation(s):
// \u0|cpu|cpu|W_rf_wr_data[0]~2_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|av_ld_byte0_data [0])))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & ((\u0|cpu|cpu|W_rf_wr_data[0]~1_combout ) # ((\u0|cpu|cpu|W_rf_wr_data[0]~0_combout ))))

	.dataa(\u0|cpu|cpu|W_rf_wr_data[0]~1_combout ),
	.datab(\u0|cpu|cpu|W_rf_wr_data[0]~0_combout ),
	.datac(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datad(\u0|cpu|cpu|av_ld_byte0_data [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wr_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wr_data[0]~2 .lut_mask = 16'hFE0E;
defparam \u0|cpu|cpu|W_rf_wr_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[13]~9 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[13]~9_combout  = (!\u0|cpu|cpu|E_src2[6]~15_combout  & ((\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|D_iw [19]))) # (!\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [13]))))

	.dataa(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.datab(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datac(\u0|cpu|cpu|D_iw [19]),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[13]~9 .lut_mask = 16'h5044;
defparam \u0|cpu|cpu|R_src2_lo[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N27
dffeas \u0|cpu|cpu|E_src2[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[13]~9_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|Add1~22 (
// Equation(s):
// \u0|cpu|cpu|Add1~22_combout  = \u0|cpu|cpu|E_src2 [13] $ (\u0|cpu|cpu|E_alu_sub~q )

	.dataa(\u0|cpu|cpu|E_src2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Add1~22 .lut_mask = 16'h55AA;
defparam \u0|cpu|cpu|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[11]~13 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[11]~13_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|Add1~47_combout )) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|F_pc_plus_one[11]~22_combout 
// )))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu|cpu|Add1~47_combout ),
	.datac(\u0|cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.datad(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[11]~13 .lut_mask = 16'h4450;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N25
dffeas \u0|cpu|cpu|F_pc[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[11]~13_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_plus_one[12]~24 (
// Equation(s):
// \u0|cpu|cpu|F_pc_plus_one[12]~24_combout  = (\u0|cpu|cpu|F_pc [12] & (\u0|cpu|cpu|F_pc_plus_one[11]~23  $ (GND))) # (!\u0|cpu|cpu|F_pc [12] & (!\u0|cpu|cpu|F_pc_plus_one[11]~23  & VCC))
// \u0|cpu|cpu|F_pc_plus_one[12]~25  = CARRY((\u0|cpu|cpu|F_pc [12] & !\u0|cpu|cpu|F_pc_plus_one[11]~23 ))

	.dataa(\u0|cpu|cpu|F_pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|F_pc_plus_one[11]~23 ),
	.combout(\u0|cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.cout(\u0|cpu|cpu|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_plus_one[12]~24 .lut_mask = 16'hA50A;
defparam \u0|cpu|cpu|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[12]~12 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[12]~12_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|Add1~49_combout ))) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|F_pc_plus_one[12]~24_combout 
// ))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.datac(\u0|cpu|cpu|Add1~49_combout ),
	.datad(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[12]~12 .lut_mask = 16'h5044;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N31
dffeas \u0|cpu|cpu|F_pc[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[13]~11 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[13]~11_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|Add1~51_combout ))) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|F_pc_plus_one[13]~26_combout 
// ))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.datac(\u0|cpu|cpu|Add1~51_combout ),
	.datad(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[13]~11 .lut_mask = 16'h5044;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N21
dffeas \u0|cpu|cpu|F_pc[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[13]~11_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[51] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [51] = (\u0|cpu|cpu|F_pc [13] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|cpu|cpu|W_alu_result [15] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))) # (!\u0|cpu|cpu|F_pc [13] & 
// (\u0|cpu|cpu|W_alu_result [15] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))

	.dataa(\u0|cpu|cpu|F_pc [13]),
	.datab(\u0|cpu|cpu|W_alu_result [15]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [51]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[51] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w[2] (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2] = (!\u0|mm_interconnect_0|cmd_mux_001|src_data [52] & (!\u0|mm_interconnect_0|cmd_mux_001|src_data [51] & !\u0|ram|wren~1_combout ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|src_data [52]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|src_data [51]),
	.datad(\u0|ram|wren~1_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w[2] .lut_mask = 16'h0003;
defparam \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002100D000F500AF0050002200400000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'h0080000F0000002000A00000003C00A8004000840000000000150080000400240040002600100023004000000002004E00110004002D00F50081000B007D00600044001000CA0008004800040041000800410048008000000042001500000054000800B9006900F0008600F5002A00BC00FB007C00FF0082002F00DE0011005C005E00DF00F0008A00E200ED00FF0008005E00780035003500BB005800B10008001200A400210015005C0044008800880088004400880088008800610015004100D7001E0008004F00BD00D10067009E00F8001800000000001200000008000000DC00E0008C0031004A00000000000800800002000900600010000000010000;
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a66 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout ) # (\u0|ram|the_altsyncram|auto_generated|address_reg_a 
// [0])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  & ((!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a66~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4 .lut_mask = 16'hCCE2;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout  = (\u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout  & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a98 )) # 
// (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]))) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout  & (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u0|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a98 ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5 .lut_mask = 16'hE6A2;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[2]~3 (
// Equation(s):
// \u0|cpu|cpu|F_iw[2]~3_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[2]~3 .lut_mask = 16'h8000;
defparam \u0|cpu|cpu|F_iw[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[2]~4 (
// Equation(s):
// \u0|cpu|cpu|F_iw[2]~4_combout  = (\u0|cpu|cpu|D_iw[12]~0_combout  & ((\u0|cpu|cpu|F_iw[2]~3_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|cpu|cpu|F_iw[2]~3_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[2]~4 .lut_mask = 16'hF080;
defparam \u0|cpu|cpu|F_iw[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N1
dffeas \u0|cpu|cpu|D_iw[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_hi_imm16~0_combout  = (!\u0|cpu|cpu|D_iw [0] & (!\u0|cpu|cpu|D_iw [1] & ((\u0|cpu|cpu|D_iw [3]) # (\u0|cpu|cpu|D_iw [4]))))

	.dataa(\u0|cpu|cpu|D_iw [0]),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(\u0|cpu|cpu|D_iw [3]),
	.datad(\u0|cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_hi_imm16~0 .lut_mask = 16'h1110;
defparam \u0|cpu|cpu|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_hi_imm16~1 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_hi_imm16~1_combout  = (\u0|cpu|cpu|D_iw [2] & (\u0|cpu|cpu|D_iw [5] & \u0|cpu|cpu|D_ctrl_hi_imm16~0_combout ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|D_iw [2]),
	.datac(\u0|cpu|cpu|D_iw [5]),
	.datad(\u0|cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_hi_imm16~1 .lut_mask = 16'hC000;
defparam \u0|cpu|cpu|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N27
dffeas \u0|cpu|cpu|R_ctrl_hi_imm16 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_hi_imm16~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src2[6]~15 (
// Equation(s):
// \u0|cpu|cpu|E_src2[6]~15_combout  = (\u0|cpu|cpu|R_ctrl_hi_imm16~q ) # ((\u0|cpu|cpu|R_ctrl_force_src2_zero~q ) # (\u0|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(\u0|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datad(\u0|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[6]~15 .lut_mask = 16'hFFFC;
defparam \u0|cpu|cpu|E_src2[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src2_lo[5]~17 (
// Equation(s):
// \u0|cpu|cpu|R_src2_lo[5]~17_combout  = (!\u0|cpu|cpu|E_src2[6]~15_combout  & ((\u0|cpu|cpu|R_src2_use_imm~q  & (\u0|cpu|cpu|D_iw [11])) # (!\u0|cpu|cpu|R_src2_use_imm~q  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [5])))))

	.dataa(\u0|cpu|cpu|E_src2[6]~15_combout ),
	.datab(\u0|cpu|cpu|D_iw [11]),
	.datac(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\u0|cpu|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src2_lo[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src2_lo[5]~17 .lut_mask = 16'h4450;
defparam \u0|cpu|cpu|R_src2_lo[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N5
dffeas \u0|cpu|cpu|E_src2[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|R_src2_lo[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_logic_result[5]~13 (
// Equation(s):
// \u0|cpu|cpu|E_logic_result[5]~13_combout  = (\u0|cpu|cpu|E_src2 [5] & (\u0|cpu|cpu|R_logic_op [1] $ (((\u0|cpu|cpu|E_src1 [5] & \u0|cpu|cpu|R_logic_op [0]))))) # (!\u0|cpu|cpu|E_src2 [5] & ((\u0|cpu|cpu|E_src1 [5] & ((\u0|cpu|cpu|R_logic_op [1]))) # 
// (!\u0|cpu|cpu|E_src1 [5] & (!\u0|cpu|cpu|R_logic_op [0] & !\u0|cpu|cpu|R_logic_op [1]))))

	.dataa(\u0|cpu|cpu|E_src2 [5]),
	.datab(\u0|cpu|cpu|E_src1 [5]),
	.datac(\u0|cpu|cpu|R_logic_op [0]),
	.datad(\u0|cpu|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_logic_result[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_logic_result[5]~13 .lut_mask = 16'h6E81;
defparam \u0|cpu|cpu|E_logic_result[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_alu_result[5]~13 (
// Equation(s):
// \u0|cpu|cpu|W_alu_result[5]~13_combout  = (\u0|cpu|cpu|R_ctrl_logic~q  & (\u0|cpu|cpu|E_logic_result[5]~13_combout )) # (!\u0|cpu|cpu|R_ctrl_logic~q  & ((\u0|cpu|cpu|Add1~31_combout )))

	.dataa(\u0|cpu|cpu|E_logic_result[5]~13_combout ),
	.datab(\u0|cpu|cpu|Add1~31_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_alu_result[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[5]~13 .lut_mask = 16'hAACC;
defparam \u0|cpu|cpu|W_alu_result[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N1
dffeas \u0|cpu|cpu|W_alu_result[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_alu_result[5]~13_combout ),
	.asdata(\u0|cpu|cpu|E_shift_rot_result [5]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u0|cpu|cpu|E_alu_result~0_combout ),
	.sload(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|Equal7~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal7~0_combout  = (!\u0|cpu|cpu|W_alu_result [5] & (\u0|cpu|cpu|W_alu_result [7] & !\u0|cpu|cpu|W_alu_result [4]))

	.dataa(\u0|cpu|cpu|W_alu_result [5]),
	.datab(gnd),
	.datac(\u0|cpu|cpu|W_alu_result [7]),
	.datad(\u0|cpu|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal7~0 .lut_mask = 16'h0050;
defparam \u0|mm_interconnect_0|router|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|src_channel[1]~4 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[1]~4_combout  = (\u0|mm_interconnect_0|router|Equal7~0_combout ) # ((\u0|mm_interconnect_0|router|Equal4~1_combout ) # ((\u0|mm_interconnect_0|router|Equal6~0_combout ) # (!\u0|cpu|cpu|W_alu_result [7])))

	.dataa(\u0|mm_interconnect_0|router|Equal7~0_combout ),
	.datab(\u0|mm_interconnect_0|router|Equal4~1_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [7]),
	.datad(\u0|mm_interconnect_0|router|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[1]~4 .lut_mask = 16'hFFEF;
defparam \u0|mm_interconnect_0|router|src_channel[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|src_channel[1]~7 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[1]~7_combout  = ((\u0|cpu|cpu|d_read~q  & (!\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & \u0|mm_interconnect_0|router|Equal7~0_combout ))) # (!\u0|cpu|cpu|W_alu_result [6])

	.dataa(\u0|cpu|cpu|d_read~q ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datac(\u0|mm_interconnect_0|router|Equal7~0_combout ),
	.datad(\u0|cpu|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[1]~7 .lut_mask = 16'h20FF;
defparam \u0|mm_interconnect_0|router|src_channel[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|src_channel[1]~5 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[1]~5_combout  = (\u0|mm_interconnect_0|router|src_channel[1]~7_combout  & (\u0|mm_interconnect_0|router|Equal2~1_combout  & ((\u0|mm_interconnect_0|router|src_channel[1]~4_combout ) # 
// (\u0|mm_interconnect_0|router|Equal5~0_combout ))))

	.dataa(\u0|mm_interconnect_0|router|src_channel[1]~4_combout ),
	.datab(\u0|mm_interconnect_0|router|src_channel[1]~7_combout ),
	.datac(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datad(\u0|mm_interconnect_0|router|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[1]~5 .lut_mask = 16'hC080;
defparam \u0|mm_interconnect_0|router|src_channel[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (!\u0|mm_interconnect_0|router|src_channel[1]~5_combout  & (!\u0|mm_interconnect_0|router|src_channel[1]~6_combout  & 
// !\u0|mm_interconnect_0|router|Equal1~2_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|router|src_channel[1]~5_combout ),
	.datac(\u0|mm_interconnect_0|router|src_channel[1]~6_combout ),
	.datad(\u0|mm_interconnect_0|router|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|src0_valid~0 .lut_mask = 16'h0002;
defparam \u0|mm_interconnect_0|cmd_demux|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|WideOr1~combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) # ((\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout )))) # (!\u0|mm_interconnect_0|cmd_mux|saved_grant [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & ((\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .lut_mask = 16'hECA0;
defparam \u0|mm_interconnect_0|cmd_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout  = !\u0|mm_interconnect_0|cmd_mux|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux|update_grant~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .lut_mask = 16'h0F0F;
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N23
dffeas \u0|mm_interconnect_0|cmd_mux|packet_in_progress (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|update_grant~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout  = (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q  & 
// ((\u0|mm_interconnect_0|cmd_mux|saved_grant [1]) # (\u0|mm_interconnect_0|cmd_mux|saved_grant [0]))))

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .lut_mask = 16'h000E;
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|update_grant~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|update_grant~1_combout  = (\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & ((\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ))) # (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout  & 
// (!\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux|WideOr1~combout ),
	.datac(\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q ),
	.datad(\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~1 .lut_mask = 16'hCF03;
defparam \u0|mm_interconnect_0|cmd_mux|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout  = (\u0|mm_interconnect_0|cmd_mux|update_grant~1_combout  & ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) # (\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout )))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux|update_grant~1_combout ),
	.datac(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .lut_mask = 16'hCCC0;
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N25
dffeas \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N31
dffeas \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout  = (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]) # ((!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0] & 
// !\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datab(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datac(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1 .lut_mask = 16'hC0D0;
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N21
dffeas \u0|mm_interconnect_0|cmd_mux|saved_grant[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|cmd_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N19
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ))) # 
// (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [1]))

	.dataa(\u0|mm_interconnect_0|cmd_mux|saved_grant [1]),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q ),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0AA;
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N17
dffeas \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_demux|src1_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .lut_mask = 16'hA000;
defparam \u0|mm_interconnect_0|rsp_demux|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_valid~0 (
// Equation(s):
// \u0|cpu|cpu|F_valid~0_combout  = (!\u0|cpu|cpu|i_read~q  & ((\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout )))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|rsp_demux|src1_valid~0_combout ),
	.datac(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datad(\u0|cpu|cpu|i_read~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_valid~0 .lut_mask = 16'h00FC;
defparam \u0|cpu|cpu|F_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N5
dffeas \u0|cpu|cpu|D_valid (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_valid .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N1
dffeas \u0|cpu|cpu|R_valid (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|D_valid~q ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_valid .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_valid_from_R~0 (
// Equation(s):
// \u0|cpu|cpu|E_valid_from_R~0_combout  = (\u0|cpu|cpu|E_stall~5_combout ) # (\u0|cpu|cpu|R_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_stall~5_combout ),
	.datad(\u0|cpu|cpu|R_valid~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_valid_from_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_valid_from_R~0 .lut_mask = 16'hFFF0;
defparam \u0|cpu|cpu|E_valid_from_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N21
dffeas \u0|cpu|cpu|E_valid_from_R (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|R_src1~30 (
// Equation(s):
// \u0|cpu|cpu|R_src1~30_combout  = (!\u0|cpu|cpu|R_ctrl_jmp_direct~q ) # (!\u0|cpu|cpu|E_valid_from_R~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_valid_from_R~q ),
	.datad(\u0|cpu|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|R_src1~30_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|R_src1~30 .lut_mask = 16'h0FFF;
defparam \u0|cpu|cpu|R_src1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_src1[16]~2 (
// Equation(s):
// \u0|cpu|cpu|E_src1[16]~2_combout  = (\u0|cpu|cpu|R_src1~30_combout  & ((\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]))) # (!\u0|cpu|cpu|R_src1~30_combout  & (\u0|cpu|cpu|D_iw [20]))

	.dataa(\u0|cpu|cpu|R_src1~30_combout ),
	.datab(\u0|cpu|cpu|D_iw [20]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_src1[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[16]~2 .lut_mask = 16'hEE44;
defparam \u0|cpu|cpu|E_src1[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N25
dffeas \u0|cpu|cpu|E_src1[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_src1[16]~2_combout ),
	.asdata(\u0|cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|R_src1~31_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[14]~10 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[14]~10_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|Add1~53_combout )) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|F_pc_plus_one[14]~28_combout 
// )))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu|cpu|Add1~53_combout ),
	.datac(\u0|cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.datad(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[14]~10 .lut_mask = 16'h4450;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N27
dffeas \u0|cpu|cpu|F_pc[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[14]~10_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux_001|src_data[52] (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux_001|src_data [52] = (\u0|cpu|cpu|F_pc [14] & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]) # ((\u0|cpu|cpu|W_alu_result [16] & \u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))) # (!\u0|cpu|cpu|F_pc [14] & 
// (\u0|cpu|cpu|W_alu_result [16] & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0])))

	.dataa(\u0|cpu|cpu|F_pc [14]),
	.datab(\u0|cpu|cpu|W_alu_result [16]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datad(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux_001|src_data [52]),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[52] .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_mux_001|src_data[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0_combout  = (\u0|mm_interconnect_0|cmd_mux_001|src_data [52] & (\u0|mm_interconnect_0|cmd_mux_001|src_data [51] & !\u0|ram|wren~1_combout ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_mux_001|src_data [52]),
	.datac(\u0|mm_interconnect_0|cmd_mux_001|src_data [51]),
	.datad(\u0|ram|wren~1_combout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0 .lut_mask = 16'h00C0;
defparam \u0|ram|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1076w [2]),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003500D200D900AF0051000600400000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'h0088000F000000200028000000BC00A8004700800000000000000000000000AC0001006F000200A0000000000000000E00500054000900F500050002007D0041004100500042002800080094001500000045004B00800011004000000000000100280039006900F2008200F7003A00880093003800FF008A000200560050001C000200CE00F2008000E0002C00EF0028001E007800B5003500B8005000B100010090000400200001001C00400000000000010040000000000001006100000000005F001E0028000F00B5009800C1000E00F0005800000000001200000008000000F000C1000C003800E800000000002800000002000B00A00050000400010000;
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (((\u0|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout ) # (\u0|ram|the_altsyncram|auto_generated|address_reg_a 
// [1])))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  & ((!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u0|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datac(\u0|ram|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6 .lut_mask = 16'hAAE4;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \u0|ram|the_altsyncram|auto_generated|ram_block1a67 (
	.portawe(\u0|ram|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0_combout ),
	.portare(\u0|ram|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout }),
	.portaaddr({\u0|mm_interconnect_0|cmd_mux_001|src_data [50],\u0|mm_interconnect_0|cmd_mux_001|src_data [49],\u0|mm_interconnect_0|cmd_mux_001|src_data [48],\u0|mm_interconnect_0|cmd_mux_001|src_data [47],\u0|mm_interconnect_0|cmd_mux_001|src_data [46],
\u0|mm_interconnect_0|cmd_mux_001|src_data [45],\u0|mm_interconnect_0|cmd_mux_001|src_data [44],\u0|mm_interconnect_0|cmd_mux_001|src_data [43],\u0|mm_interconnect_0|cmd_mux_001|src_data [42],\u0|mm_interconnect_0|cmd_mux_001|src_data [41],
\u0|mm_interconnect_0|cmd_mux_001|src_data [40],\u0|mm_interconnect_0|cmd_mux_001|src_data [39],\u0|mm_interconnect_0|cmd_mux_001|src_data [38]}),
	.portabyteenamasks({\u0|mm_interconnect_0|cmd_mux_001|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ram|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .clk0_input_clock_enable = "ena0";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .init_file = "E:/My_studies/3rd_year/Internship/Training/max10_nios2_interrupt/software/nios2_sw/mem_init/nios2_RAM.hex";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .logical_ram_name = "nios2:u0|nios2_RAM:ram|altsyncram:the_altsyncram|altsyncram_hun1:auto_generated|ALTSYNCRAM";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_enable_mask_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_byte_size = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 25600;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u0|ram|the_altsyncram|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
fiftyfivenm_lcell_comb \u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7 (
// Equation(s):
// \u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout  = (\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout  & (\u0|ram|the_altsyncram|auto_generated|ram_block1a99 
// )) # (!\u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout  & ((\u0|ram|the_altsyncram|auto_generated|ram_block1a67~portadataout ))))) # (!\u0|ram|the_altsyncram|auto_generated|address_reg_a [1] & 
// (((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ))))

	.dataa(\u0|ram|the_altsyncram|auto_generated|ram_block1a99 ),
	.datab(\u0|ram|the_altsyncram|auto_generated|address_reg_a [1]),
	.datac(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout ),
	.datad(\u0|ram|the_altsyncram|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7 .lut_mask = 16'hBCB0;
defparam \u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q  & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3] & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[3]~5 (
// Equation(s):
// \u0|cpu|cpu|F_iw[3]~5_combout  = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) # 
// (!\u0|cpu|cpu|D_iw[12]~0_combout )

	.dataa(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout ),
	.datab(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.datac(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datad(\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[3]~5 .lut_mask = 16'hFF8F;
defparam \u0|cpu|cpu|F_iw[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N3
dffeas \u0|cpu|cpu|D_iw[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~2 (
// Equation(s):
// \u0|cpu|cpu|Equal0~2_combout  = (\u0|cpu|cpu|D_iw [3] & (\u0|cpu|cpu|D_iw [1] & (!\u0|cpu|cpu|D_iw [2] & !\u0|cpu|cpu|D_iw [0])))

	.dataa(\u0|cpu|cpu|D_iw [3]),
	.datab(\u0|cpu|cpu|D_iw [1]),
	.datac(\u0|cpu|cpu|D_iw [2]),
	.datad(\u0|cpu|cpu|D_iw [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~2 .lut_mask = 16'h0008;
defparam \u0|cpu|cpu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_op_cmpge~0 (
// Equation(s):
// \u0|cpu|cpu|D_op_cmpge~0_combout  = (\u0|cpu|cpu|Equal0~2_combout  & (\u0|cpu|cpu|Equal0~3_combout  & (\u0|cpu|cpu|D_iw [14] & !\u0|cpu|cpu|D_iw [15])))

	.dataa(\u0|cpu|cpu|Equal0~2_combout ),
	.datab(\u0|cpu|cpu|Equal0~3_combout ),
	.datac(\u0|cpu|cpu|D_iw [14]),
	.datad(\u0|cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_op_cmpge~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_op_cmpge~0 .lut_mask = 16'h0080;
defparam \u0|cpu|cpu|D_op_cmpge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|hbreak_enabled~0 (
// Equation(s):
// \u0|cpu|cpu|hbreak_enabled~0_combout  = (\u0|cpu|cpu|R_ctrl_break~q ) # ((\u0|cpu|cpu|hbreak_enabled~q  & ((!\u0|cpu|cpu|Equal62~10_combout ) # (!\u0|cpu|cpu|D_op_cmpge~0_combout ))))

	.dataa(\u0|cpu|cpu|R_ctrl_break~q ),
	.datab(\u0|cpu|cpu|hbreak_enabled~q ),
	.datac(\u0|cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\u0|cpu|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|hbreak_enabled~0 .lut_mask = 16'hAEEE;
defparam \u0|cpu|cpu|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N25
dffeas \u0|cpu|cpu|hbreak_enabled (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|hbreak_enabled~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \u0|cpu|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_iw[12]~0 (
// Equation(s):
// \u0|cpu|cpu|D_iw[12]~0_combout  = (\u0|cpu|cpu|hbreak_enabled~q  & (((!\u0|cpu|cpu|W_ipending_reg [0]) # (!\u0|cpu|cpu|W_status_reg_pie~q )))) # (!\u0|cpu|cpu|hbreak_enabled~q  & (!\u0|cpu|cpu|hbreak_req~0_combout  & ((!\u0|cpu|cpu|W_ipending_reg [0]) # 
// (!\u0|cpu|cpu|W_status_reg_pie~q ))))

	.dataa(\u0|cpu|cpu|hbreak_enabled~q ),
	.datab(\u0|cpu|cpu|hbreak_req~0_combout ),
	.datac(\u0|cpu|cpu|W_status_reg_pie~q ),
	.datad(\u0|cpu|cpu|W_ipending_reg [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[12]~0 .lut_mask = 16'h0BBB;
defparam \u0|cpu|cpu|D_iw[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout  = (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q  & 
// (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q )))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datab(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q ),
	.datac(\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_iw[16]~19 (
// Equation(s):
// \u0|cpu|cpu|F_iw[16]~19_combout  = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ) # ((\u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout  & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ))) # 
// (!\u0|cpu|cpu|D_iw[12]~0_combout )

	.dataa(\u0|cpu|cpu|D_iw[12]~0_combout ),
	.datab(\u0|ram|the_altsyncram|auto_generated|mux2|result_node[16]~25_combout ),
	.datac(\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout ),
	.datad(\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_iw[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_iw[16]~19 .lut_mask = 16'hFDF5;
defparam \u0|cpu|cpu|F_iw[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N19
dffeas \u0|cpu|cpu|D_iw[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_iw[16]~19_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_ctrl_break~0 (
// Equation(s):
// \u0|cpu|cpu|D_ctrl_break~0_combout  = (\u0|cpu|cpu|D_iw [16] & (\u0|cpu|cpu|D_op_opx_rsv17~0_combout  & (\u0|cpu|cpu|D_iw [13] & !\u0|cpu|cpu|D_iw [12])))

	.dataa(\u0|cpu|cpu|D_iw [16]),
	.datab(\u0|cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datac(\u0|cpu|cpu|D_iw [13]),
	.datad(\u0|cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_ctrl_break~0 .lut_mask = 16'h0080;
defparam \u0|cpu|cpu|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N7
dffeas \u0|cpu|cpu|R_ctrl_break (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  = (\u0|cpu|cpu|R_ctrl_break~q ) # (\u0|cpu|cpu|R_ctrl_exception~q )

	.dataa(\u0|cpu|cpu|R_ctrl_break~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_sel_nxt.10~1 .lut_mask = 16'hFFAA;
defparam \u0|cpu|cpu|F_pc_sel_nxt.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|F_pc_no_crst_nxt[10]~14 (
// Equation(s):
// \u0|cpu|cpu|F_pc_no_crst_nxt[10]~14_combout  = (!\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout  & ((\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & (\u0|cpu|cpu|Add1~45_combout )) # (!\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((\u0|cpu|cpu|F_pc_plus_one[10]~20_combout 
// )))))

	.dataa(\u0|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u0|cpu|cpu|Add1~45_combout ),
	.datac(\u0|cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.datad(\u0|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|F_pc_no_crst_nxt[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[10]~14 .lut_mask = 16'h4450;
defparam \u0|cpu|cpu|F_pc_no_crst_nxt[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N19
dffeas \u0|cpu|cpu|F_pc[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|F_pc_no_crst_nxt[10]~14_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router_001|Equal1~1 (
// Equation(s):
// \u0|mm_interconnect_0|router_001|Equal1~1_combout  = (!\u0|cpu|cpu|F_pc [10] & (!\u0|cpu|cpu|F_pc [11] & (!\u0|cpu|cpu|F_pc [12] & \u0|cpu|cpu|F_pc [9])))

	.dataa(\u0|cpu|cpu|F_pc [10]),
	.datab(\u0|cpu|cpu|F_pc [11]),
	.datac(\u0|cpu|cpu|F_pc [12]),
	.datad(\u0|cpu|cpu|F_pc [9]),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router_001|Equal1~1 .lut_mask = 16'h0100;
defparam \u0|mm_interconnect_0|router_001|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (\u0|mm_interconnect_0|router_001|Equal1~1_combout  & (\u0|mm_interconnect_0|router_001|Equal1~0_combout  & 
// \u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(\u0|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datad(\u0|mm_interconnect_0|cpu_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout  = (\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout  & (((!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1])) # 
// (!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0])))

	.dataa(\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [0]),
	.datac(\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg [1]),
	.datad(\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0 .lut_mask = 16'h7300;
defparam \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N17
dffeas \u0|mm_interconnect_0|cmd_mux|saved_grant[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|cmd_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cmd_mux|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_mux|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout  = (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & \u0|cpu|cpu|hbreak_enabled~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datad(\u0|cpu|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .lut_mask = 16'hF000;
defparam \u0|mm_interconnect_0|cmd_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|debugaccess (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cmd_mux|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|debugaccess~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|debugaccess~q ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'hC000;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout  = (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~q ) # ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata 
// [0]))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|always1~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|writedata [0]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h3320;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N19
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N25
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout  = 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N31
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N9
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|ir_out [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hC0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8 .lut_mask = 16'hEAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y38_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7 .lut_mask = 16'hF0F2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y38_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y38_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h0330;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h03E2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h000C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'hCCF6;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'hEB48;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hA303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h0493;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hA08A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y38_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'hD149;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hFA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y38_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFEFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N4
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 .lut_mask = 16'hDCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N8
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC3C3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N10
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N20
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 .lut_mask = 16'hAE0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y38_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y38_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'hCCCD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N22
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N26
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h00D4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N24
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h5410;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .lut_mask = 16'hFECC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N16
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h040C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N18
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h5140;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N12
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N28
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h0D08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N6
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h0D08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N14
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h3020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N30
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hCCCE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
fiftyfivenm_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~19 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~19_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [21] & 
// (((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]) # (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo 
// [37])) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout )))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~19 .lut_mask = 16'hAAA2;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N23
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~57 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~57_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [21])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [21])))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_break|break_readreg [21]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~57 .lut_mask = 16'hBB88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~58 (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~58_combout  = (\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [23] & 
// ((\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~57_combout )))) # (!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [23] 
// & (((!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout  & 
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~57_combout ))))

	.dataa(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [23]),
	.datab(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~57_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~58 .lut_mask = 16'h8F88;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N29
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[33]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr 
// [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_tck|sr [22]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~feeder (
// Equation(s):
// \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~feeder_combout  = \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~feeder .lut_mask = 16'hFF00;
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N21
dffeas \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest .is_wysiwyg = "true";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
fiftyfivenm_clkctrl \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~clkctrl .clock_type = "global clock";
defparam \u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X42_Y38_N31
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N19
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N14
fiftyfivenm_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N15
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N3
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N12
fiftyfivenm_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N13
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N24
fiftyfivenm_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N25
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N6
fiftyfivenm_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N7
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N26
fiftyfivenm_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = !\u0|rst_controller|altera_reset_synchronizer_int_chain [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.cin(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 16'h00FF;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N27
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N4
fiftyfivenm_lcell_comb \u0|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain~0_combout  = (\u0|rst_controller|altera_reset_synchronizer_int_chain [2] & \u0|rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(gnd),
	.datad(\u0|rst_controller|r_sync_rst_chain [2]),
	.cin(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain~0 .lut_mask = 16'hCC00;
defparam \u0|rst_controller|r_sync_rst_chain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N5
dffeas \u0|rst_controller|r_sync_rst_chain[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N0
fiftyfivenm_lcell_comb \u0|rst_controller|WideOr0~0 (
// Equation(s):
// \u0|rst_controller|WideOr0~0_combout  = (\u0|rst_controller|altera_reset_synchronizer_int_chain [4]) # ((!\u0|rst_controller|r_sync_rst_chain [1] & \u0|rst_controller|r_sync_rst~q ))

	.dataa(\u0|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datab(\u0|rst_controller|r_sync_rst_chain [1]),
	.datac(\u0|rst_controller|r_sync_rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|rst_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|rst_controller|WideOr0~0 .lut_mask = 16'hBABA;
defparam \u0|rst_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N1
dffeas \u0|rst_controller|r_sync_rst (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
fiftyfivenm_clkctrl \u0|rst_controller|r_sync_rst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0|rst_controller|r_sync_rst~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0|rst_controller|r_sync_rst~clkctrl_outclk ));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \u0|rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X52_Y39_N29
dffeas \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & ((\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) # 
// ((!\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & \u0|cpu|cpu|d_write~q ))))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datad(\u0|cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 .lut_mask = 16'h8A88;
defparam \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\u0|mm_interconnect_0|hex1_s1_agent|m0_write~0_combout  & 
// ((\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [1]) # (!\u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [1]),
	.datac(\u0|mm_interconnect_0|hex1_s1_agent|m0_write~0_combout ),
	.datad(\u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'h80A0;
defparam \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~2_combout  = (!\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [0] & \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [0]),
	.datad(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0F00;
defparam \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N3
dffeas \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~1_combout  = (\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~0_combout  & (\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [0] $ 
// (\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [1])))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [0]),
	.datac(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~1 .lut_mask = 16'h3C00;
defparam \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y39_N17
dffeas \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
fiftyfivenm_lcell_comb \u0|hex1|always0~0 (
// Equation(s):
// \u0|hex1|always0~0_combout  = (!\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [1] & (\u0|mm_interconnect_0|hex1_s1_agent|m0_write~0_combout  & \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter [1]),
	.datac(\u0|mm_interconnect_0|hex1_s1_agent|m0_write~0_combout ),
	.datad(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|hex1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex1|always0~0 .lut_mask = 16'h3000;
defparam \u0|hex1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = (\u0|hex1|always0~0_combout  & ((\u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0_combout ) # ((\u0|led|always0~0_combout  & 
// \u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout )))) # (!\u0|hex1|always0~0_combout  & (\u0|led|always0~0_combout  & (\u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout )))

	.dataa(\u0|hex1|always0~0_combout ),
	.datab(\u0|led|always0~0_combout ),
	.datac(\u0|mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(\u0|mm_interconnect_0|hex1_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & ((\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~4_combout ) # ((\u0|hex0|always0~1_combout  & 
// \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout ))))

	.dataa(\u0|mm_interconnect_0|button_s1_translator|read_latency_shift_reg~4_combout ),
	.datab(\u0|hex0|always0~1_combout ),
	.datac(\u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~2_combout ),
	.datad(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 16'hEA00;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = (\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout  & ((\u0|hex3|always0~0_combout ) # ((\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout  & 
// \u0|hex2|always0~0_combout )))) # (!\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout  & (\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout  & (\u0|hex2|always0~0_combout )))

	.dataa(\u0|mm_interconnect_0|hex3_s1_translator|av_waitrequest_generated~9_combout ),
	.datab(\u0|mm_interconnect_0|hex2_s1_translator|av_waitrequest_generated~9_combout ),
	.datac(\u0|hex2|always0~0_combout ),
	.datad(\u0|hex3|always0~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout  = (\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ))

	.dataa(gnd),
	.datab(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datac(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~3 .lut_mask = 16'hFFFC;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~4 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout  = (\u0|hex4|always0~0_combout  & ((\u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0_combout ) # ((\u0|hex5|always0~0_combout  & 
// \u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout )))) # (!\u0|hex4|always0~0_combout  & (\u0|hex5|always0~0_combout  & (\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout )))

	.dataa(\u0|hex4|always0~0_combout ),
	.datab(\u0|hex5|always0~0_combout ),
	.datac(\u0|mm_interconnect_0|hex5_s1_translator|av_waitrequest_generated~9_combout ),
	.datad(\u0|mm_interconnect_0|hex4_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~4 .lut_mask = 16'hEAC0;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~5 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout  = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0] & (!\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ))

	.dataa(\u0|mm_interconnect_0|cmd_mux_001|saved_grant [0]),
	.datab(\u0|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~5 .lut_mask = 16'h2020;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~6 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout  = (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u0|mm_interconnect_0|cmd_mux|saved_grant [0] & 
// !\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ))

	.dataa(\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\u0|mm_interconnect_0|cmd_mux|saved_grant [0]),
	.datac(gnd),
	.datad(\u0|cpu|cpu|the_nios2_cpu_cpu_nios2_oci|the_nios2_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~6 .lut_mask = 16'h0044;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~7 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~7_combout  = (\u0|mm_interconnect_0|router|Equal1~2_combout  & (\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout )) # (!\u0|mm_interconnect_0|router|Equal1~2_combout  & 
// ((\u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|router|Equal1~2_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~7 .lut_mask = 16'hAFA0;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~8 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~8_combout  = (\u0|mm_interconnect_0|cmd_demux|WideOr0~7_combout  & (!\u0|mm_interconnect_0|router|src_channel[1]~6_combout  & !\u0|mm_interconnect_0|router|src_channel[1]~5_combout ))

	.dataa(\u0|mm_interconnect_0|cmd_demux|WideOr0~7_combout ),
	.datab(\u0|mm_interconnect_0|router|src_channel[1]~6_combout ),
	.datac(\u0|mm_interconnect_0|router|src_channel[1]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~8 .lut_mask = 16'h0202;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = (\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count [0] & (\u0|mm_interconnect_0|router|Equal2~2_combout  & !\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout ))

	.dataa(\u0|mm_interconnect_0|rom_s1_cmd_width_adapter|count [0]),
	.datab(\u0|mm_interconnect_0|router|Equal2~2_combout ),
	.datac(gnd),
	.datad(\u0|mm_interconnect_0|rom_s1_agent|cp_ready~combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 16'h0088;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~0_combout  = (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & (\u0|cpu|cpu|W_alu_result [6] & \u0|mm_interconnect_0|router|Equal7~0_combout )))

	.dataa(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datac(\u0|cpu|cpu|W_alu_result [6]),
	.datad(\u0|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~0 .lut_mask = 16'h8000;
defparam \u0|mm_interconnect_0|router|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N28
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \u0|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout  = \u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0] $ (((\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout  & 
// (!\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1] & \u0|mm_interconnect_0|router|always1~0_combout ))))

	.dataa(\u0|mm_interconnect_0|hex4_s1_agent|m0_write~1_combout ),
	.datab(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.datac(\u0|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u0|mm_interconnect_0|router|always1~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'hC6CC;
defparam \u0|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N16
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = (\u0|mm_interconnect_0|switch_s1_agent|m0_write~0_combout  & (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1] & 
// \u0|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout )))

	.dataa(\u0|mm_interconnect_0|switch_s1_agent|m0_write~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datac(\u0|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.datad(\u0|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 16'h0800;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~9 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~9_combout  = (\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~8_combout ) # ((\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) # 
// (\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.datab(\u0|mm_interconnect_0|cmd_demux|WideOr0~8_combout ),
	.datac(\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~9 .lut_mask = 16'hFFFE;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  = (\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ) # (\u0|mm_interconnect_0|cmd_demux|WideOr0~9_combout )))

	.dataa(\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datab(gnd),
	.datac(\u0|mm_interconnect_0|cmd_demux|WideOr0~9_combout ),
	.datad(\u0|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .lut_mask = 16'hFA00;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout  = (!\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  & ((\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ) # 
// ((\u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ) # (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ))))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.datad(\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .lut_mask = 16'h5554;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  = (\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # ((\u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q  & 
// \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.datab(\u0|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datac(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .lut_mask = 16'hECEC;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
fiftyfivenm_lcell_comb \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  = (\u0|cpu|cpu|d_read~q  & (((\u0|mm_interconnect_0|rsp_mux|WideOr1~combout )))) # (!\u0|cpu|cpu|d_read~q  & (((!\u0|cpu|cpu|d_write~q )) # 
// (!\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(\u0|cpu|cpu|d_read~q ),
	.datad(\u0|cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .lut_mask = 16'hC5CF;
defparam \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \u0|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout  = (\u0|cpu|cpu|E_new_inst~q  & \u0|cpu|cpu|R_ctrl_ld~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_new_inst~q ),
	.datad(\u0|cpu|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'hF000;
defparam \u0|cpu|cpu|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N25
dffeas \u0|cpu|cpu|av_ld_waiting_for_data (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \u0|cpu|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|av_ld_waiting_for_data_nxt~1 (
// Equation(s):
// \u0|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout  = (\u0|cpu|cpu|av_ld_waiting_for_data~q  & (((\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ) # (!\u0|cpu|cpu|d_read~q )))) # (!\u0|cpu|cpu|av_ld_waiting_for_data~q  & 
// (\u0|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ))

	.dataa(\u0|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datab(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(\u0|cpu|cpu|av_ld_waiting_for_data~q ),
	.datad(\u0|cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|av_ld_waiting_for_data_nxt~1 .lut_mask = 16'hCAFA;
defparam \u0|cpu|cpu|av_ld_waiting_for_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_stall~3 (
// Equation(s):
// \u0|cpu|cpu|E_stall~3_combout  = (\u0|cpu|cpu|E_valid_from_R~q  & ((\u0|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ) # ((!\u0|cpu|cpu|D_ctrl_mem32~0_combout  & \u0|cpu|cpu|av_ld_aligning_data_nxt~2_combout ))))

	.dataa(\u0|cpu|cpu|E_valid_from_R~q ),
	.datab(\u0|cpu|cpu|D_ctrl_mem32~0_combout ),
	.datac(\u0|cpu|cpu|av_ld_aligning_data_nxt~2_combout ),
	.datad(\u0|cpu|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_stall~3 .lut_mask = 16'hAA20;
defparam \u0|cpu|cpu|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_stall~4 (
// Equation(s):
// \u0|cpu|cpu|E_stall~4_combout  = (\u0|cpu|cpu|R_ctrl_ld~q  & ((\u0|cpu|cpu|E_stall~3_combout ) # ((\u0|cpu|cpu|E_new_inst~q )))) # (!\u0|cpu|cpu|R_ctrl_ld~q  & (((\u0|cpu|cpu|E_new_inst~q  & \u0|cpu|cpu|R_ctrl_st~q ))))

	.dataa(\u0|cpu|cpu|E_stall~3_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_ld~q ),
	.datac(\u0|cpu|cpu|E_new_inst~q ),
	.datad(\u0|cpu|cpu|R_ctrl_st~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_stall~4 .lut_mask = 16'hF8C8;
defparam \u0|cpu|cpu|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_cnt[0]~5_combout  = \u0|cpu|cpu|E_shift_rot_cnt [0] $ (VCC)
// \u0|cpu|cpu|E_shift_rot_cnt[0]~6  = CARRY(\u0|cpu|cpu|E_shift_rot_cnt [0])

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_shift_rot_cnt[0]~5_combout ),
	.cout(\u0|cpu|cpu|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \u0|cpu|cpu|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \u0|cpu|cpu|E_shift_rot_cnt[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_cnt[0]~5_combout ),
	.asdata(\u0|cpu|cpu|E_src2 [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_cnt[1]~7_combout  = (\u0|cpu|cpu|E_shift_rot_cnt [1] & (\u0|cpu|cpu|E_shift_rot_cnt[0]~6  & VCC)) # (!\u0|cpu|cpu|E_shift_rot_cnt [1] & (!\u0|cpu|cpu|E_shift_rot_cnt[0]~6 ))
// \u0|cpu|cpu|E_shift_rot_cnt[1]~8  = CARRY((!\u0|cpu|cpu|E_shift_rot_cnt [1] & !\u0|cpu|cpu|E_shift_rot_cnt[0]~6 ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_shift_rot_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|E_shift_rot_cnt[0]~6 ),
	.combout(\u0|cpu|cpu|E_shift_rot_cnt[1]~7_combout ),
	.cout(\u0|cpu|cpu|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_cnt[1]~7 .lut_mask = 16'hC303;
defparam \u0|cpu|cpu|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N19
dffeas \u0|cpu|cpu|E_shift_rot_cnt[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_cnt[1]~7_combout ),
	.asdata(\u0|cpu|cpu|E_src2 [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_cnt[2]~9_combout  = (\u0|cpu|cpu|E_shift_rot_cnt [2] & ((GND) # (!\u0|cpu|cpu|E_shift_rot_cnt[1]~8 ))) # (!\u0|cpu|cpu|E_shift_rot_cnt [2] & (\u0|cpu|cpu|E_shift_rot_cnt[1]~8  $ (GND)))
// \u0|cpu|cpu|E_shift_rot_cnt[2]~10  = CARRY((\u0|cpu|cpu|E_shift_rot_cnt [2]) # (!\u0|cpu|cpu|E_shift_rot_cnt[1]~8 ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|E_shift_rot_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|E_shift_rot_cnt[1]~8 ),
	.combout(\u0|cpu|cpu|E_shift_rot_cnt[2]~9_combout ),
	.cout(\u0|cpu|cpu|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_cnt[2]~9 .lut_mask = 16'h3CCF;
defparam \u0|cpu|cpu|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \u0|cpu|cpu|E_shift_rot_cnt[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_cnt[2]~9_combout ),
	.asdata(\u0|cpu|cpu|E_src2 [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_cnt[3]~11_combout  = (\u0|cpu|cpu|E_shift_rot_cnt [3] & (\u0|cpu|cpu|E_shift_rot_cnt[2]~10  & VCC)) # (!\u0|cpu|cpu|E_shift_rot_cnt [3] & (!\u0|cpu|cpu|E_shift_rot_cnt[2]~10 ))
// \u0|cpu|cpu|E_shift_rot_cnt[3]~12  = CARRY((!\u0|cpu|cpu|E_shift_rot_cnt [3] & !\u0|cpu|cpu|E_shift_rot_cnt[2]~10 ))

	.dataa(\u0|cpu|cpu|E_shift_rot_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|cpu|cpu|E_shift_rot_cnt[2]~10 ),
	.combout(\u0|cpu|cpu|E_shift_rot_cnt[3]~11_combout ),
	.cout(\u0|cpu|cpu|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_cnt[3]~11 .lut_mask = 16'hA505;
defparam \u0|cpu|cpu|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \u0|cpu|cpu|E_shift_rot_cnt[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_cnt[3]~11_combout ),
	.asdata(\u0|cpu|cpu|E_src2 [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \u0|cpu|cpu|E_shift_rot_cnt[4]~13_combout  = \u0|cpu|cpu|E_shift_rot_cnt[3]~12  $ (\u0|cpu|cpu|E_shift_rot_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|E_shift_rot_cnt [4]),
	.cin(\u0|cpu|cpu|E_shift_rot_cnt[3]~12 ),
	.combout(\u0|cpu|cpu|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_cnt[4]~13 .lut_mask = 16'h0FF0;
defparam \u0|cpu|cpu|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \u0|cpu|cpu|E_shift_rot_cnt[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|E_shift_rot_cnt[4]~13_combout ),
	.asdata(\u0|cpu|cpu|E_src2 [4]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_stall~1 (
// Equation(s):
// \u0|cpu|cpu|E_stall~1_combout  = (\u0|cpu|cpu|E_shift_rot_cnt [3]) # (\u0|cpu|cpu|E_shift_rot_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_shift_rot_cnt [3]),
	.datad(\u0|cpu|cpu|E_shift_rot_cnt [4]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_stall~1 .lut_mask = 16'hFFF0;
defparam \u0|cpu|cpu|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_stall~0 (
// Equation(s):
// \u0|cpu|cpu|E_stall~0_combout  = (\u0|cpu|cpu|E_new_inst~q ) # ((\u0|cpu|cpu|E_shift_rot_cnt [1]) # ((\u0|cpu|cpu|E_shift_rot_cnt [2]) # (\u0|cpu|cpu|E_shift_rot_cnt [0])))

	.dataa(\u0|cpu|cpu|E_new_inst~q ),
	.datab(\u0|cpu|cpu|E_shift_rot_cnt [1]),
	.datac(\u0|cpu|cpu|E_shift_rot_cnt [2]),
	.datad(\u0|cpu|cpu|E_shift_rot_cnt [0]),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_stall~0 .lut_mask = 16'hFFFE;
defparam \u0|cpu|cpu|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_stall~2 (
// Equation(s):
// \u0|cpu|cpu|E_stall~2_combout  = (\u0|cpu|cpu|E_valid_from_R~q  & (\u0|cpu|cpu|R_ctrl_shift_rot~q  & ((\u0|cpu|cpu|E_stall~1_combout ) # (\u0|cpu|cpu|E_stall~0_combout ))))

	.dataa(\u0|cpu|cpu|E_stall~1_combout ),
	.datab(\u0|cpu|cpu|E_valid_from_R~q ),
	.datac(\u0|cpu|cpu|R_ctrl_shift_rot~q ),
	.datad(\u0|cpu|cpu|E_stall~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_stall~2 .lut_mask = 16'hC080;
defparam \u0|cpu|cpu|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
fiftyfivenm_lcell_comb \u0|cpu|cpu|E_stall~5 (
// Equation(s):
// \u0|cpu|cpu|E_stall~5_combout  = (\u0|cpu|cpu|E_stall~4_combout ) # ((\u0|cpu|cpu|E_stall~2_combout ) # ((\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & \u0|cpu|cpu|d_write~q )))

	.dataa(\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datab(\u0|cpu|cpu|d_write~q ),
	.datac(\u0|cpu|cpu|E_stall~4_combout ),
	.datad(\u0|cpu|cpu|E_stall~2_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|E_stall~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|E_stall~5 .lut_mask = 16'hFFF8;
defparam \u0|cpu|cpu|E_stall~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N12
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_valid~0 (
// Equation(s):
// \u0|cpu|cpu|W_valid~0_combout  = (!\u0|cpu|cpu|E_stall~5_combout  & \u0|cpu|cpu|E_valid_from_R~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|cpu|cpu|E_stall~5_combout ),
	.datad(\u0|cpu|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_valid~0 .lut_mask = 16'h0F00;
defparam \u0|cpu|cpu|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N13
dffeas \u0|cpu|cpu|W_valid (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|W_valid .is_wysiwyg = "true";
defparam \u0|cpu|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~19 (
// Equation(s):
// \u0|cpu|cpu|Equal0~19_combout  = (\u0|cpu|cpu|D_dst_regnum[2]~2_combout  & (!\u0|cpu|cpu|D_dst_regnum[4]~3_combout  & (!\u0|cpu|cpu|D_dst_regnum[4]~4_combout  & !\u0|cpu|cpu|D_dst_regnum[3]~5_combout )))

	.dataa(\u0|cpu|cpu|D_dst_regnum[2]~2_combout ),
	.datab(\u0|cpu|cpu|D_dst_regnum[4]~3_combout ),
	.datac(\u0|cpu|cpu|D_dst_regnum[4]~4_combout ),
	.datad(\u0|cpu|cpu|D_dst_regnum[3]~5_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~19 .lut_mask = 16'h0002;
defparam \u0|cpu|cpu|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
fiftyfivenm_lcell_comb \u0|cpu|cpu|Equal0~18 (
// Equation(s):
// \u0|cpu|cpu|Equal0~18_combout  = (!\u0|cpu|cpu|Equal0~14_combout  & (!\u0|cpu|cpu|D_dst_regnum[2]~1_combout  & (!\u0|cpu|cpu|D_dst_regnum[1]~0_combout  & !\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout )))

	.dataa(\u0|cpu|cpu|Equal0~14_combout ),
	.datab(\u0|cpu|cpu|D_dst_regnum[2]~1_combout ),
	.datac(\u0|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.datad(\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|Equal0~18 .lut_mask = 16'h0001;
defparam \u0|cpu|cpu|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \u0|cpu|cpu|D_wr_dst_reg~0_combout  = (!\u0|cpu|cpu|D_iw [4] & ((\u0|cpu|cpu|Equal0~11_combout ) # ((!\u0|cpu|cpu|D_iw [5] & \u0|cpu|cpu|Equal0~12_combout ))))

	.dataa(\u0|cpu|cpu|D_iw [4]),
	.datab(\u0|cpu|cpu|D_iw [5]),
	.datac(\u0|cpu|cpu|Equal0~11_combout ),
	.datad(\u0|cpu|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_wr_dst_reg~0 .lut_mask = 16'h5150;
defparam \u0|cpu|cpu|D_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_wr_dst_reg~1 (
// Equation(s):
// \u0|cpu|cpu|D_wr_dst_reg~1_combout  = (\u0|cpu|cpu|Equal0~13_combout ) # ((\u0|cpu|cpu|R_ctrl_br_nxt~1_combout ) # (\u0|cpu|cpu|D_wr_dst_reg~0_combout ))

	.dataa(\u0|cpu|cpu|Equal0~13_combout ),
	.datab(\u0|cpu|cpu|R_ctrl_br_nxt~1_combout ),
	.datac(gnd),
	.datad(\u0|cpu|cpu|D_wr_dst_reg~0_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_wr_dst_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_wr_dst_reg~1 .lut_mask = 16'hFFEE;
defparam \u0|cpu|cpu|D_wr_dst_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N8
fiftyfivenm_lcell_comb \u0|cpu|cpu|D_wr_dst_reg~2 (
// Equation(s):
// \u0|cpu|cpu|D_wr_dst_reg~2_combout  = (!\u0|cpu|cpu|D_wr_dst_reg~1_combout  & (((\u0|cpu|cpu|D_dst_regnum[0]~6_combout ) # (!\u0|cpu|cpu|Equal0~18_combout )) # (!\u0|cpu|cpu|Equal0~19_combout )))

	.dataa(\u0|cpu|cpu|Equal0~19_combout ),
	.datab(\u0|cpu|cpu|D_dst_regnum[0]~6_combout ),
	.datac(\u0|cpu|cpu|Equal0~18_combout ),
	.datad(\u0|cpu|cpu|D_wr_dst_reg~1_combout ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|D_wr_dst_reg~2 .lut_mask = 16'h00DF;
defparam \u0|cpu|cpu|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N9
dffeas \u0|cpu|cpu|R_wr_dst_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|cpu|cpu|D_wr_dst_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \u0|cpu|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N10
fiftyfivenm_lcell_comb \u0|cpu|cpu|W_rf_wren (
// Equation(s):
// \u0|cpu|cpu|W_rf_wren~combout  = (\u0|rst_controller|r_sync_rst~q ) # ((\u0|cpu|cpu|W_valid~q  & \u0|cpu|cpu|R_wr_dst_reg~q ))

	.dataa(gnd),
	.datab(\u0|cpu|cpu|W_valid~q ),
	.datac(\u0|rst_controller|r_sync_rst~q ),
	.datad(\u0|cpu|cpu|R_wr_dst_reg~q ),
	.cin(gnd),
	.combout(\u0|cpu|cpu|W_rf_wren~combout ),
	.cout());
// synopsys translate_off
defparam \u0|cpu|cpu|W_rf_wren .lut_mask = 16'hFCF0;
defparam \u0|cpu|cpu|W_rf_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N17
dffeas \u0|cpu|cpu|d_writedata[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|cpu|cpu|nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|cpu|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|cpu|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \u0|cpu|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
fiftyfivenm_lcell_comb \u0|hex0|data_out[0]~0 (
// Equation(s):
// \u0|hex0|data_out[0]~0_combout  = !\u0|cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|cpu|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u0|hex0|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|hex0|data_out[0]~0 .lut_mask = 16'h00FF;
defparam \u0|hex0|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \u0|hex0|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|hex0|data_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|hex0|always0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|hex0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|hex0|data_out[0] .is_wysiwyg = "true";
defparam \u0|hex0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N0
fiftyfivenm_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N2
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N0
fiftyfivenm_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
