

================================================================
== Vitis HLS Report for 'aaa'
================================================================
* Date:           Mon Mar 28 17:09:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        labtest
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.763 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- add     |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 4 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_0"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_1"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_2"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_3"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_4"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_5"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_6"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_7"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_8"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_9"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_10"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a_11"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_2"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_3"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_4"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_5"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_6"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_7"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_8"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_9"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_10"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b_11"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_0"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_1"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_2"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_3"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_4"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_5"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_6"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_7"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_8"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_9"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_10"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r_11"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%a_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_0"   --->   Operation 77 'read' 'a_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%a_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_1"   --->   Operation 78 'read' 'a_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%a_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_2"   --->   Operation 79 'read' 'a_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%a_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_3"   --->   Operation 80 'read' 'a_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%a_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_4"   --->   Operation 81 'read' 'a_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%a_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_5"   --->   Operation 82 'read' 'a_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%a_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_6"   --->   Operation 83 'read' 'a_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%a_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_7"   --->   Operation 84 'read' 'a_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%a_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_8"   --->   Operation 85 'read' 'a_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%a_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_9"   --->   Operation 86 'read' 'a_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%a_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_10"   --->   Operation 87 'read' 'a_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%a_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %a_11"   --->   Operation 88 'read' 'a_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%b_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_0"   --->   Operation 89 'read' 'b_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%b_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_1"   --->   Operation 90 'read' 'b_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%b_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_2"   --->   Operation 91 'read' 'b_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%b_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_3"   --->   Operation 92 'read' 'b_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%b_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_4"   --->   Operation 93 'read' 'b_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%b_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_5"   --->   Operation 94 'read' 'b_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%b_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_6"   --->   Operation 95 'read' 'b_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%b_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_7"   --->   Operation 96 'read' 'b_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%b_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_8"   --->   Operation 97 'read' 'b_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%b_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_9"   --->   Operation 98 'read' 'b_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%b_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_10"   --->   Operation 99 'read' 'b_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%b_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %b_11"   --->   Operation 100 'read' 'b_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.01ns)   --->   "%add_ln14 = add i32 %b_1_read, i32 %a_2_read" [aaa.cpp:14]   --->   Operation 101 'add' 'add_ln14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_1 = add i32 %add_ln14, i32 %b_0_read" [aaa.cpp:14]   --->   Operation 102 'add' 'add_ln14_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_2 = add i32 %a_1_read, i32 %b_2_read" [aaa.cpp:14]   --->   Operation 103 'add' 'add_ln14_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 104 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_3 = add i32 %add_ln14_2, i32 %a_0_read" [aaa.cpp:14]   --->   Operation 104 'add' 'add_ln14_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 105 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_4 = add i32 %add_ln14_3, i32 %add_ln14_1" [aaa.cpp:14]   --->   Operation 105 'add' 'add_ln14_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 106 [1/1] (1.01ns)   --->   "%add_ln14_5 = add i32 %b_10_read, i32 %a_11_read" [aaa.cpp:14]   --->   Operation 106 'add' 'add_ln14_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_6 = add i32 %add_ln14_5, i32 %b_9_read" [aaa.cpp:14]   --->   Operation 107 'add' 'add_ln14_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_7 = add i32 %a_10_read, i32 %b_11_read" [aaa.cpp:14]   --->   Operation 108 'add' 'add_ln14_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 109 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_8 = add i32 %add_ln14_7, i32 %a_9_read" [aaa.cpp:14]   --->   Operation 109 'add' 'add_ln14_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 110 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_9 = add i32 %add_ln14_8, i32 %add_ln14_6" [aaa.cpp:14]   --->   Operation 110 'add' 'add_ln14_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 111 [1/1] (1.01ns)   --->   "%add_ln14_10 = add i32 %b_2_read, i32 %a_3_read" [aaa.cpp:14]   --->   Operation 111 'add' 'add_ln14_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_11 = add i32 %add_ln14_10, i32 %b_1_read" [aaa.cpp:14]   --->   Operation 112 'add' 'add_ln14_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_12 = add i32 %a_2_read, i32 %b_3_read" [aaa.cpp:14]   --->   Operation 113 'add' 'add_ln14_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 114 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_13 = add i32 %add_ln14_12, i32 %a_1_read" [aaa.cpp:14]   --->   Operation 114 'add' 'add_ln14_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 115 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_14 = add i32 %add_ln14_13, i32 %add_ln14_11" [aaa.cpp:14]   --->   Operation 115 'add' 'add_ln14_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 116 [1/1] (1.01ns)   --->   "%add_ln14_15 = add i32 %b_3_read, i32 %a_4_read" [aaa.cpp:14]   --->   Operation 116 'add' 'add_ln14_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_16 = add i32 %add_ln14_15, i32 %b_2_read" [aaa.cpp:14]   --->   Operation 117 'add' 'add_ln14_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_17 = add i32 %a_3_read, i32 %b_4_read" [aaa.cpp:14]   --->   Operation 118 'add' 'add_ln14_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 119 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_18 = add i32 %add_ln14_17, i32 %a_2_read" [aaa.cpp:14]   --->   Operation 119 'add' 'add_ln14_18' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 120 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_19 = add i32 %add_ln14_18, i32 %add_ln14_16" [aaa.cpp:14]   --->   Operation 120 'add' 'add_ln14_19' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 121 [1/1] (1.01ns)   --->   "%add_ln14_20 = add i32 %b_4_read, i32 %a_5_read" [aaa.cpp:14]   --->   Operation 121 'add' 'add_ln14_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_21 = add i32 %add_ln14_20, i32 %b_3_read" [aaa.cpp:14]   --->   Operation 122 'add' 'add_ln14_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_22 = add i32 %a_4_read, i32 %b_5_read" [aaa.cpp:14]   --->   Operation 123 'add' 'add_ln14_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 124 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_23 = add i32 %add_ln14_22, i32 %a_3_read" [aaa.cpp:14]   --->   Operation 124 'add' 'add_ln14_23' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 125 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_24 = add i32 %add_ln14_23, i32 %add_ln14_21" [aaa.cpp:14]   --->   Operation 125 'add' 'add_ln14_24' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 126 [1/1] (1.01ns)   --->   "%add_ln14_25 = add i32 %b_5_read, i32 %a_6_read" [aaa.cpp:14]   --->   Operation 126 'add' 'add_ln14_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_26 = add i32 %add_ln14_25, i32 %b_4_read" [aaa.cpp:14]   --->   Operation 127 'add' 'add_ln14_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_27 = add i32 %a_5_read, i32 %b_6_read" [aaa.cpp:14]   --->   Operation 128 'add' 'add_ln14_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 129 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_28 = add i32 %add_ln14_27, i32 %a_4_read" [aaa.cpp:14]   --->   Operation 129 'add' 'add_ln14_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 130 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_29 = add i32 %add_ln14_28, i32 %add_ln14_26" [aaa.cpp:14]   --->   Operation 130 'add' 'add_ln14_29' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 131 [1/1] (1.01ns)   --->   "%add_ln14_30 = add i32 %b_6_read, i32 %a_7_read" [aaa.cpp:14]   --->   Operation 131 'add' 'add_ln14_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_31 = add i32 %add_ln14_30, i32 %b_5_read" [aaa.cpp:14]   --->   Operation 132 'add' 'add_ln14_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_32 = add i32 %a_6_read, i32 %b_7_read" [aaa.cpp:14]   --->   Operation 133 'add' 'add_ln14_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 134 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_33 = add i32 %add_ln14_32, i32 %a_5_read" [aaa.cpp:14]   --->   Operation 134 'add' 'add_ln14_33' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 135 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_34 = add i32 %add_ln14_33, i32 %add_ln14_31" [aaa.cpp:14]   --->   Operation 135 'add' 'add_ln14_34' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 136 [1/1] (1.01ns)   --->   "%add_ln14_35 = add i32 %b_7_read, i32 %a_8_read" [aaa.cpp:14]   --->   Operation 136 'add' 'add_ln14_35' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_36 = add i32 %add_ln14_35, i32 %b_6_read" [aaa.cpp:14]   --->   Operation 137 'add' 'add_ln14_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_37 = add i32 %a_7_read, i32 %b_8_read" [aaa.cpp:14]   --->   Operation 138 'add' 'add_ln14_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 139 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_38 = add i32 %add_ln14_37, i32 %a_6_read" [aaa.cpp:14]   --->   Operation 139 'add' 'add_ln14_38' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 140 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_39 = add i32 %add_ln14_38, i32 %add_ln14_36" [aaa.cpp:14]   --->   Operation 140 'add' 'add_ln14_39' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 141 [1/1] (1.01ns)   --->   "%add_ln14_40 = add i32 %b_8_read, i32 %a_9_read" [aaa.cpp:14]   --->   Operation 141 'add' 'add_ln14_40' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_41 = add i32 %add_ln14_40, i32 %b_7_read" [aaa.cpp:14]   --->   Operation 142 'add' 'add_ln14_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_42 = add i32 %a_8_read, i32 %b_9_read" [aaa.cpp:14]   --->   Operation 143 'add' 'add_ln14_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 144 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_43 = add i32 %add_ln14_42, i32 %a_7_read" [aaa.cpp:14]   --->   Operation 144 'add' 'add_ln14_43' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 145 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_44 = add i32 %add_ln14_43, i32 %add_ln14_41" [aaa.cpp:14]   --->   Operation 145 'add' 'add_ln14_44' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln14_45 = add i32 %b_9_read, i32 %a_10_read" [aaa.cpp:14]   --->   Operation 146 'add' 'add_ln14_45' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_46 = add i32 %add_ln14_45, i32 %b_8_read" [aaa.cpp:14]   --->   Operation 147 'add' 'add_ln14_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_47 = add i32 %a_9_read, i32 %b_10_read" [aaa.cpp:14]   --->   Operation 148 'add' 'add_ln14_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 149 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_48 = add i32 %add_ln14_47, i32 %a_8_read" [aaa.cpp:14]   --->   Operation 149 'add' 'add_ln14_48' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 150 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln14_49 = add i32 %add_ln14_48, i32 %add_ln14_46" [aaa.cpp:14]   --->   Operation 150 'add' 'add_ln14_49' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 151 [1/1] (1.01ns)   --->   "%add_ln15 = add i32 %add_ln14_4, i32 1" [aaa.cpp:15]   --->   Operation 151 'add' 'add_ln15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (1.01ns)   --->   "%add_ln15_2 = add i32 %add_ln14_9, i32 1" [aaa.cpp:15]   --->   Operation 152 'add' 'add_ln15_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (1.01ns)   --->   "%add_ln15_4 = add i32 %add_ln14_14, i32 1" [aaa.cpp:15]   --->   Operation 153 'add' 'add_ln15_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (1.01ns)   --->   "%add_ln15_6 = add i32 %add_ln14_19, i32 1" [aaa.cpp:15]   --->   Operation 154 'add' 'add_ln15_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (1.01ns)   --->   "%add_ln15_8 = add i32 %add_ln14_24, i32 1" [aaa.cpp:15]   --->   Operation 155 'add' 'add_ln15_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (1.01ns)   --->   "%add_ln15_10 = add i32 %add_ln14_29, i32 1" [aaa.cpp:15]   --->   Operation 156 'add' 'add_ln15_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (1.01ns)   --->   "%add_ln15_12 = add i32 %add_ln14_34, i32 1" [aaa.cpp:15]   --->   Operation 157 'add' 'add_ln15_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (1.01ns)   --->   "%add_ln15_14 = add i32 %add_ln14_39, i32 1" [aaa.cpp:15]   --->   Operation 158 'add' 'add_ln15_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (1.01ns)   --->   "%add_ln15_16 = add i32 %add_ln14_44, i32 1" [aaa.cpp:15]   --->   Operation 159 'add' 'add_ln15_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (1.01ns)   --->   "%add_ln15_18 = add i32 %add_ln14_49, i32 1" [aaa.cpp:15]   --->   Operation 160 'add' 'add_ln15_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.42ns)   --->   "%br_ln11 = br void" [aaa.cpp:11]   --->   Operation 161 'br' 'br_ln11' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%i = phi i4 %indvars_iv_next2070107144181219247, void %arrayidx309.exit, i4 0, void"   --->   Operation 162 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.75ns)   --->   "%switch_ln14 = switch i4 %i, void %arrayidx309.case.2, i4 9, void %arrayidx309.case.11, i4 1, void %arrayidx309.case.3, i4 2, void %arrayidx309.case.4, i4 3, void %arrayidx309.case.5, i4 4, void %arrayidx309.case.6, i4 5, void %arrayidx309.case.7, i4 6, void %arrayidx309.case.8, i4 7, void %arrayidx309.case.9, i4 8, void %arrayidx309.case.10" [aaa.cpp:14]   --->   Operation 163 'switch' 'switch_ln14' <Predicate = true> <Delay = 0.75>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_8, i32 %add_ln14_49" [aaa.cpp:14]   --->   Operation 164 'write' 'write_ln14' <Predicate = (i == 8)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%r_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %r_9" [aaa.cpp:15]   --->   Operation 165 'read' 'r_9_read' <Predicate = (i == 8)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.01ns)   --->   "%add_ln15_19 = add i32 %add_ln15_18, i32 %r_9_read" [aaa.cpp:15]   --->   Operation 166 'add' 'add_ln15_19' <Predicate = (i == 8)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_10, i32 %add_ln15_19" [aaa.cpp:15]   --->   Operation 167 'write' 'write_ln15' <Predicate = (i == 8)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.75ns)   --->   "%br_ln15 = br void %arrayidx309.exit" [aaa.cpp:15]   --->   Operation 168 'br' 'br_ln15' <Predicate = (i == 8)> <Delay = 0.75>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_7, i32 %add_ln14_44" [aaa.cpp:14]   --->   Operation 169 'write' 'write_ln14' <Predicate = (i == 7)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%r_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %r_8" [aaa.cpp:15]   --->   Operation 170 'read' 'r_8_read' <Predicate = (i == 7)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (1.01ns)   --->   "%add_ln15_17 = add i32 %add_ln15_16, i32 %r_8_read" [aaa.cpp:15]   --->   Operation 171 'add' 'add_ln15_17' <Predicate = (i == 7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_9, i32 %add_ln15_17" [aaa.cpp:15]   --->   Operation 172 'write' 'write_ln15' <Predicate = (i == 7)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.75ns)   --->   "%br_ln15 = br void %arrayidx309.exit" [aaa.cpp:15]   --->   Operation 173 'br' 'br_ln15' <Predicate = (i == 7)> <Delay = 0.75>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_6, i32 %add_ln14_39" [aaa.cpp:14]   --->   Operation 174 'write' 'write_ln14' <Predicate = (i == 6)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%r_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %r_7" [aaa.cpp:15]   --->   Operation 175 'read' 'r_7_read' <Predicate = (i == 6)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.01ns)   --->   "%add_ln15_15 = add i32 %add_ln15_14, i32 %r_7_read" [aaa.cpp:15]   --->   Operation 176 'add' 'add_ln15_15' <Predicate = (i == 6)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_8, i32 %add_ln15_15" [aaa.cpp:15]   --->   Operation 177 'write' 'write_ln15' <Predicate = (i == 6)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.75ns)   --->   "%br_ln15 = br void %arrayidx309.exit" [aaa.cpp:15]   --->   Operation 178 'br' 'br_ln15' <Predicate = (i == 6)> <Delay = 0.75>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_5, i32 %add_ln14_34" [aaa.cpp:14]   --->   Operation 179 'write' 'write_ln14' <Predicate = (i == 5)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%r_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %r_6" [aaa.cpp:15]   --->   Operation 180 'read' 'r_6_read' <Predicate = (i == 5)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (1.01ns)   --->   "%add_ln15_13 = add i32 %add_ln15_12, i32 %r_6_read" [aaa.cpp:15]   --->   Operation 181 'add' 'add_ln15_13' <Predicate = (i == 5)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_7, i32 %add_ln15_13" [aaa.cpp:15]   --->   Operation 182 'write' 'write_ln15' <Predicate = (i == 5)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.75ns)   --->   "%br_ln15 = br void %arrayidx309.exit" [aaa.cpp:15]   --->   Operation 183 'br' 'br_ln15' <Predicate = (i == 5)> <Delay = 0.75>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_4, i32 %add_ln14_29" [aaa.cpp:14]   --->   Operation 184 'write' 'write_ln14' <Predicate = (i == 4)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%r_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %r_5" [aaa.cpp:15]   --->   Operation 185 'read' 'r_5_read' <Predicate = (i == 4)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.01ns)   --->   "%add_ln15_11 = add i32 %add_ln15_10, i32 %r_5_read" [aaa.cpp:15]   --->   Operation 186 'add' 'add_ln15_11' <Predicate = (i == 4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_6, i32 %add_ln15_11" [aaa.cpp:15]   --->   Operation 187 'write' 'write_ln15' <Predicate = (i == 4)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.75ns)   --->   "%br_ln15 = br void %arrayidx309.exit" [aaa.cpp:15]   --->   Operation 188 'br' 'br_ln15' <Predicate = (i == 4)> <Delay = 0.75>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_3, i32 %add_ln14_24" [aaa.cpp:14]   --->   Operation 189 'write' 'write_ln14' <Predicate = (i == 3)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%r_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %r_4" [aaa.cpp:15]   --->   Operation 190 'read' 'r_4_read' <Predicate = (i == 3)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (1.01ns)   --->   "%add_ln15_9 = add i32 %add_ln15_8, i32 %r_4_read" [aaa.cpp:15]   --->   Operation 191 'add' 'add_ln15_9' <Predicate = (i == 3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_5, i32 %add_ln15_9" [aaa.cpp:15]   --->   Operation 192 'write' 'write_ln15' <Predicate = (i == 3)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.75ns)   --->   "%br_ln15 = br void %arrayidx309.exit" [aaa.cpp:15]   --->   Operation 193 'br' 'br_ln15' <Predicate = (i == 3)> <Delay = 0.75>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_2, i32 %add_ln14_19" [aaa.cpp:14]   --->   Operation 194 'write' 'write_ln14' <Predicate = (i == 2)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%r_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %r_3" [aaa.cpp:15]   --->   Operation 195 'read' 'r_3_read' <Predicate = (i == 2)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.01ns)   --->   "%add_ln15_7 = add i32 %add_ln15_6, i32 %r_3_read" [aaa.cpp:15]   --->   Operation 196 'add' 'add_ln15_7' <Predicate = (i == 2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_4, i32 %add_ln15_7" [aaa.cpp:15]   --->   Operation 197 'write' 'write_ln15' <Predicate = (i == 2)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.75ns)   --->   "%br_ln15 = br void %arrayidx309.exit" [aaa.cpp:15]   --->   Operation 198 'br' 'br_ln15' <Predicate = (i == 2)> <Delay = 0.75>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_1, i32 %add_ln14_14" [aaa.cpp:14]   --->   Operation 199 'write' 'write_ln14' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%r_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %r_2" [aaa.cpp:15]   --->   Operation 200 'read' 'r_2_read' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (1.01ns)   --->   "%add_ln15_5 = add i32 %add_ln15_4, i32 %r_2_read" [aaa.cpp:15]   --->   Operation 201 'add' 'add_ln15_5' <Predicate = (i == 1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_3, i32 %add_ln15_5" [aaa.cpp:15]   --->   Operation 202 'write' 'write_ln15' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.75ns)   --->   "%br_ln15 = br void %arrayidx309.exit" [aaa.cpp:15]   --->   Operation 203 'br' 'br_ln15' <Predicate = (i == 1)> <Delay = 0.75>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_9, i32 %add_ln14_9" [aaa.cpp:14]   --->   Operation 204 'write' 'write_ln14' <Predicate = (i == 9)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%r_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %r_10" [aaa.cpp:15]   --->   Operation 205 'read' 'r_10_read' <Predicate = (i == 9)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.01ns)   --->   "%add_ln15_3 = add i32 %add_ln15_2, i32 %r_10_read" [aaa.cpp:15]   --->   Operation 206 'add' 'add_ln15_3' <Predicate = (i == 9)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_11, i32 %add_ln15_3" [aaa.cpp:15]   --->   Operation 207 'write' 'write_ln15' <Predicate = (i == 9)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.75ns)   --->   "%br_ln15 = br void %arrayidx309.exit" [aaa.cpp:15]   --->   Operation 208 'br' 'br_ln15' <Predicate = (i == 9)> <Delay = 0.75>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [aaa.cpp:14]   --->   Operation 209 'specpipeline' 'specpipeline_ln14' <Predicate = (i == 15) | (i == 14) | (i == 13) | (i == 12) | (i == 11) | (i == 10) | (i == 0)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [aaa.cpp:14]   --->   Operation 210 'specloopname' 'specloopname_ln14' <Predicate = (i == 15) | (i == 14) | (i == 13) | (i == 12) | (i == 11) | (i == 10) | (i == 0)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_0, i32 %add_ln14_4" [aaa.cpp:14]   --->   Operation 211 'write' 'write_ln14' <Predicate = (i == 15) | (i == 14) | (i == 13) | (i == 12) | (i == 11) | (i == 10) | (i == 0)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%r_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %r_1" [aaa.cpp:15]   --->   Operation 212 'read' 'r_1_read' <Predicate = (i == 15) | (i == 14) | (i == 13) | (i == 12) | (i == 11) | (i == 10) | (i == 0)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (1.01ns)   --->   "%add_ln15_1 = add i32 %add_ln15, i32 %r_1_read" [aaa.cpp:15]   --->   Operation 213 'add' 'add_ln15_1' <Predicate = (i == 15) | (i == 14) | (i == 13) | (i == 12) | (i == 11) | (i == 10) | (i == 0)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r_2, i32 %add_ln15_1" [aaa.cpp:15]   --->   Operation 214 'write' 'write_ln15' <Predicate = (i == 15) | (i == 14) | (i == 13) | (i == 12) | (i == 11) | (i == 10) | (i == 0)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.75ns)   --->   "%br_ln15 = br void %arrayidx309.exit" [aaa.cpp:15]   --->   Operation 215 'br' 'br_ln15' <Predicate = (i == 15) | (i == 14) | (i == 13) | (i == 12) | (i == 11) | (i == 10) | (i == 0)> <Delay = 0.75>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%indvars_iv_next2070107144181219247 = phi i4 10, void %arrayidx309.case.11, i4 9, void %arrayidx309.case.10, i4 8, void %arrayidx309.case.9, i4 7, void %arrayidx309.case.8, i4 6, void %arrayidx309.case.7, i4 5, void %arrayidx309.case.6, i4 4, void %arrayidx309.case.5, i4 3, void %arrayidx309.case.4, i4 2, void %arrayidx309.case.3, i4 1, void %arrayidx309.case.2"   --->   Operation 216 'phi' 'indvars_iv_next2070107144181219247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.72ns)   --->   "%icmp_ln11 = icmp_eq  i4 %indvars_iv_next2070107144181219247, i4 10" [aaa.cpp:11]   --->   Operation 217 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void, void" [aaa.cpp:11]   --->   Operation 218 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [aaa.cpp:23]   --->   Operation 219 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.76ns
The critical path consists of the following:
	wire read on port 'a_2' [112]  (0 ns)
	'add' operation ('add_ln14', aaa.cpp:14) [134]  (1.02 ns)
	'add' operation ('add_ln14_1', aaa.cpp:14) [135]  (0 ns)
	'add' operation ('add_ln14_4', aaa.cpp:14) [138]  (0.731 ns)
	'add' operation ('add_ln15', aaa.cpp:15) [184]  (1.02 ns)

 <State 2>: 1.48ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv_next2070107144181219247') [261]  (0.754 ns)
	'phi' operation ('indvars_iv_next2070107144181219247') [261]  (0 ns)
	'icmp' operation ('icmp_ln11', aaa.cpp:11) [262]  (0.721 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
