<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/tests/generated/yosys_hana
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_vlib.v</a> <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
time_elapsed: 0.020s
ram usage: 10624 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/tests/generated/yosys_hana -e f1_test <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_vlib.v</a> <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
entity @BUF.param1 (i1$ %in) -&gt; (i1$ %out) {
    %in1 = prb i1$ %in
    %0 = const time 0s 1e
    drv i1$ %out, %in1, %0
    halt
}

entity @DIV1.param2 (i1$ %in1, i1$ %in2) -&gt; (i1$ %out, i1$ %rem) {
    %in11 = prb i1$ %in1
    %in21 = prb i1$ %in2
    %0 = udiv i1 %in11, %in21
    %1 = const time 0s 1e
    drv i1$ %out, %0, %1
    %2 = umod i1 %in11, %in21
    drv i1$ %rem, %2, %1
    halt
}

entity @f1_test (i1$ %in1, i1$ %in2) -&gt; (i1$ %out) {
    %0 = const i1 0
    %synth_net_0 = sig i1 %0
    %synth_net_1 = sig i1 %0
    %synth_net_11 = prb i1$ %synth_net_1
    %1 = sig i1 %0
    %2 = const time 0s 1e
    drv i1$ %1, %synth_net_11, %2
    inst @BUF.param1 (i1$ %1) -&gt; (i1$ %out)
    %in11 = prb i1$ %in1
    %3 = sig i1 %0
    drv i1$ %3, %in11, %2
    %in21 = prb i1$ %in2
    %4 = sig i1 %0
    drv i1$ %4, %in21, %2
    inst @DIV1.param2 (i1$ %3, i1$ %4) -&gt; (i1$ %synth_net_1, i1$ %synth_net_0)
    halt
}

</pre>
</body>