<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>suoglu.github.io</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>axi_lite_gpio</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">256</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_lite_gpio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b73b8c29</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_lite_gpio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b73b8c29</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e1c3bc6d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9abb9e65</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>db084bb1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_halfch</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bde884f9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in0" xilinx:dependency="$I_PORT_COUNT > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in1" xilinx:dependency="$I_PORT_COUNT > 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in2" xilinx:dependency="$I_PORT_COUNT > 2">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in3" xilinx:dependency="$I_PORT_COUNT > 3">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in4" xilinx:dependency="$I_PORT_COUNT > 4">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in5</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in5" xilinx:dependency="$I_PORT_COUNT > 5">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in6</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in6" xilinx:dependency="$I_PORT_COUNT > 6">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in7</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in7" xilinx:dependency="$I_PORT_COUNT > 7">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in8</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in8" xilinx:dependency="$I_PORT_COUNT > 8">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in9</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in9" xilinx:dependency="$I_PORT_COUNT > 9">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in10</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in10" xilinx:dependency="$I_PORT_COUNT > 10">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in11</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in11" xilinx:dependency="$I_PORT_COUNT > 11">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in12</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in12" xilinx:dependency="$I_PORT_COUNT > 12">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in13</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in13" xilinx:dependency="$I_PORT_COUNT > 13">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in14</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in14" xilinx:dependency="$I_PORT_COUNT > 14">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in15</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in15" xilinx:dependency="$I_PORT_COUNT > 15">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in16</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in16" xilinx:dependency="$I_PORT_COUNT > 16">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in17</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in17" xilinx:dependency="$I_PORT_COUNT > 17">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in18</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in18" xilinx:dependency="$I_PORT_COUNT > 18">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in19</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in19" xilinx:dependency="$I_PORT_COUNT > 19">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in20</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in20" xilinx:dependency="$I_PORT_COUNT > 20">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in21</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in21" xilinx:dependency="$I_PORT_COUNT > 21">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in22</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in22" xilinx:dependency="$I_PORT_COUNT > 22">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in23</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in23" xilinx:dependency="$I_PORT_COUNT > 23">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in24</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in24" xilinx:dependency="$I_PORT_COUNT > 24">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in25</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in25" xilinx:dependency="$I_PORT_COUNT > 25">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in26</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in26" xilinx:dependency="$I_PORT_COUNT > 26">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in27</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in27" xilinx:dependency="$I_PORT_COUNT > 27">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in28</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in28" xilinx:dependency="$I_PORT_COUNT > 28">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in29</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in29" xilinx:dependency="$I_PORT_COUNT > 29">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in30</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in30" xilinx:dependency="$I_PORT_COUNT > 30">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>in31</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.in31" xilinx:dependency="$I_PORT_COUNT > 31">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out0" xilinx:dependency="$O_PORT_COUNT > 0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out1" xilinx:dependency="$O_PORT_COUNT > 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out2" xilinx:dependency="$O_PORT_COUNT > 2">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out3" xilinx:dependency="$O_PORT_COUNT > 3">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out4</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out4" xilinx:dependency="$O_PORT_COUNT > 4">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out5</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out5" xilinx:dependency="$O_PORT_COUNT > 5">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out6</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out6" xilinx:dependency="$O_PORT_COUNT > 6">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out7</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out7" xilinx:dependency="$O_PORT_COUNT > 7">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out8</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out8" xilinx:dependency="$O_PORT_COUNT > 8">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out9</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out9" xilinx:dependency="$O_PORT_COUNT > 9">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out10</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out10" xilinx:dependency="$O_PORT_COUNT > 10">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out11</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out11" xilinx:dependency="$O_PORT_COUNT > 11">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out12</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out12" xilinx:dependency="$O_PORT_COUNT > 12">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out13</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out13" xilinx:dependency="$O_PORT_COUNT > 13">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out14</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out14" xilinx:dependency="$O_PORT_COUNT > 14">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out15</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out15" xilinx:dependency="$O_PORT_COUNT > 15">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out16</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out16" xilinx:dependency="$O_PORT_COUNT > 16">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out17</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out17" xilinx:dependency="$O_PORT_COUNT > 17">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out18</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out18" xilinx:dependency="$O_PORT_COUNT > 18">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out19</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out19" xilinx:dependency="$O_PORT_COUNT > 19">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out20</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out20" xilinx:dependency="$O_PORT_COUNT > 20">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out21</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out21" xilinx:dependency="$O_PORT_COUNT > 21">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out22</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out22" xilinx:dependency="$O_PORT_COUNT > 22">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out23</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out23" xilinx:dependency="$O_PORT_COUNT > 23">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out24</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out24" xilinx:dependency="$O_PORT_COUNT > 24">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out25</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out25" xilinx:dependency="$O_PORT_COUNT > 25">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out26</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out26" xilinx:dependency="$O_PORT_COUNT > 26">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out27</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out27" xilinx:dependency="$O_PORT_COUNT > 27">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out28</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out28" xilinx:dependency="$O_PORT_COUNT > 28">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out29</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out29" xilinx:dependency="$O_PORT_COUNT > 29">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out30</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out30" xilinx:dependency="$O_PORT_COUNT > 30">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>out31</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.out31" xilinx:dependency="$O_PORT_COUNT > 31">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>I_PORT_COUNT</spirit:name>
        <spirit:displayName>I Port Count</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.I_PORT_COUNT">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>O_PORT_COUNT</spirit:name>
        <spirit:displayName>O Port Count</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.O_PORT_COUNT">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_BASEADDR</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_BASEADDR" spirit:dependency="{spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)){&quot;1&quot;}}" spirit:bitStringLength="8">&quot;11111111&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ADDR_INC</spirit:name>
        <spirit:displayName>Addr Inc</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.ADDR_INC" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8)">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>GPO_AXI_ADDR_OFFSET</spirit:name>
        <spirit:displayName>Gpo Axi Addr Offset</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.GPO_AXI_ADDR_OFFSET">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>GPI_AXI_ADDR_OFFSET</spirit:name>
        <spirit:displayName>Gpi Axi Addr Offset</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.GPI_AXI_ADDR_OFFSET" spirit:dependency="(32 * spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_INC&apos;)))">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_lite_gpio_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b73b8c29</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_lite_gpio_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_lite_gpio_v1_0/data/axi_lite_gpio.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_lite_gpio_v1_0/data/axi_lite_gpio.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_lite_gpio_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_lite_gpio_v1_0/src/axi_lite_gpio.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_lite_gpio_v1_0/src/axi_lite_gpio.cpp</spirit:name>
        <spirit:fileType>cppSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_lite_gpio_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9abb9e65</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/axi_lite_gpio_v1_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/sim_halfch.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Simple GPIO core with AXI-Lite interface</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="8">&quot;11111111&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_lite_gpio_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>I_PORT_COUNT</spirit:name>
      <spirit:displayName>Input Ports</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.I_PORT_COUNT" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:presence>required</xilinx:presence>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>O_PORT_COUNT</spirit:name>
      <spirit:displayName>Output Ports</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.O_PORT_COUNT" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:presence>required</xilinx:presence>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ADDR_INC</spirit:name>
      <spirit:displayName>Address pointer diffrence</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDR_INC">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.ADDR_INC">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GPO_AXI_ADDR_OFFSET</spirit:name>
      <spirit:displayName>GPO Offset</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GPO_AXI_ADDR_OFFSET">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GPI_AXI_ADDR_OFFSET</spirit:name>
      <spirit:displayName>GPI Offset</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GPI_AXI_ADDR_OFFSET">128</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/Generic_AXI_Interface</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI4 GPIO</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:axi_lite_gpio:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-11-01T21:37:07Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38c20381_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@315baef5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69262ef6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f4ee572_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77fb3134_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ba1e262_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2be3588d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@465d1c8a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@407fd76f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78f57b2a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49568d62_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b345e32_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38f6892d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20212c4f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71e49dff_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@784bf3b6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51f35946_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67f109ef_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cb8d578_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73fe2cfa_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fa791d6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aac9b69_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@520612de_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e743d4b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f06711e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@323c3d18_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@184f967d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67724b19_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69fafa76_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c668df0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee29e3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bff64e2_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d1a0cf4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15df043a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14cd55b3_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b44e251_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5df20750_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c23f34f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36934300_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62649033_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16543188_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b3e2e76_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6178e8a9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38cfea39_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1413f676_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32e9bdb4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26a01e5f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@758cf751_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@280de4bc_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17a96bf4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d82fdf_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18584ed5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d959267_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5de0a8b4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@197b9bf6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39e3dd38_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@498efe77_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32031c8d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2da5a310_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77f698ba_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@469427cf_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@731d7437_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dc11b65_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fdbea07_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f4aa9f5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2613ec4b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72e41f4d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@193d29a5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5efaaf9c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aa65a5e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@581485e6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c3de2db_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1908eb84_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71777936_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fdd24f0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@349c6055_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@211a6536_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bce3553_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45692e3d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6057f6c4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21461b84_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64c91c1c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d3a9e3a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e26391e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12b1dfa9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f35a15e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16a78701_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f87f16_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c86ce0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a2a8242_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76c0cfba_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65a46bb6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28097de5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@483f7a63_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d43f3a5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c3044e4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@192b43a0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9e47c4b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b4d3eaf_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6daa62a6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78527779_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@201e1415_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1436d90b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16abf270_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71ec6d7e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a792fbf_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e552480_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64adaa43_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64b59bf2_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41c2245b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15de3478_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c5d3708_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cc0d451_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24765c3c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1495700f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@648725a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dee2f7b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60628c96_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48bf988b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b0c1584_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fbaff5b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36a8bb60_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7291011f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e7058c6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e2024ee_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c6d5019_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1534e379_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e33be33_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6daa4264_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@258e6660_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56678df_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5226b73a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@412fe30f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47fc3bea_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b6417e7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@183ed078_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27423b80_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b9e425b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c8d871_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43c268ab_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e15aa2d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58006ed5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f54477_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a2125ff_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ef57cde_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d14b10c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e7822ba_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@765168ba_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57583120_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18269b47_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7559c7c4_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10474298_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d57bd3e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6619cee5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@673af8aa_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77fdf5a6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@183b53aa_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@635f6690_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1facaed9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@907e5ab_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55698930_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@584edc8e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7856ad65_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dee490a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22cb13e9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6141d313_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@743d427e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10fb13d6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@124dd75f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a520ce0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52bc0233_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43c99199_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51f836fc_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@144f4290_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39328db2_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72a825e7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d26e213_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33de1f50_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79807c1d_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3225cd18_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21e8bde6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42f39633_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e21652_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40365972_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22f6796f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ae6653e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f6511c5_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34bee713_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d574e36_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20926d3b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a9731bf_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43d21a6a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51dcaa9e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ee925bb_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b38fd84_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a482af0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3120bf57_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f4978bb_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e39e7ed_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53df18f6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d77f722_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36f19e9e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11c67f5b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@86e4d2_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6230bc46_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a01bbf0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f07b827_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35c98d56_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72933872_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6112c39_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e6b9d0b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eca0ba7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54bdf4e0_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36c4be02_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39cf402e_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73d4cb00_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@242d7f13_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41b63641_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5703b1ad_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1657dcd7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d42f52c_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64921844_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@412e6a59_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3066f047_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ff6190_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e2c84d9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@719594b8_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@698a0ceb_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3162dce1_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d8a0028_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c2b7c03_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1da5fcad_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fc6bb0a_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@724abfe_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bdee9ea_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@298e8263_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f64cdac_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@557fb033_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43f5960f_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b112ac6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b6dda87_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11ab79dd_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dc396ad_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c5ae3fe_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40ccfab7_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f050c6_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19213cab_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e9bfa61_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a069f6b_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57bf6ed9_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@396c150_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bfe0c16_ARCHIVE_LOCATION">/home/suoglu/Projects/Personal/axi-gpio/sources/ip_repo/axi_lite_gpio_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d89c4c2d"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0b3459c0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="967a629d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7461e476"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f1a7f1e9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
