<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('r_V_0_1_2', differentiate.cpp:18) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp1', differentiate.cpp:18) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp4', differentiate.cpp:18) (2.34 ns)" projectName="Differentiate" solutionName="solution14" date="2019-12-27T15:11:50.020+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (8.72ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="Differentiate" solutionName="solution14" date="2019-12-27T15:11:50.009+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_load_25', differentiate.cpp:18) on array 'img' due to limited memory ports." projectName="Differentiate" solutionName="solution14" date="2019-12-27T15:11:48.056+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution14" date="2019-12-27T15:11:38.808+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution14" date="2019-12-27T15:11:29.490+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution14" date="2019-12-27T15:11:29.247+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('r_V_1_1', differentiate.cpp:18) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp1', differentiate.cpp:18) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp4', differentiate.cpp:18) (2.34 ns)" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:20:58.906+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (8.72ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:20:58.893+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('window_V_load_2', differentiate.cpp:18) on array 'window_V' due to limited memory ports." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:20:58.856+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] the outer loop is not a perfect loop." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:20:58.626+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ImgRow' (differentiate.cpp:8:43) in function 'differentiate' : " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:20:58.437+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:20:56.196+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:20:45.855+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:20:45.190+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution12" date="2019-12-21T14:43:51.933+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution12" date="2019-12-21T14:43:43.159+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution12" date="2019-12-21T14:43:42.932+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('r_V', differentiate.cpp:18) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_5', differentiate.cpp:18) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('temp_result_V_1_2', differentiate.cpp:18) (2.35 ns)" projectName="Differentiate" solutionName="solution11" date="2019-12-21T14:42:55.042+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (8.73ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="Differentiate" solutionName="solution11" date="2019-12-21T14:42:55.036+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('window_V_load', differentiate.cpp:18) on array 'window_V' due to limited memory ports." projectName="Differentiate" solutionName="solution11" date="2019-12-21T14:42:55.026+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] the outer loop is not a perfect loop." projectName="Differentiate" solutionName="solution11" date="2019-12-21T14:42:54.784+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ImgCol' (differentiate.cpp:10:45) in function 'differentiate' : " projectName="Differentiate" solutionName="solution11" date="2019-12-21T14:42:54.777+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution11" date="2019-12-21T14:42:53.084+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution11" date="2019-12-21T14:42:44.255+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution11" date="2019-12-21T14:42:44.021+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'WinCol' in function 'differentiate'." projectName="Differentiate" solutionName="solution10" date="2019-12-21T14:41:31.180+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'WinCol' in function 'differentiate'." projectName="Differentiate" solutionName="solution10" date="2019-12-21T14:41:30.945+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution10" date="2019-12-21T14:41:29.162+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution10" date="2019-12-21T14:41:19.448+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution10" date="2019-12-21T14:41:19.126+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('r_V_1', differentiate.cpp:18) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp1', differentiate.cpp:18) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_5', differentiate.cpp:18) (3.02 ns)" projectName="Differentiate" solutionName="solution9" date="2019-12-21T14:39:42.056+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="Differentiate" solutionName="solution9" date="2019-12-21T14:39:42.046+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution9" date="2019-12-21T14:39:38.717+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution9" date="2019-12-21T14:39:29.476+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution9" date="2019-12-21T14:39:29.236+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution8" date="2019-12-21T14:37:32.097+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution8" date="2019-12-21T14:37:23.038+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution8" date="2019-12-21T14:37:22.718+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('r_V_1_1', differentiate.cpp:18) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp1', differentiate.cpp:18) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp4', differentiate.cpp:18) (2.34 ns)" projectName="Differentiate" solutionName="solution6" date="2019-12-21T14:27:01.024+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (8.72ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="Differentiate" solutionName="solution6" date="2019-12-21T14:27:01.014+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('window_V_load_2', differentiate.cpp:18) on array 'window_V' due to limited memory ports." projectName="Differentiate" solutionName="solution6" date="2019-12-21T14:27:01.004+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] the outer loop is not a perfect loop." projectName="Differentiate" solutionName="solution6" date="2019-12-21T14:27:00.834+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ImgRow' (differentiate.cpp:8:43) in function 'differentiate' : " projectName="Differentiate" solutionName="solution6" date="2019-12-21T14:27:00.674+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution6" date="2019-12-21T14:26:58.941+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution6" date="2019-12-21T14:26:50.384+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution6" date="2019-12-21T14:26:50.144+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] the outer loop is not a perfect loop." projectName="Differentiate" solutionName="solution7" date="2019-12-21T14:06:34.367+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ImgRow' (differentiate.cpp:8:43) in function 'differentiate' : " projectName="Differentiate" solutionName="solution7" date="2019-12-21T14:06:34.217+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution7" date="2019-12-21T14:06:32.622+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution7" date="2019-12-21T14:06:24.147+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution7" date="2019-12-21T14:06:23.897+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution5" date="2019-12-21T13:23:08.851+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution5" date="2019-12-21T13:23:00.015+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution5" date="2019-12-21T13:22:59.785+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('r_V', differentiate.cpp:18) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_5', differentiate.cpp:18) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('temp_result_V_1_2', differentiate.cpp:18) (2.35 ns)" projectName="Differentiate" solutionName="solution4" date="2019-12-21T13:18:31.751+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (8.73ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="Differentiate" solutionName="solution4" date="2019-12-21T13:18:31.751+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_load_1', differentiate.cpp:18) on array 'img' due to limited memory ports." projectName="Differentiate" solutionName="solution4" date="2019-12-21T13:18:31.741+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] the outer loop is not a perfect loop." projectName="Differentiate" solutionName="solution4" date="2019-12-21T13:18:31.531+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ImgCol' (differentiate.cpp:10:45) in function 'differentiate' : " projectName="Differentiate" solutionName="solution4" date="2019-12-21T13:18:31.521+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution4" date="2019-12-21T13:18:29.900+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution4" date="2019-12-21T13:18:21.444+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution4" date="2019-12-21T13:18:21.208+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'WinCol' in function 'differentiate'." projectName="Differentiate" solutionName="solution3" date="2019-12-21T13:15:36.415+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'WinCol' in function 'differentiate'." projectName="Differentiate" solutionName="solution3" date="2019-12-21T13:15:36.215+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution3" date="2019-12-21T13:15:34.830+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution3" date="2019-12-21T13:15:26.289+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution3" date="2019-12-21T13:15:26.049+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;'mul' operation ('r_V_1', differentiate.cpp:18) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp1', differentiate.cpp:18) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_5', differentiate.cpp:18) (3.02 ns)" projectName="Differentiate" solutionName="solution2" date="2019-12-21T13:14:23.826+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 8ns, clock uncertainty: 1ns, effective delay budget: 7ns)." projectName="Differentiate" solutionName="solution2" date="2019-12-21T13:14:23.816+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'Col' does not exist in function 'differentiate'. " projectName="Differentiate" solutionName="solution2" date="2019-12-21T13:14:21.947+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution2" date="2019-12-21T13:14:13.117+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution2" date="2019-12-21T13:14:12.867+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution1" date="2019-12-20T15:34:35.986+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution1" date="2019-12-20T15:34:35.746+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:21:34.030+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:21:33.706+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 94e52336&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.879 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 94e52336&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.879 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 94e52336&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.879 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 94e52336&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.879 ; gain = 0.000&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: e085e878&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.879 ; gain = 0.000" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:31:07.958+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.887+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.867+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.850+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.835+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.819+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.802+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.784+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.769+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.750+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.715+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.699+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.678+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.656+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.639+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.619+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.599+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.576+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.553+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.534+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.513+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.494+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.472+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.445+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.423+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.403+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.388+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.349+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.329+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.310+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.289+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.266+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.248+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.233+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.214+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.196+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.182+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.166+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.148+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.133+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.116+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.101+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.085+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.071+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.050+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.028+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:58.009+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.985+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.964+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.946+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.928+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.913+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.899+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.882+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.866+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.849+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.832+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.821+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.810+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.799+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.788+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.773+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.762+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.750+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.739+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.724+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.714+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.704+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.693+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:30:57.682+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_15_reg_908_reg[12]) is unused and will be removed from module differentiate.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 652.801 ; gain = 430.754&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name                                      | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|differentiate_diff_io_s_axi_ram:                 | gen_write[1].mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | &#xD;&#xA;|differentiate_diff_io_s_axi_ram__parameterized1: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | &#xD;&#xA;+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. &#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|differentiate_maccud_DSP48_0 | C+A*B       | 9      | 3      | 11     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | &#xD;&#xA;|differentiate_maccud_DSP48_0 | C+A*B       | 9      | 3      | 11     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | &#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 660.105 ; gain = 438.059&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 671.250 ; gain = 449.203&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:59.705+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_891_reg[12]) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:45.059+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_884_reg[12]) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:45.048+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (differentiate_diff_io_s_axi_U/rstate_reg[2]) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:45.038+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (differentiate_diff_io_s_axi_U/wstate_reg[2]) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:45.027+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_63) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:45.017+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_61) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:45.008+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_59) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.998+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_57) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.988+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_55) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.977+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_47) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.967+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_45) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.958+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_43) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.949+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_41) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.937+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_39) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.924+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_31) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.911+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_29) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.901+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_27) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.891+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_25) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.882+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_23) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.870+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_15) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.859+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_13) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.844+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_11) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.832+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_9) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.819+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_7) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.809+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_984_reg' and it is trimmed from '13' to '12' bits. [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:624]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.792+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_979_reg' and it is trimmed from '13' to '12' bits. [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:623]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.778+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_25_reg_999_reg' and it is trimmed from '13' to '12' bits. [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:626]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.767+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_989_reg' and it is trimmed from '13' to '12' bits. [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:625]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.757+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1027]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.747+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1027]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.736+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1039]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.726+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.716+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.706+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.697+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_272_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:474]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.687+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.676+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1027]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.662+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.653+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1039]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.644+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.634+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1027]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.624+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.611+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1039]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.599+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_V_2_2_reg_1051_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:658]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.589+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_V_2_1_reg_1035_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:650]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.580+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_V_1_2_reg_1025_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:490]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.571+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_V_0_2_reg_1004_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:622]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.562+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1027]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.552+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1035]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.540+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1039]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.530+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.519+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_tmp_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate_mulbkb.vhd:34]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.510+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_window_V_shift_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate_diff_io_s_axi.vhd:486]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.501+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_img_shift_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate_diff_io_s_axi.vhd:474]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:44.493+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design differentiate_mulbkb has unconnected port reset&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 342.574 ; gain = 120.527&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 342.574 ; gain = 120.527&#xD;&#xA;---------------------------------------------------------------------------------" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.654+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element window_V_ce0_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:447]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.643+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:440]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.631+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:918]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.622+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.613+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate_diff_io_s_axi.vhd:455]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.604+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate_diff_io_s_axi.vhd:348]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.593+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.582+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.572+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.561+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.551+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.540+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.530+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.520+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.511+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.502+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.491+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.482+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:34.475+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:03.555+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:29:03.285+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 94e52336&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.527 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 94e52336&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.527 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 94e52336&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1040.699 ; gain = 3.172&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 94e52336&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1040.699 ; gain = 3.172&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: e085e878&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1041.016 ; gain = 3.488" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:36.139+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.773+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.759+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.745+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.732+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.722+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.711+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.700+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.685+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.674+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.663+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.652+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.641+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.629+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.617+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.607+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.596+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.584+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.571+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.532+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.516+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.501+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.485+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARADDR[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARADDR[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.470+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.456+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.440+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.426+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.415+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.403+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.393+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.382+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.369+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.337+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.321+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWADDR[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWADDR[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.307+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.291+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.273+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.257+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.242+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.224+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.205+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.189+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.177+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.166+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.156+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.144+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.134+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.125+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.114+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.104+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.095+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.081+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.069+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.057+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.044+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.034+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.024+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.013+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:26.005+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:25.995+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:25.985+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:25.977+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:25.969+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:25.959+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:25.948+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:25.937+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:25.926+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:25.917+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:25.904+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_diff_io_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_diff_io_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:25:25.850+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_15_reg_908_reg[12]) is unused and will be removed from module differentiate.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 652.281 ; gain = 430.371&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name                                      | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|differentiate_diff_io_s_axi_ram:                 | gen_write[1].mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | &#xD;&#xA;|differentiate_diff_io_s_axi_ram__parameterized1: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | &#xD;&#xA;+-------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. &#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|differentiate_maccud_DSP48_0 | C+A*B       | 9      | 3      | 11     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | &#xD;&#xA;|differentiate_maccud_DSP48_0 | C+A*B       | 9      | 3      | 11     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | &#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 659.973 ; gain = 438.063&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 671.117 ; gain = 449.207&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:22.628+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_891_reg[12]) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:08.018+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_884_reg[12]) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:08.008+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (differentiate_diff_io_s_axi_U/rstate_reg[2]) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.995+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (differentiate_diff_io_s_axi_U/wstate_reg[2]) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.985+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_63) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.974+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_61) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.962+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_59) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.951+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_57) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.938+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_55) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.925+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_47) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.912+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_45) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.901+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_43) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.891+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_41) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.882+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_39) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.870+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_31) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.859+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_29) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.847+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_27) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.834+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_25) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.821+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_23) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.810+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_15) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.798+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_13) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.787+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_11) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.775+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_9) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.761+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (i_2_7) is unused and will be removed from module differentiate." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.745+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_984_reg' and it is trimmed from '13' to '12' bits. [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:624]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.731+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_979_reg' and it is trimmed from '13' to '12' bits. [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:623]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.719+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_25_reg_999_reg' and it is trimmed from '13' to '12' bits. [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:626]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.708+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_989_reg' and it is trimmed from '13' to '12' bits. [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:625]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.697+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1027]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.684+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1027]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.671+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1039]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.660+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.649+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.637+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.625+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_272_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:474]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.613+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.598+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1027]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.587+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.575+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1039]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.565+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.554+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1027]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.542+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.529+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1039]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.518+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_V_2_2_reg_1051_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:658]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.506+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_V_2_1_reg_1035_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:650]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.493+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_V_1_2_reg_1025_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:490]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.478+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element r_V_0_2_reg_1004_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:622]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.465+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1027]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.453+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1035]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.443+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:1039]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.410+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element reg_284_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:706]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.400+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_tmp_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate_mulbkb.vhd:34]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.388+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_window_V_shift_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate_diff_io_s_axi.vhd:486]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.380+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_img_shift_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate_diff_io_s_axi.vhd:474]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:24:07.370+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design differentiate_mulbkb has unconnected port reset&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 342.305 ; gain = 120.395&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 342.305 ; gain = 120.395&#xD;&#xA;---------------------------------------------------------------------------------" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:57.353+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element window_V_ce0_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:447]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.567+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:440]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.551+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate.vhd:918]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.537+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.522+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate_diff_io_s_axi.vhd:455]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.504+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/jonas/source/repos/ERTS/Mini_Project/HLS/Differentiate/solution13/impl/vhdl/differentiate_diff_io_s_axi.vhd:348]" projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.489+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.476+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.461+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.447+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.435+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.423+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.411+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.399+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.387+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.376+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.365+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.356+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. " projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:52.348+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:16.803+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="Differentiate" solutionName="solution13" date="2019-12-27T14:23:16.232+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
