/dts-v1/;

#include "rtl931x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	compatible = "edgecore,ecs4125-10p", "realtek,rtl838x-soc";
	model = "Edgecore ECS4125-12P Switch";

	aliases {
		led-boot = &led_sys;
		led-failsafe = &led_sys;
		led-running = &led_sys;
		led-upgrade = &led_sys;
	};	


	memory@0 {
		device_type = "memory";
		reg = <0x0 0x10000000>;
	};

	memory@90000000 {
		device_type = "memory";
		reg = <0x90000000 0x30000000>;
	};

	chosen {
		bootargs = "console=ttyS0,115200";
	};

	leds {
		compatible = "gpio-leds";

		led_sys: sys {
			label = "ecs4125_15:green:sys";
			gpios = <&gpio0 15 GPIO_ACTIVE_HIGH>;
		};
	};
};

&gpio0 {
	indirect-access-bus-id = <0>;
};

&spi0 {
	status = "okay";
	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0xe0000>;
				read-only;
			};
			partition@100000 {
				label = "bdinfo";
				reg = <0x100000 0x10000>;
				read-only;
			};
			partition@110000 {
				label = "u-boot-env";
				reg = <0x110000 0x10000>;
				read-only;
			};
			partition@120000 {
				label = "jffs";
				reg = <0x120000 0x100000>;
			};
			partition@220000 {
				label = "jffs2";
				reg = <0x220000 0x100000>;
			};
			partition@320000 {
				label = "runtime";
				reg = <0x320000 0x1e80000>;
				compatible = "denx,uimage";
			};
			partition@2200000 {
				label = "runtime2";
				reg = <0x2200000 0x1e00000>;
			};
		};
	};
};

&ethernet0 {
	mdio: mdio-bus {
		compatible = "realtek,rtl838x-mdio";
		regmap = <&ethernet0>;
		#address-cells = <1>;
		#size-cells = <0>;
		
		/* External phy ARQ813 */
		phy0: ethernet-phy@0 {
			reg = <0>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 8>;
			sds = < 2 >;
		};
		phy1: ethernet-phy@1 {
			reg = <8>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 9>;
			sds = < 3 >;
		};
		phy2: ethernet-phy@2 {
			reg = <16>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 10>;
			sds = < 4 >;
		};
		phy3: ethernet-phy@3 {
			reg = <24>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 11>;
			sds = < 5 >;
		};
		phy4: ethernet-phy@4 {
			reg = <32>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 12>;
			sds = < 6 >;
		};
		phy5: ethernet-phy@5 {
			reg = <40>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 13>;
			sds = < 7 >;
		};
		phy6: ethernet-phy@6 {
			reg = <48>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 14>;
			sds = < 8 >;
		};
		phy7: ethernet-phy@7 {
			reg = <50>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <0 15>;
		};

		/* RTL9313 Internal Serdes
		phy52: ethernet-phy@48 {
			compatible = "ethernet-phy-ieee802.3-c22";
			phy-is-integrated;
			reg = <52>;
			rtl9300,smi-address = <2 0>;
		};
		phy53: ethernet-phy@49 {
			compatible = "ethernet-phy-ieee802.3-c22";
			phy-is-integrated;
			reg = <53>;
			rtl9300,smi-address = <3 0>;
		};

	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "lan1";
			phy-handle = <&phy0>;
			phy-mode = "usxgmii";
		};
		port@8 {
			reg = <8>;
			label = "lan2";
			phy-handle = <&phy1>;
			phy-mode = "usxgmii";
		};
		port@16 {
			reg = <16>;
			label = "lan3";
			phy-handle = <&phy2>;
			phy-mode = "usxgmii";
		};
		port@24 {
			reg = <24>;
			label = "lan4";
			phy-handle = <&phy3>;
			phy-mode = "usxgmii";
		};
		port@32 {
			reg = <32>;
			label = "lan5";
			phy-handle = <&phy4>;
			phy-mode = "usxgmii";
		};
		port@40 {
			reg = <40>;
			label = "lan6";
			phy-handle = <&phy5>;
			phy-mode = "usxgmii";
		};
		port@48 {
			reg = <48>;
			label = "lan7";
			phy-handle = <&phy6>;
			phy-mode = "usxgmii";
		};
		port@50 {
			reg = <50>;
			label = "lan8";
			phy-handle = <&phy7>;
			phy-mode = "usxgmii";
		};

		/* RTL9313 Internal SerDes
		port@52 {
			reg = <52>;
			label = "lan9";
			phy-mode = "internal";
			phy-handle = <&phy52>;
		};
		port@53 {
			reg = <53>;
			label = "lan10";
			phy-mode = "internal";
			phy-handle = <&phy53>;
		}; */

		/* CPU-Port */
		port@56 {
			ethernet = <&ethernet0>;
			reg = <56>;
			phy-mode = "qsgmii";
			fixed-link {
				speed = <1000>;
				full-duplex;
			};
		};
	};
};
