串列誤差修正型脈波寬度調整器在直流—直流降壓器的轉換
Digital PWM Regulator Based on Serial-Error Correcting Mechanism for DC-DC Buck Conversion
誤差處理單元、比例–積分–微分補償控制器
本論文中，我們設計並實現了一串列誤差修正型脈波寬度調整器來控制高頻切換式降壓電路的輸出電壓之穩定與調整，數位控制器包含了誤差處理單元(EPU)、比例–積分–微分(PID)補償控制器及數位式脈波寬度調整器，採用了一個1bit的比較器及一個數位電路(EPU)替換了較為複雜的類比—數位轉換器，此外，在PID補償控制的設計裡，為了避免在運算中處理較為複雜的乘法器，於是採用Look-up table的方式來代替，事先將誤差處理單元產生的誤差與PID控制的增益相乘後的乘積項計算好放置table裡，並利用尤拉公式來實現PID控制數位化;在模擬的部分，以MATLAB執行頻域及時域的模擬，以ModelSIM執行數位電路的模擬，最後將數位電路部分以FPGA驗證，以及量測實驗的結果。
In this paper, we propose the design and implementation of a digital pulse-width modulation regulator using a serial feedback error voltage for the control of a high frequency switching dc-dc buck converter. The digital controller composed of an error process unit (EPU), a PID compensator and a digital PWM. The employment of a serial comparator and an error process unit (EPU) can greatly reduce the complexity of the analog-to-digital conversion. Moreover, a table look-up approach for the PID compensator alleviates the penalty of large chip area of multiplies. The products are pre-computed for error produced by EPU and a gain of PID compensator into the look-up tables. Utilize the Euler's method to digitize the PID compensator. Employ MATLAB for the frequency-domain and time-domain simulation, and use the MoldelSIM to simulate the digital circuit. Finally, proves the part of digital circuit with FPGA. The proposed architecture has been validated with measured results.
