#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 18 18:29:32 2019
# Process ID: 10616
# Current directory: C:/Users/ads5915/Desktop/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10824 C:\Users\ads5915\Desktop\FinalProject\FinalProject.xpr
# Log file: C:/Users/ads5915/Desktop/FinalProject/vivado.log
# Journal file: C:/Users/ads5915/Desktop/FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ads5915/Desktop/FinalProject/FinalProject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 684.508 ; gain = 83.309
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'aluOp' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:130]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'ealuc' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'qa_in' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mux2out' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_clk
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PC_register
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Reg_file
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim/xsim.dir/test_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim/xsim.dir/test_bench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 18 18:31:05 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 18:31:05 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 691.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 737.238 ; gain = 45.504
add_bp {C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v} 35
remove_bps -file {C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v} -line 35
add_bp {C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v} 35
remove_bps -file {C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v} -line 35
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 758.004 ; gain = 3.863
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'aluOp' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:130]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'ealuc' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'qa_in' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mux2out' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_clk
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PC_register
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Reg_file
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 758.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'aluOp' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:130]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'ealuc' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'qa_in' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mux2out' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_clk
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PC_register
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Reg_file
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 758.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'aluOp' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:130]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'ealuc' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'qa_in' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mux2out' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_clk
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PC_register
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Reg_file
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 764.781 ; gain = 6.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'aluOp' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:130]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'ealuc' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'qa_in' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mux2out' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_clk
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PC_register
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Reg_file
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 764.781 ; gain = 0.000
close [ open C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MuxFoursome.v w ]
add_files C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MuxFoursome.v
update_compile_order -fileset sources_1
close [ open C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MuxFourWay.v w ]
add_files C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MuxFourWay.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MuxFourWay.v] -no_script -reset -force -quiet
remove_files  C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MuxFourWay.v
close [ open C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/FourWayMux.v w ]
add_files C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/FourWayMux.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MuxFoursome.v] -no_script -reset -force -quiet
remove_files  C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MuxFoursome.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'aluOp' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:130]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'ealuc' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'qa_in' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mux2out' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_clk
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PC_register
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Reg_file
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 818.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c72d1a3d0fdf45babfeea45bed927994 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'aluOp' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:130]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'ealuc' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'qa_in' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mux2out' [C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_clk
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PC_register
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Reg_file
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM
Compiling module xil_defaultlib.Data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ads5915/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 910.738 ; gain = 1.758
close [ open C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MuxFourWay.v w ]
add_files C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MuxFourWay.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/FourWayMux.v] -no_script -reset -force -quiet
remove_files  C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/FourWayMux.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 19:54:43 2019...
