{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581163286288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581163286294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 08 07:01:26 2020 " "Processing started: Sat Feb 08 07:01:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581163286294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163286294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163286294 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163287724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581163287867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581163287867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/nios_system_s.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/nios_system_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s " "Found entity 1: nios_system_s" {  } { { "nios_system_s/synthesis/nios_system_s.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/nios_system_s.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system_s/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system_s/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_irq_mapper " "Found entity 1: nios_system_s_irq_mapper" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_irq_mapper.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0 " "Found entity 1: nios_system_s_mm_interconnect_0" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_s_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_s_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_s_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_s/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300607 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_s_mm_interconnect_0_rsp_mux" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_system_s_mm_interconnect_0_rsp_demux_001" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_s_mm_interconnect_0_rsp_demux" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_s_mm_interconnect_0_cmd_mux_001" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_s_mm_interconnect_0_cmd_mux" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_s_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_s_mm_interconnect_0_cmd_demux" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_s/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300629 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system_s/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system_s/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_s_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_s_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163300636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_s_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_s_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163300637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_s_mm_interconnect_0_router_003_default_decode" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300638 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_s_mm_interconnect_0_router_003 " "Found entity 2: nios_system_s_mm_interconnect_0_router_003" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_s_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_s_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163300639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_s_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_s_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163300640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_s_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300640 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_s_mm_interconnect_0_router_002 " "Found entity 2: nios_system_s_mm_interconnect_0_router_002" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_s_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_s_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163300642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_s_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_s_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163300642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_s_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300643 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_s_mm_interconnect_0_router_001 " "Found entity 2: nios_system_s_mm_interconnect_0_router_001" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_s_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_s_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163300647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_s_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_s_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163300647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_s_mm_interconnect_0_router_default_decode" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300648 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_s_mm_interconnect_0_router " "Found entity 2: nios_system_s_mm_interconnect_0_router" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_switches " "Found entity 1: nios_system_s_switches" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_switches.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_onchip_memory " "Found entity 1: nios_system_s_onchip_memory" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_onchip_memory.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163300673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163300673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v 23 23 " "Found 23 design units, including 23 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_nios2_processor_ic_data_module " "Found entity 1: nios_system_s_nios2_processor_ic_data_module" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_s_nios2_processor_ic_tag_module " "Found entity 2: nios_system_s_nios2_processor_ic_tag_module" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_s_nios2_processor_register_bank_a_module " "Found entity 3: nios_system_s_nios2_processor_register_bank_a_module" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_s_nios2_processor_register_bank_b_module " "Found entity 4: nios_system_s_nios2_processor_register_bank_b_module" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_s_nios2_processor_nios2_oci_debug " "Found entity 5: nios_system_s_nios2_processor_nios2_oci_debug" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_s_nios2_processor_ociram_sp_ram_module " "Found entity 6: nios_system_s_nios2_processor_ociram_sp_ram_module" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_s_nios2_processor_nios2_ocimem " "Found entity 7: nios_system_s_nios2_processor_nios2_ocimem" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_s_nios2_processor_nios2_avalon_reg " "Found entity 8: nios_system_s_nios2_processor_nios2_avalon_reg" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_s_nios2_processor_nios2_oci_break " "Found entity 9: nios_system_s_nios2_processor_nios2_oci_break" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_s_nios2_processor_nios2_oci_xbrk " "Found entity 10: nios_system_s_nios2_processor_nios2_oci_xbrk" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_s_nios2_processor_nios2_oci_dbrk " "Found entity 11: nios_system_s_nios2_processor_nios2_oci_dbrk" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_s_nios2_processor_nios2_oci_itrace " "Found entity 12: nios_system_s_nios2_processor_nios2_oci_itrace" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_s_nios2_processor_nios2_oci_td_mode " "Found entity 13: nios_system_s_nios2_processor_nios2_oci_td_mode" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_s_nios2_processor_nios2_oci_dtrace " "Found entity 14: nios_system_s_nios2_processor_nios2_oci_dtrace" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_s_nios2_processor_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios_system_s_nios2_processor_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_s_nios2_processor_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios_system_s_nios2_processor_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_s_nios2_processor_nios2_oci_fifo_cnt_inc " "Found entity 17: nios_system_s_nios2_processor_nios2_oci_fifo_cnt_inc" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_s_nios2_processor_nios2_oci_fifo " "Found entity 18: nios_system_s_nios2_processor_nios2_oci_fifo" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_s_nios2_processor_nios2_oci_pib " "Found entity 19: nios_system_s_nios2_processor_nios2_oci_pib" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_s_nios2_processor_nios2_oci_im " "Found entity 20: nios_system_s_nios2_processor_nios2_oci_im" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_s_nios2_processor_nios2_performance_monitors " "Found entity 21: nios_system_s_nios2_processor_nios2_performance_monitors" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_s_nios2_processor_nios2_oci " "Found entity 22: nios_system_s_nios2_processor_nios2_oci" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_s_nios2_processor " "Found entity 23: nios_system_s_nios2_processor" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_nios2_processor_jtag_debug_module_sysclk " "Found entity 1: nios_system_s_nios2_processor_jtag_debug_module_sysclk" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_sysclk.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_nios2_processor_jtag_debug_module_tck " "Found entity 1: nios_system_s_nios2_processor_jtag_debug_module_tck" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_tck.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_nios2_processor_jtag_debug_module_wrapper " "Found entity 1: nios_system_s_nios2_processor_jtag_debug_module_wrapper" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_nios2_processor_mult_cell " "Found entity 1: nios_system_s_nios2_processor_mult_cell" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_mult_cell.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_nios2_processor_oci_test_bench " "Found entity 1: nios_system_s_nios2_processor_oci_test_bench" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_oci_test_bench.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_nios2_processor_test_bench " "Found entity 1: nios_system_s_nios2_processor_test_bench" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_test_bench.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/asc_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/asc_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asc_control " "Found entity 1: asc_control" {  } { { "nios_system_s/synthesis/submodules/asc_control.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/asc_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/asc_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asc_datapath " "Found entity 1: asc_datapath" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/avalon_slave_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/avalon_slave_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_slave_controller " "Found entity 1: avalon_slave_controller" {  } { { "nios_system_s/synthesis/submodules/avalon_slave_controller.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/avalon_slave_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/lda_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/lda_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_control " "Found entity 1: LDA_control" {  } { { "nios_system_s/synthesis/submodules/lda_control.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/lda_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301275 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lda_datapath.sv(43) " "Verilog HDL information at lda_datapath.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "nios_system_s/synthesis/submodules/lda_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/lda_datapath.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581163301278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/lda_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/lda_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_datapath " "Found entity 1: LDA_datapath" {  } { { "nios_system_s/synthesis/submodules/lda_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/lda_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/lda_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/lda_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lda_system " "Found entity 1: lda_system" {  } { { "nios_system_s/synthesis/submodules/lda_system.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/lda_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/line_drawing_algorithm.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/line_drawing_algorithm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_drawing_algorithm " "Found entity 1: line_drawing_algorithm" {  } { { "nios_system_s/synthesis/submodules/line_drawing_algorithm.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/line_drawing_algorithm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "nios_system_s/synthesis/submodules/vga_adapter.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/vga_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/vga_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_input " "Found entity 1: vga_input" {  } { { "nios_system_s/synthesis/submodules/vga_input.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/vga_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/vga_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_memory " "Found entity 1: vga_memory" {  } { { "nios_system_s/synthesis/submodules/vga_memory.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/vga_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/vga_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "nios_system_s/synthesis/submodules/vga_output.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll " "Found entity 1: vgapll" {  } { { "nios_system_s/synthesis/submodules/vgapll.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vgapll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_s_jtag_uart_sim_scfifo_w" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301310 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_s_jtag_uart_scfifo_w " "Found entity 2: nios_system_s_jtag_uart_scfifo_w" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301310 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_s_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_s_jtag_uart_sim_scfifo_r" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301310 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_s_jtag_uart_scfifo_r " "Found entity 4: nios_system_s_jtag_uart_scfifo_r" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301310 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_s_jtag_uart " "Found entity 5: nios_system_s_jtag_uart" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_s/synthesis/submodules/nios_system_s_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_s/synthesis/submodules/nios_system_s_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_s_LEDs " "Found entity 1: nios_system_s_LEDs" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_LEDs.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file lda/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll " "Found entity 1: vgapll" {  } { { "lda/vgapll.v" "" { Text "E:/ECE342/Lab4/lda/vgapll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/vga_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/vga_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "lda/vga_output.sv" "" { Text "E:/ECE342/Lab4/lda/vga_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/vga_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/vga_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_memory " "Found entity 1: vga_memory" {  } { { "lda/vga_memory.sv" "" { Text "E:/ECE342/Lab4/lda/vga_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/vga_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/vga_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_input " "Found entity 1: vga_input" {  } { { "lda/vga_input.sv" "" { Text "E:/ECE342/Lab4/lda/vga_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "lda/vga_adapter.sv" "" { Text "E:/ECE342/Lab4/lda/vga_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301370 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163301392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163301392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301394 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163301396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163301396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301398 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163301400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163301400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301401 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163301403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581163301403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301405 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_switches " "Found entity 1: nios_system_switches" {  } { { "nios_system/synthesis/submodules/nios_system_switches.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory " "Found entity 1: nios_system_onchip_memory" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_register_bank_a_module " "Found entity 1: nios_system_nios2_processor_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_processor_register_bank_b_module " "Found entity 2: nios_system_nios2_processor_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_processor_nios2_oci_debug " "Found entity 3: nios_system_nios2_processor_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_processor_ociram_sp_ram_module " "Found entity 4: nios_system_nios2_processor_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_processor_nios2_ocimem " "Found entity 5: nios_system_nios2_processor_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_processor_nios2_avalon_reg " "Found entity 6: nios_system_nios2_processor_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_processor_nios2_oci_break " "Found entity 7: nios_system_nios2_processor_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_processor_nios2_oci_xbrk " "Found entity 8: nios_system_nios2_processor_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_processor_nios2_oci_dbrk " "Found entity 9: nios_system_nios2_processor_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_processor_nios2_oci_itrace " "Found entity 10: nios_system_nios2_processor_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_processor_nios2_oci_td_mode " "Found entity 11: nios_system_nios2_processor_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_processor_nios2_oci_dtrace " "Found entity 12: nios_system_nios2_processor_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_processor_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios_system_nios2_processor_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_processor_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios_system_nios2_processor_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_processor_nios2_oci_fifo_cnt_inc " "Found entity 15: nios_system_nios2_processor_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_processor_nios2_oci_fifo " "Found entity 16: nios_system_nios2_processor_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_processor_nios2_oci_pib " "Found entity 17: nios_system_nios2_processor_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_processor_nios2_oci_im " "Found entity 18: nios_system_nios2_processor_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_processor_nios2_performance_monitors " "Found entity 19: nios_system_nios2_processor_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_processor_nios2_oci " "Found entity 20: nios_system_nios2_processor_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_processor " "Found entity 21: nios_system_nios2_processor" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_jtag_debug_module_sysclk " "Found entity 1: nios_system_nios2_processor_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_jtag_debug_module_tck " "Found entity 1: nios_system_nios2_processor_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_jtag_debug_module_wrapper " "Found entity 1: nios_system_nios2_processor_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_oci_test_bench " "Found entity 1: nios_system_nios2_processor_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor_oci_test_bench.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_processor_test_bench " "Found entity 1: nios_system_nios2_processor_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor_test_bench.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/asc_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/asc_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asc_control " "Found entity 1: asc_control" {  } { { "nios_system/synthesis/submodules/asc_control.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/asc_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/asc_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/asc_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asc_datapath " "Found entity 1: asc_datapath" {  } { { "nios_system/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/asc_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/avalon_slave_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/avalon_slave_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_slave_controller " "Found entity 1: avalon_slave_controller" {  } { { "nios_system/synthesis/submodules/avalon_slave_controller.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/avalon_slave_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/lda_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/lda_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_control " "Found entity 1: LDA_control" {  } { { "nios_system/synthesis/submodules/lda_control.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/lda_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301516 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lda_datapath.sv(43) " "Verilog HDL information at lda_datapath.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "nios_system/synthesis/submodules/lda_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/lda_datapath.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581163301520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/lda_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/lda_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_datapath " "Found entity 1: LDA_datapath" {  } { { "nios_system/synthesis/submodules/lda_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/lda_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/lda_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/lda_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lda_system " "Found entity 1: lda_system" {  } { { "nios_system/synthesis/submodules/lda_system.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/lda_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/line_drawing_algorithm.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/line_drawing_algorithm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_drawing_algorithm " "Found entity 1: line_drawing_algorithm" {  } { { "nios_system/synthesis/submodules/line_drawing_algorithm.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/line_drawing_algorithm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "nios_system/synthesis/submodules/vga_adapter.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/vga_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/vga_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/vga_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_input " "Found entity 1: vga_input" {  } { { "nios_system/synthesis/submodules/vga_input.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/vga_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/vga_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/vga_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_memory " "Found entity 1: vga_memory" {  } { { "nios_system/synthesis/submodules/vga_memory.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/vga_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/vga_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/vga_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "nios_system/synthesis/submodules/vga_output.sv" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/vga_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll " "Found entity 1: vgapll" {  } { { "nios_system/synthesis/submodules/vgapll.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/vgapll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301558 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_scfifo_w " "Found entity 2: nios_system_jtag_uart_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301558 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301558 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_scfifo_r " "Found entity 4: nios_system_jtag_uart_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301558 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart " "Found entity 5: nios_system_jtag_uart" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_LEDs " "Found entity 1: nios_system_LEDs" {  } { { "nios_system/synthesis/submodules/nios_system_LEDs.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1soc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1soc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1soc_top " "Found entity 1: de1soc_top" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/lda_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/lda_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_control " "Found entity 1: LDA_control" {  } { { "lda/lda_control.sv" "" { Text "E:/ECE342/Lab4/lda/lda_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301571 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lda_datapath.sv(43) " "Verilog HDL information at lda_datapath.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "lda/lda_datapath.sv" "" { Text "E:/ECE342/Lab4/lda/lda_datapath.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1581163301574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/lda_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/lda_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LDA_datapath " "Found entity 1: LDA_datapath" {  } { { "lda/lda_datapath.sv" "" { Text "E:/ECE342/Lab4/lda/lda_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/line_drawing_algorithm.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/line_drawing_algorithm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_drawing_algorithm " "Found entity 1: line_drawing_algorithm" {  } { { "lda/line_drawing_algorithm.sv" "" { Text "E:/ECE342/Lab4/lda/line_drawing_algorithm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/avalon_slave_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/avalon_slave_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_slave_controller " "Found entity 1: avalon_slave_controller" {  } { { "lda/avalon_slave_controller.sv" "" { Text "E:/ECE342/Lab4/lda/avalon_slave_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/asc_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/asc_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asc_control " "Found entity 1: asc_control" {  } { { "lda/asc_control.sv" "" { Text "E:/ECE342/Lab4/lda/asc_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/asc_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/asc_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asc_datapath " "Found entity 1: asc_datapath" {  } { { "lda/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/lda/asc_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lda/lda_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file lda/lda_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lda_system " "Found entity 1: lda_system" {  } { { "lda/lda_system.sv" "" { Text "E:/ECE342/Lab4/lda/lda_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163301602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163301602 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_s_nios2_processor.v(1812) " "Verilog HDL or VHDL warning at nios_system_s_nios2_processor.v(1812): conditional expression evaluates to a constant" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1581163301622 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_s_nios2_processor.v(1814) " "Verilog HDL or VHDL warning at nios_system_s_nios2_processor.v(1814): conditional expression evaluates to a constant" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1581163301622 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_s_nios2_processor.v(1972) " "Verilog HDL or VHDL warning at nios_system_s_nios2_processor.v(1972): conditional expression evaluates to a constant" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1581163301622 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_s_nios2_processor.v(2802) " "Verilog HDL or VHDL warning at nios_system_s_nios2_processor.v(2802): conditional expression evaluates to a constant" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1581163301625 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_processor.v(1617) " "Verilog HDL or VHDL warning at nios_system_nios2_processor.v(1617): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1581163301659 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_processor.v(1619) " "Verilog HDL or VHDL warning at nios_system_nios2_processor.v(1619): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1581163301660 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_processor.v(1777) " "Verilog HDL or VHDL warning at nios_system_nios2_processor.v(1777): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1581163301660 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_processor.v(2607) " "Verilog HDL or VHDL warning at nios_system_nios2_processor.v(2607): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_processor.v" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1581163301664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1soc_top " "Elaborating entity \"de1soc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581163302045 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de1soc_top.sv(10) " "Output port \"HEX0\" at de1soc_top.sv(10) has no driver" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581163302056 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de1soc_top.sv(11) " "Output port \"HEX1\" at de1soc_top.sv(11) has no driver" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581163302056 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de1soc_top.sv(12) " "Output port \"HEX2\" at de1soc_top.sv(12) has no driver" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581163302056 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de1soc_top.sv(13) " "Output port \"HEX3\" at de1soc_top.sv(13) has no driver" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581163302056 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de1soc_top.sv(14) " "Output port \"HEX4\" at de1soc_top.sv(14) has no driver" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581163302057 "|de1soc_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de1soc_top.sv(15) " "Output port \"HEX5\" at de1soc_top.sv(15) has no driver" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581163302057 "|de1soc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s nios_system_s:u0 " "Elaborating entity \"nios_system_s\" for hierarchy \"nios_system_s:u0\"" {  } { { "de1soc_top.sv" "u0" { Text "E:/ECE342/Lab4/de1soc_top.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_LEDs nios_system_s:u0\|nios_system_s_LEDs:leds " "Elaborating entity \"nios_system_s_LEDs\" for hierarchy \"nios_system_s:u0\|nios_system_s_LEDs:leds\"" {  } { { "nios_system_s/synthesis/nios_system_s.v" "leds" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/nios_system_s.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_jtag_uart nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart " "Elaborating entity \"nios_system_s_jtag_uart\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\"" {  } { { "nios_system_s/synthesis/nios_system_s.v" "jtag_uart" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/nios_system_s.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_jtag_uart_scfifo_w nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w " "Elaborating entity \"nios_system_s_jtag_uart_scfifo_w\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "the_nios_system_s_jtag_uart_scfifo_w" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "wfifo" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163302543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163302543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163302543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163302543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163302543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163302543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163302543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163302543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163302543 ""}  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581163302543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "E:/ECE342/Lab4/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163302638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163302638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "E:/ECE342/Lab4/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163302675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163302675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "E:/ECE342/Lab4/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/ECE342/Lab4/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163302715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163302715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "E:/ECE342/Lab4/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/ECE342/Lab4/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163302785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163302785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/ECE342/Lab4/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "E:/ECE342/Lab4/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163302884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163302884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "E:/ECE342/Lab4/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/ECE342/Lab4/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163302966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163302966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_w:the_nios_system_s_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "E:/ECE342/Lab4/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163302970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_jtag_uart_scfifo_r nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_r:the_nios_system_s_jtag_uart_scfifo_r " "Elaborating entity \"nios_system_s_jtag_uart_scfifo_r\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|nios_system_s_jtag_uart_scfifo_r:the_nios_system_s_jtag_uart_scfifo_r\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "the_nios_system_s_jtag_uart_scfifo_r" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163303003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_s_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_s_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "nios_system_s_jtag_uart_alt_jtag_atlantic" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163303473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_s_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_s_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163303503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_s_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_s_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163303503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163303503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163303503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163303503 ""}  } { { "nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581163303503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_s_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_s_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163304486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_s_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system_s:u0\|nios_system_s_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_s_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163304733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lda_system nios_system_s:u0\|lda_system:lda_system " "Elaborating entity \"lda_system\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\"" {  } { { "nios_system_s/synthesis/nios_system_s.v" "lda_system" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/nios_system_s.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163304805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_slave_controller nios_system_s:u0\|lda_system:lda_system\|avalon_slave_controller:ASC " "Elaborating entity \"avalon_slave_controller\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|avalon_slave_controller:ASC\"" {  } { { "nios_system_s/synthesis/submodules/lda_system.sv" "ASC" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/lda_system.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163304825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asc_control nios_system_s:u0\|lda_system:lda_system\|avalon_slave_controller:ASC\|asc_control:ASC_Control " "Elaborating entity \"asc_control\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|avalon_slave_controller:ASC\|asc_control:ASC_Control\"" {  } { { "nios_system_s/synthesis/submodules/avalon_slave_controller.sv" "ASC_Control" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/avalon_slave_controller.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163304844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asc_datapath nios_system_s:u0\|lda_system:lda_system\|avalon_slave_controller:ASC\|asc_datapath:ASC_Datapath " "Elaborating entity \"asc_datapath\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|avalon_slave_controller:ASC\|asc_datapath:ASC_Datapath\"" {  } { { "nios_system_s/synthesis/submodules/avalon_slave_controller.sv" "ASC_Datapath" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/avalon_slave_controller.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163304864 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[0\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[0\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304872 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[1\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[1\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304873 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[2\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[2\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304873 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[3\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[3\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304873 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[4\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[4\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304873 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[5\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[5\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304873 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[6\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[6\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304873 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[7\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[7\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304873 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[8\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[8\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304873 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[9\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[9\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304873 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[10\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[10\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304874 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[11\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[11\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304874 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[12\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[12\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304874 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[13\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[13\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304874 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[14\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[14\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304874 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[15\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[15\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304874 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[16\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[16\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304874 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[17\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[17\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304874 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[18\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[18\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304874 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[19\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[19\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[20\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[20\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[21\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[21\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[22\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[22\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[23\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[23\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[24\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[24\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[25\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[25\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[26\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[26\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[27\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[27\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[28\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[28\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[29\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[29\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[30\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[30\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304875 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[31\] asc_datapath.sv(39) " "Inferred latch for \"data\[2\]\[31\]\" at asc_datapath.sv(39)" {  } { { "nios_system_s/synthesis/submodules/asc_datapath.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/asc_datapath.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163304876 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|avalon_slave_controller:ASC|asc_datapath:ASC_Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_drawing_algorithm nios_system_s:u0\|lda_system:lda_system\|line_drawing_algorithm:LDA " "Elaborating entity \"line_drawing_algorithm\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|line_drawing_algorithm:LDA\"" {  } { { "nios_system_s/synthesis/submodules/lda_system.sv" "LDA" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/lda_system.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163304931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA_control nios_system_s:u0\|lda_system:lda_system\|line_drawing_algorithm:LDA\|LDA_control:control " "Elaborating entity \"LDA_control\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|line_drawing_algorithm:LDA\|LDA_control:control\"" {  } { { "nios_system_s/synthesis/submodules/line_drawing_algorithm.sv" "control" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/line_drawing_algorithm.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163304950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDA_datapath nios_system_s:u0\|lda_system:lda_system\|line_drawing_algorithm:LDA\|LDA_datapath:datapath " "Elaborating entity \"LDA_datapath\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|line_drawing_algorithm:LDA\|LDA_datapath:datapath\"" {  } { { "nios_system_s/synthesis/submodules/line_drawing_algorithm.sv" "datapath" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/line_drawing_algorithm.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163304971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst " "Elaborating entity \"vga_adapter\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\"" {  } { { "nios_system_s/synthesis/submodules/lda_system.sv" "vga_inst" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/lda_system.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgapll nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst " "Elaborating entity \"vgapll\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\"" {  } { { "nios_system_s/synthesis/submodules/vga_adapter.sv" "vgapll_inst" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_adapter.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "nios_system_s/synthesis/submodules/vgapll.v" "altera_pll_i" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vgapll.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305127 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1581163305145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "nios_system_s/synthesis/submodules/vgapll.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vgapll.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 147.140000 MHz " "Parameter \"output_clock_frequency0\" = \"147.140000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305170 ""}  } { { "nios_system_s/synthesis/submodules/vgapll.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vgapll.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581163305170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_memory nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst " "Elaborating entity \"vga_memory\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\"" {  } { { "nios_system_s/synthesis/submodules/vga_adapter.sv" "vga_mem_inst" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_adapter.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\"" {  } { { "nios_system_s/synthesis/submodules/vga_memory.sv" "channels\[0\].mem" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_memory.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem " "Elaborated megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\"" {  } { { "nios_system_s/synthesis/submodules/vga_memory.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_memory.sv" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem " "Instantiated megafunction \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 70560 " "Parameter \"numwords_a\" = \"70560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 70560 " "Parameter \"numwords_b\" = \"70560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163305378 ""}  } { { "nios_system_s/synthesis/submodules/vga_memory.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_memory.sv" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581163305378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e981 " "Found entity 1: altsyncram_e981" {  } { { "db/altsyncram_e981.tdf" "" { Text "E:/ECE342/Lab4/db/altsyncram_e981.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163305476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163305476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e981 nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated " "Elaborating entity \"altsyncram_e981\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0na " "Found entity 1: decode_0na" {  } { { "db/decode_0na.tdf" "" { Text "E:/ECE342/Lab4/db/decode_0na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163305569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163305569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0na nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|decode_0na:decode2 " "Elaborating entity \"decode_0na\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|decode_0na:decode2\"" {  } { { "db/altsyncram_e981.tdf" "decode2" { Text "E:/ECE342/Lab4/db/altsyncram_e981.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_p2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_p2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_p2a " "Found entity 1: decode_p2a" {  } { { "db/decode_p2a.tdf" "" { Text "E:/ECE342/Lab4/db/decode_p2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163305653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163305653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_p2a nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|decode_p2a:rden_decode_b " "Elaborating entity \"decode_p2a\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|decode_p2a:rden_decode_b\"" {  } { { "db/altsyncram_e981.tdf" "rden_decode_b" { Text "E:/ECE342/Lab4/db/altsyncram_e981.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "E:/ECE342/Lab4/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163305731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163305731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|mux_9hb:mux3 " "Elaborating entity \"mux_9hb\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_memory:vga_mem_inst\|altsyncram:channels\[0\].mem\|altsyncram_e981:auto_generated\|mux_9hb:mux3\"" {  } { { "db/altsyncram_e981.tdf" "mux3" { Text "E:/ECE342/Lab4/db/altsyncram_e981.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_input nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst " "Elaborating entity \"vga_input\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\"" {  } { { "nios_system_s/synthesis/submodules/vga_adapter.sv" "vga_in_inst" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_adapter.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_input.sv(36) " "Verilog HDL assignment warning at vga_input.sv(36): truncated value with size 32 to match size of target (17)" {  } { { "nios_system_s/synthesis/submodules/vga_input.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_input.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581163305899 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|vga_adapter:vga_inst|vga_input:vga_in_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_output nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_output:vga_out_inst " "Elaborating entity \"vga_output\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_output:vga_out_inst\"" {  } { { "nios_system_s/synthesis/submodules/vga_adapter.sv" "vga_out_inst" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_adapter.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163305911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_output.sv(60) " "Verilog HDL assignment warning at vga_output.sv(60): truncated value with size 32 to match size of target (12)" {  } { { "nios_system_s/synthesis/submodules/vga_output.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_output.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581163305914 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_output.sv(63) " "Verilog HDL assignment warning at vga_output.sv(63): truncated value with size 32 to match size of target (11)" {  } { { "nios_system_s/synthesis/submodules/vga_output.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_output.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581163305915 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga_output.sv(155) " "Verilog HDL assignment warning at vga_output.sv(155): truncated value with size 32 to match size of target (3)" {  } { { "nios_system_s/synthesis/submodules/vga_output.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_output.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581163305915 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga_output.sv(171) " "Verilog HDL assignment warning at vga_output.sv(171): truncated value with size 32 to match size of target (3)" {  } { { "nios_system_s/synthesis/submodules/vga_output.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_output.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581163305916 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_output.sv(182) " "Verilog HDL assignment warning at vga_output.sv(182): truncated value with size 32 to match size of target (17)" {  } { { "nios_system_s/synthesis/submodules/vga_output.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_output.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581163305916 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_output.sv(201) " "Verilog HDL assignment warning at vga_output.sv(201): truncated value with size 32 to match size of target (17)" {  } { { "nios_system_s/synthesis/submodules/vga_output.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_output.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581163305916 "|de1soc_top|nios_system_s:u0|lda_system:lda_system|vga_adapter:vga_inst|vga_output:vga_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver " "Elaborating entity \"altddio_out\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver\"" {  } { { "nios_system_s/synthesis/submodules/vga_output.sv" "clk_driver" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_output.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163306025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver " "Elaborated megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver\"" {  } { { "nios_system_s/synthesis/submodules/vga_output.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_output.sv" 262 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163306038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver " "Instantiated megafunction \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163306038 ""}  } { { "nios_system_s/synthesis/submodules/vga_output.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_output.sv" 262 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581163306038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_e4b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_e4b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_e4b " "Found entity 1: ddio_out_e4b" {  } { { "db/ddio_out_e4b.tdf" "" { Text "E:/ECE342/Lab4/db/ddio_out_e4b.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163306105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163306105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_e4b nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver\|ddio_out_e4b:auto_generated " "Elaborating entity \"ddio_out_e4b\" for hierarchy \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_output:vga_out_inst\|altddio_out:clk_driver\|ddio_out_e4b:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163306107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor " "Elaborating entity \"nios_system_s_nios2_processor\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\"" {  } { { "nios_system_s/synthesis/nios_system_s.v" "nios2_processor" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/nios_system_s.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163306174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_test_bench nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_test_bench:the_nios_system_s_nios2_processor_test_bench " "Elaborating entity \"nios_system_s_nios2_processor_test_bench\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_test_bench:the_nios_system_s_nios2_processor_test_bench\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_test_bench" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 4924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163306549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_ic_data_module nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_data_module:nios_system_s_nios2_processor_ic_data " "Elaborating entity \"nios_system_s_nios2_processor_ic_data_module\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_data_module:nios_system_s_nios2_processor_ic_data\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "nios_system_s_nios2_processor_ic_data" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 5782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163306612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_data_module:nios_system_s_nios2_processor_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_data_module:nios_system_s_nios2_processor_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_altsyncram" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163306641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "E:/ECE342/Lab4/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163306735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163306735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_data_module:nios_system_s_nios2_processor_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_data_module:nios_system_s_nios2_processor_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163306737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_ic_tag_module nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_tag_module:nios_system_s_nios2_processor_ic_tag " "Elaborating entity \"nios_system_s_nios2_processor_ic_tag_module\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_tag_module:nios_system_s_nios2_processor_ic_tag\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "nios_system_s_nios2_processor_ic_tag" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 5848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163306815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_tag_module:nios_system_s_nios2_processor_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_tag_module:nios_system_s_nios2_processor_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_altsyncram" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163306889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2p1 " "Found entity 1: altsyncram_i2p1" {  } { { "db/altsyncram_i2p1.tdf" "" { Text "E:/ECE342/Lab4/db/altsyncram_i2p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163306976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163306976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2p1 nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_tag_module:nios_system_s_nios2_processor_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i2p1:auto_generated " "Elaborating entity \"altsyncram_i2p1\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_ic_tag_module:nios_system_s_nios2_processor_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i2p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163306978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_register_bank_a_module nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_a_module:nios_system_s_nios2_processor_register_bank_a " "Elaborating entity \"nios_system_s_nios2_processor_register_bank_a_module\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_a_module:nios_system_s_nios2_processor_register_bank_a\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "nios_system_s_nios2_processor_register_bank_a" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 6392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163307177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_a_module:nios_system_s_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_a_module:nios_system_s_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_altsyncram" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163307234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_loo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_loo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_loo1 " "Found entity 1: altsyncram_loo1" {  } { { "db/altsyncram_loo1.tdf" "" { Text "E:/ECE342/Lab4/db/altsyncram_loo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163307355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163307355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_loo1 nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_a_module:nios_system_s_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_loo1:auto_generated " "Elaborating entity \"altsyncram_loo1\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_a_module:nios_system_s_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_loo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163307357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_register_bank_b_module nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_b_module:nios_system_s_nios2_processor_register_bank_b " "Elaborating entity \"nios_system_s_nios2_processor_register_bank_b_module\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_b_module:nios_system_s_nios2_processor_register_bank_b\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "nios_system_s_nios2_processor_register_bank_b" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 6414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163307823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_b_module:nios_system_s_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_b_module:nios_system_s_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_altsyncram" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163307877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_moo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_moo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_moo1 " "Found entity 1: altsyncram_moo1" {  } { { "db/altsyncram_moo1.tdf" "" { Text "E:/ECE342/Lab4/db/altsyncram_moo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163307986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163307986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_moo1 nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_b_module:nios_system_s_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_moo1:auto_generated " "Elaborating entity \"altsyncram_moo1\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_register_bank_b_module:nios_system_s_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_moo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163307991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_mult_cell nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell " "Elaborating entity \"nios_system_s_nios2_processor_mult_cell\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_mult_cell" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 6933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163308308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_mult_cell.v" "the_altmult_add_part_1" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163308423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "E:/ECE342/Lab4/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163308504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163308504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163308511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "E:/ECE342/Lab4/db/altera_mult_add_ujt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163308649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163308797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163308883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163308915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163309099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163309309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163309348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163309416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163309493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163309524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163309556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163309631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163310137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163310290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163310328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163310385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163310417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163310493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163310562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_mult_cell.v" "the_altmult_add_part_2" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163310625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "E:/ECE342/Lab4/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163310701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163310701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163310707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_mult_cell:the_nios_system_s_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "E:/ECE342/Lab4/db/altera_mult_add_0kt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163310739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 7202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163312205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_debug nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_debug\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_debug" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163312284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_altera_std_synchronizer" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163312350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_ocimem nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem " "Elaborating entity \"nios_system_s_nios2_processor_nios2_ocimem\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_ocimem" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163312416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_ociram_sp_ram_module nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram " "Elaborating entity \"nios_system_s_nios2_processor_ociram_sp_ram_module\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "nios_system_s_nios2_processor_ociram_sp_ram" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163312518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_altsyncram" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163312562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_leg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_leg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_leg1 " "Found entity 1: altsyncram_leg1" {  } { { "db/altsyncram_leg1.tdf" "" { Text "E:/ECE342/Lab4/db/altsyncram_leg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163312660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163312660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_leg1 nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_leg1:auto_generated " "Elaborating entity \"altsyncram_leg1\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_leg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163312663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_avalon_reg nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_avalon_reg:the_nios_system_s_nios2_processor_nios2_avalon_reg " "Elaborating entity \"nios_system_s_nios2_processor_nios2_avalon_reg\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_avalon_reg:the_nios_system_s_nios2_processor_nios2_avalon_reg\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_avalon_reg" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163312991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_break nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_break:the_nios_system_s_nios2_processor_nios2_oci_break " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_break\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_break:the_nios_system_s_nios2_processor_nios2_oci_break\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_break" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_xbrk nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_xbrk:the_nios_system_s_nios2_processor_nios2_oci_xbrk " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_xbrk\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_xbrk:the_nios_system_s_nios2_processor_nios2_oci_xbrk\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_xbrk" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_dbrk nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_dbrk:the_nios_system_s_nios2_processor_nios2_oci_dbrk " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_dbrk\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_dbrk:the_nios_system_s_nios2_processor_nios2_oci_dbrk\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_dbrk" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_itrace nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_itrace:the_nios_system_s_nios2_processor_nios2_oci_itrace " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_itrace\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_itrace:the_nios_system_s_nios2_processor_nios2_oci_itrace\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_itrace" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_dtrace nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_dtrace:the_nios_system_s_nios2_processor_nios2_oci_dtrace " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_dtrace\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_dtrace:the_nios_system_s_nios2_processor_nios2_oci_dtrace\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_dtrace" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_td_mode nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_dtrace:the_nios_system_s_nios2_processor_nios2_oci_dtrace\|nios_system_s_nios2_processor_nios2_oci_td_mode:nios_system_s_nios2_processor_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_td_mode\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_dtrace:the_nios_system_s_nios2_processor_nios2_oci_dtrace\|nios_system_s_nios2_processor_nios2_oci_td_mode:nios_system_s_nios2_processor_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "nios_system_s_nios2_processor_nios2_oci_trc_ctrl_td_mode" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_fifo nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_fifo:the_nios_system_s_nios2_processor_nios2_oci_fifo " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_fifo\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_fifo:the_nios_system_s_nios2_processor_nios2_oci_fifo\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_fifo" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_compute_input_tm_cnt nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_fifo:the_nios_system_s_nios2_processor_nios2_oci_fifo\|nios_system_s_nios2_processor_nios2_oci_compute_input_tm_cnt:the_nios_system_s_nios2_processor_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_fifo:the_nios_system_s_nios2_processor_nios2_oci_fifo\|nios_system_s_nios2_processor_nios2_oci_compute_input_tm_cnt:the_nios_system_s_nios2_processor_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_compute_input_tm_cnt" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_fifo_wrptr_inc nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_fifo:the_nios_system_s_nios2_processor_nios2_oci_fifo\|nios_system_s_nios2_processor_nios2_oci_fifo_wrptr_inc:the_nios_system_s_nios2_processor_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_fifo:the_nios_system_s_nios2_processor_nios2_oci_fifo\|nios_system_s_nios2_processor_nios2_oci_fifo_wrptr_inc:the_nios_system_s_nios2_processor_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_fifo_wrptr_inc" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_fifo_cnt_inc nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_fifo:the_nios_system_s_nios2_processor_nios2_oci_fifo\|nios_system_s_nios2_processor_nios2_oci_fifo_cnt_inc:the_nios_system_s_nios2_processor_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_fifo:the_nios_system_s_nios2_processor_nios2_oci_fifo\|nios_system_s_nios2_processor_nios2_oci_fifo_cnt_inc:the_nios_system_s_nios2_processor_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_fifo_cnt_inc" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_oci_test_bench nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_fifo:the_nios_system_s_nios2_processor_nios2_oci_fifo\|nios_system_s_nios2_processor_oci_test_bench:the_nios_system_s_nios2_processor_oci_test_bench " "Elaborating entity \"nios_system_s_nios2_processor_oci_test_bench\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_fifo:the_nios_system_s_nios2_processor_nios2_oci_fifo\|nios_system_s_nios2_processor_oci_test_bench:the_nios_system_s_nios2_processor_oci_test_bench\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_oci_test_bench" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313780 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_system_s_nios2_processor_oci_test_bench " "Entity \"nios_system_s_nios2_processor_oci_test_bench\" contains only dangling pins" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_oci_test_bench" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1581163313781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_pib nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_pib:the_nios_system_s_nios2_processor_nios2_oci_pib " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_pib\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_pib:the_nios_system_s_nios2_processor_nios2_oci_pib\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_pib" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_nios2_oci_im nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_im:the_nios_system_s_nios2_processor_nios2_oci_im " "Elaborating entity \"nios_system_s_nios2_processor_nios2_oci_im\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_im:the_nios_system_s_nios2_processor_nios2_oci_im\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_im" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_jtag_debug_module_wrapper nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_s_nios2_processor_jtag_debug_module_wrapper\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_jtag_debug_module_wrapper" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_jtag_debug_module_tck nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck " "Elaborating entity \"nios_system_s_nios2_processor_jtag_debug_module_tck\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_wrapper.v" "the_nios_system_s_nios2_processor_jtag_debug_module_tck" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_nios2_processor_jtag_debug_module_sysclk nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_sysclk:the_nios_system_s_nios2_processor_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_s_nios2_processor_jtag_debug_module_sysclk\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_sysclk:the_nios_system_s_nios2_processor_jtag_debug_module_sysclk\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_wrapper.v" "the_nios_system_s_nios2_processor_jtag_debug_module_sysclk" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163313970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_s_nios2_processor_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_s_nios2_processor_jtag_debug_module_phy\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_wrapper.v" "nios_system_s_nios2_processor_jtag_debug_module_phy" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163314059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_s_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_s_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163314079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_s_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_s_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163314103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_s_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_s_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163314125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_onchip_memory nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory " "Elaborating entity \"nios_system_s_onchip_memory\" for hierarchy \"nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\"" {  } { { "nios_system_s/synthesis/nios_system_s.v" "onchip_memory" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/nios_system_s.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163314148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_onchip_memory.v" "the_altsyncram" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163314174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_onchip_memory.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163314189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_s_onchip_memory.hex " "Parameter \"init_file\" = \"nios_system_s_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163314189 ""}  } { { "nios_system_s/synthesis/submodules/nios_system_s_onchip_memory.v" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581163314189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6un1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6un1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6un1 " "Found entity 1: altsyncram_6un1" {  } { { "db/altsyncram_6un1.tdf" "" { Text "E:/ECE342/Lab4/db/altsyncram_6un1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163314264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163314264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6un1 nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_6un1:auto_generated " "Elaborating entity \"altsyncram_6un1\" for hierarchy \"nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_6un1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163314267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "E:/ECE342/Lab4/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163314810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163314810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_6un1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_6un1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_6un1.tdf" "decode3" { Text "E:/ECE342/Lab4/db/altsyncram_6un1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163314814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "E:/ECE342/Lab4/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163314885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163314885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_6un1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"nios_system_s:u0\|nios_system_s_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_6un1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_6un1.tdf" "mux2" { Text "E:/ECE342/Lab4/db/altsyncram_6un1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163314888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_switches nios_system_s:u0\|nios_system_s_switches:switches " "Elaborating entity \"nios_system_s_switches\" for hierarchy \"nios_system_s:u0\|nios_system_s_switches:switches\"" {  } { { "nios_system_s/synthesis/nios_system_s.v" "switches" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/nios_system_s.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0 nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_s_mm_interconnect_0\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system_s/synthesis/nios_system_s.v" "mm_interconnect_0" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/nios_system_s.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "nios2_processor_data_master_translator" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "nios2_processor_instruction_master_translator" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "nios2_processor_jtag_debug_module_translator" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "leds_s1_translator" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lda_system_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lda_system_s1_translator\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "lda_system_s1_translator" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "nios2_processor_data_master_agent" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "nios2_processor_instruction_master_agent" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_router nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_s_mm_interconnect_0_router\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router:router\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "router" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_router_default_decode nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router:router\|nios_system_s_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_s_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router:router\|nios_system_s_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_router_001 nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_s_mm_interconnect_0_router_001\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "router_001" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 1943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_router_001_default_decode nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_001:router_001\|nios_system_s_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_s_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_001:router_001\|nios_system_s_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_router_002 nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_s_mm_interconnect_0_router_002\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "router_002" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_router_002_default_decode nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_002:router_002\|nios_system_s_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_s_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_002:router_002\|nios_system_s_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_router_003 nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_system_s_mm_interconnect_0_router_003\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "router_003" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_router_003_default_decode nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_003:router_003\|nios_system_s_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_s_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_router_003:router_003\|nios_system_s_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "nios2_processor_instruction_master_limiter" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_cmd_demux nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_s_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "cmd_demux" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_cmd_demux_001 nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_s_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 2159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_cmd_mux nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_s_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "cmd_mux" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_cmd_mux_001 nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_system_s_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_rsp_demux nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_s_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "rsp_demux" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 2290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163315993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_rsp_demux_001 nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_system_s_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_rsp_mux nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_s_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "rsp_mux" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system_s/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_rsp_mux_001 nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_s_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 2457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_avalon_st_adapter nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_s_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0.v" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_s_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_s_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system_s:u0\|nios_system_s_mm_interconnect_0:mm_interconnect_0\|nios_system_s_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_s_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_s_irq_mapper nios_system_s:u0\|nios_system_s_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_s_irq_mapper\" for hierarchy \"nios_system_s:u0\|nios_system_s_irq_mapper:irq_mapper\"" {  } { { "nios_system_s/synthesis/nios_system_s.v" "irq_mapper" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/nios_system_s.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system_s:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system_s:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_system_s/synthesis/nios_system_s.v" "rst_controller" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/nios_system_s.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_s:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_s:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system_s/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_s:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_s:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system_s/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163316241 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_system_s_nios2_processor_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_system_s_nios2_processor_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" "the_nios_system_s_nios2_processor_nios2_oci_itrace" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1581163317253 "|de1soc_top|nios_system_s:u0|nios_system_s_nios2_processor:nios2_processor|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci|nios_system_s_nios2_processor_nios2_oci_itrace:the_nios_system_s_nios2_processor_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1581163318433 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.08.07:02:03 Progress: Loading sld841b482d/alt_sld_fab_wrapper_hw.tcl " "2020.02.08.07:02:03 Progress: Loading sld841b482d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163323333 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163326816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163326994 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163331462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163331637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163331809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163331997 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163332002 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163332003 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1581163332739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld841b482d/alt_sld_fab.v" "" { Text "E:/ECE342/Lab4/db/ip/sld841b482d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163333020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163333020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/ECE342/Lab4/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163333143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163333143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/ECE342/Lab4/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163333149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163333149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/ECE342/Lab4/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163333230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163333230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/ECE342/Lab4/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163333332 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/ECE342/Lab4/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163333332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163333332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/ECE342/Lab4/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163333424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163333424 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|Mult0\"" {  } { { "nios_system_s/synthesis/submodules/vga_input.sv" "Mult0" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_input.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1581163337774 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1581163337774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\"" {  } { { "nios_system_s/synthesis/submodules/vga_input.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_input.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163337906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163337906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163337906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163337906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163337906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163337906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163337906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163337906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163337906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163337906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581163337906 ""}  } { { "nios_system_s/synthesis/submodules/vga_input.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_input.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581163337906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "nios_system_s/synthesis/submodules/vga_input.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_input.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163338053 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "nios_system_s/synthesis/submodules/vga_input.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_input.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163338142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "nios_system_s/synthesis/submodules/vga_input.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_input.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163338267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89h " "Found entity 1: add_sub_89h" {  } { { "db/add_sub_89h.tdf" "" { Text "E:/ECE342/Lab4/db/add_sub_89h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581163338337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163338337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_input:vga_in_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "nios_system_s/synthesis/submodules/vga_input.sv" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_input.sv" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163338399 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1581163339768 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1581163339768 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1581163339821 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1581163339821 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1581163339821 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1581163339821 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1581163339821 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581163339835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581163343224 "|de1soc_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581163343224 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163343605 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "123 " "123 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1581163347732 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_reset " "Logic cell \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vga_reset\"" {  } { { "nios_system_s/synthesis/submodules/vga_adapter.sv" "vga_reset" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/vga_adapter.sv" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1581163347764 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1581163347764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163348068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163348561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system 19 " "Ignored 19 assignments for entity \"nios_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_LEDs 22 " "Ignored 22 assignments for entity \"nios_system_LEDs\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_system_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_jtag_uart 24 " "Ignored 24 assignments for entity \"nios_system_jtag_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_system_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_system_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_system_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"nios_system_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"nios_system_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"nios_system_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"nios_system_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348815 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"nios_system_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"nios_system_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_system_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"nios_system_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"nios_system_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_nios2_processor 99 " "Ignored 99 assignments for entity \"nios_system_nios2_processor\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_onchip_memory 36 " "Ignored 36 assignments for entity \"nios_system_onchip_memory\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348816 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_switches 23 " "Ignored 23 assignments for entity \"nios_system_switches\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1581163348816 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ECE342/Lab4/out/de1soc.map.smsg " "Generated suppressed messages file E:/ECE342/Lab4/out/de1soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163349241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 1 1 0 0 " "Adding 15 node(s), including 1 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581163354026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581163354026 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581163354815 "|de1soc_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581163354815 "|de1soc_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581163354815 "|de1soc_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581163354815 "|de1soc_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581163354815 "|de1soc_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1soc_top.sv" "" { Text "E:/ECE342/Lab4/de1soc_top.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1581163354815 "|de1soc_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1581163354815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3856 " "Implemented 3856 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581163354827 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581163354827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3425 " "Implemented 3425 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581163354827 ""} { "Info" "ICUT_CUT_TM_RAMS" "326 " "Implemented 326 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1581163354827 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1581163354827 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1581163354827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581163354827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5051 " "Peak virtual memory: 5051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581163354902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 08 07:02:34 2020 " "Processing ended: Sat Feb 08 07:02:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581163354902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581163354902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581163354902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581163354902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1581163356590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581163356597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 08 07:02:36 2020 " "Processing started: Sat Feb 08 07:02:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581163356597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1581163356597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de1soc -c de1soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de1soc -c de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1581163356598 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1581163356776 ""}
{ "Info" "0" "" "Project  = de1soc" {  } {  } 0 0 "Project  = de1soc" 0 0 "Fitter" 0 0 1581163356777 ""}
{ "Info" "0" "" "Revision = de1soc" {  } {  } 0 0 "Revision = de1soc" 0 0 "Fitter" 0 0 1581163356777 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1581163357058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1581163357073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581163357073 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de1soc 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"de1soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581163357128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581163357186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581163357186 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1581163357321 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1581163357854 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581163357890 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581163358579 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1581163358827 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1581163370104 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1581163370301 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1581163370301 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 249 global CLKCTRL_G6 " "nios_system_s:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 249 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1581163370444 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1956 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 1956 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1581163370444 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1581163370444 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581163370445 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581163373650 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1581163373650 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_s/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system_s/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581163373704 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc " "Reading SDC File: 'nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581163373711 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_s/synthesis/submodules/vga_adapter.sdc " "Reading SDC File: 'nios_system_s/synthesis/submodules/vga_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581163373718 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581163373719 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_processor.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581163373719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 46 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_break:the_nios_system_nios2_processor_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_system_nios2_processor.sdc(46): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_break:the_nios_system_nios2_processor_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 46 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at nios_system_nios2_processor.sdc(46): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr*\]" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163373721 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(46): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 47 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_system_nios2_processor.sdc(47): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 47 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at nios_system_nios2_processor.sdc(47): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[33\]\]" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163373723 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(47): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 48 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_system_nios2_processor.sdc(48): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 48 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at nios_system_nios2_processor.sdc(48): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[0\]\]" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163373724 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(48): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 49 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_system_nios2_processor.sdc(49): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 49 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at nios_system_nios2_processor.sdc(49): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[34\]\]" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163373725 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(49): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 50 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_ocimem:the_nios_system_nios2_processor_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_system_nios2_processor.sdc(50): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_ocimem:the_nios_system_nios2_processor_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr*\]" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163373726 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(50): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 51 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_nios2_processor.sdc(51): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 51 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_nios2_processor.sdc(51): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_system_nios2_processor.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_system_nios2_processor_jtag_sr*    -to *\$nios_system_nios2_processor_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_system_nios2_processor_jtag_sr*    -to *\$nios_system_nios2_processor_jtag_sysclk_path\|*jdo*" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163373730 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_nios2_processor.sdc(51): Argument <to> is not an object ID" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 52 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_nios2_processor.sdc(52): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_nios2_processor.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_system_nios2_processor_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_system_nios2_processor_jtag_sysclk_path\|ir*" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163373733 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 53 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_nios2_processor.sdc(53): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_nios2_processor.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_nios2_processor_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_nios2_processor_oci_debug_path\|monitor_go" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163373735 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373735 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/vga_adapter.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/vga_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581163373736 ""}
{ "Info" "ISTA_SDC_FOUND" "de1soc.sdc " "Reading SDC File: 'de1soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581163373736 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 565 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 565 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581163373738 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581163373738 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1581163373738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 3 reset_n clock or keeper or register or port or pin or cell or partition " "Ignored filter at de1soc.sdc(3): reset_n could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/de1soc.sdc" "" { Text "E:/ECE342/Lab4/de1soc.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581163373739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1soc.sdc 3 Argument <from> is not an object ID " "Ignored set_false_path at de1soc.sdc(3): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from reset_n -to * " "set_false_path -from reset_n -to *" {  } { { "E:/ECE342/Lab4/de1soc.sdc" "" { Text "E:/ECE342/Lab4/de1soc.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163373739 ""}  } { { "E:/ECE342/Lab4/de1soc.sdc" "" { Text "E:/ECE342/Lab4/de1soc.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581163373739 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163373766 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163373766 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163373766 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1581163373766 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1581163373853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1581163373854 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1581163373856 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581163373856 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581163373856 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581163373856 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581163373856 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.265 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.265 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581163373856 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.796 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.796 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581163373856 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1581163373856 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581163374053 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581163374060 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1581163374144 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1581163374145 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1581163374145 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581163374145 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581163374159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581163374161 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581163374168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581163375009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1581163375018 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "112 DSP block " "Packed 112 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1581163375018 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "35 I/O output buffer " "Packed 35 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1581163375018 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "40 " "Created 40 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1581163375018 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581163375018 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1581163375202 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581163376174 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581163376686 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581163376690 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581163376839 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581163376839 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581163377356 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581163377360 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581163377515 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1581163378743 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581163379021 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581163379041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581163379042 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581163379048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581163379052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1581163379060 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581163379060 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581163379310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581163386258 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1581163389086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581163401838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581163411971 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581163422462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581163422462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581163428157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "E:/ECE342/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1581163444107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581163444107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581163456162 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 16.83 " "Total time spent on timing analysis during the Fitter is 16.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1581163461868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581163461982 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581163465026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581163465031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581163468012 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581163480116 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1581163480592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ECE342/Lab4/out/de1soc.fit.smsg " "Generated suppressed messages file E:/ECE342/Lab4/out/de1soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581163480932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7320 " "Peak virtual memory: 7320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581163482986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 08 07:04:42 2020 " "Processing ended: Sat Feb 08 07:04:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581163482986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581163482986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:30 " "Total CPU time (on all processors): 00:04:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581163482986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581163482986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1581163484798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581163484806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 08 07:04:44 2020 " "Processing started: Sat Feb 08 07:04:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581163484806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1581163484806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de1soc -c de1soc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de1soc -c de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1581163484806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1581163486592 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1581163495035 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1581163495118 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1581163495554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581163495661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 08 07:04:55 2020 " "Processing ended: Sat Feb 08 07:04:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581163495661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581163495661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581163495661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1581163495661 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1581163496508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1581163497298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581163497306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 08 07:04:56 2020 " "Processing started: Sat Feb 08 07:04:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581163497306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1581163497306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de1soc -c de1soc " "Command: quartus_sta de1soc -c de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1581163497306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1581163497557 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system 19 " "Ignored 19 assignments for entity \"nios_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499017 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_LEDs 22 " "Ignored 22 assignments for entity \"nios_system_LEDs\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_system_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_jtag_uart 24 " "Ignored 24 assignments for entity \"nios_system_jtag_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_system_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_system_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_system_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"nios_system_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"nios_system_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"nios_system_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"nios_system_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"nios_system_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"nios_system_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_system_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"nios_system_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499018 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"nios_system_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_nios2_processor 99 " "Ignored 99 assignments for entity \"nios_system_nios2_processor\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_onchip_memory 36 " "Ignored 36 assignments for entity \"nios_system_onchip_memory\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system_switches 23 " "Ignored 23 assignments for entity \"nios_system_switches\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1581163499019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1581163499516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1581163499516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163499568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163499569 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581163500454 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1581163500454 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_s/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system_s/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581163500510 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc " "Reading SDC File: 'nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581163500522 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_s/synthesis/submodules/vga_adapter.sdc " "Reading SDC File: 'nios_system_s/synthesis/submodules/vga_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581163500533 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581163500538 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_processor.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581163500544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 46 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_break:the_nios_system_nios2_processor_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_system_nios2_processor.sdc(46): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_break:the_nios_system_nios2_processor_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 46 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at nios_system_nios2_processor.sdc(46): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr*\]" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163500546 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(46): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500546 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 47 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_system_nios2_processor.sdc(47): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 47 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at nios_system_nios2_processor.sdc(47): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[33\]\]" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163500548 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(47): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 48 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_system_nios2_processor.sdc(48): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 48 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at nios_system_nios2_processor.sdc(48): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[0\]\]" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163500549 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(48): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 49 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_system_nios2_processor.sdc(49): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 49 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at nios_system_nios2_processor.sdc(49): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr\[34\]\]" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163500550 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(49): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 50 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_ocimem:the_nios_system_nios2_processor_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_system_nios2_processor.sdc(50): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_ocimem:the_nios_system_nios2_processor_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_nios2_processor_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_system_nios2_processor_jtag_sr*\]" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163500551 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_nios2_processor.sdc(50): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 51 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_nios2_processor.sdc(51): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_tck:the_nios_system_nios2_processor_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 51 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_nios2_processor.sdc(51): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_system_nios2_processor.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_system_nios2_processor_jtag_sr*    -to *\$nios_system_nios2_processor_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_system_nios2_processor_jtag_sr*    -to *\$nios_system_nios2_processor_jtag_sysclk_path\|*jdo*" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163500556 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_nios2_processor.sdc(51): Argument <to> is not an object ID" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 52 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_nios2_processor.sdc(52): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_jtag_debug_module_wrapper:the_nios_system_nios2_processor_jtag_debug_module_wrapper\|nios_system_nios2_processor_jtag_debug_module_sysclk:the_nios_system_nios2_processor_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500558 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_nios2_processor.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_system_nios2_processor_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_system_nios2_processor_jtag_sysclk_path\|ir*" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163500558 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_nios2_processor.sdc 53 *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_nios2_processor.sdc(53): *nios_system_nios2_processor:*\|nios_system_nios2_processor_nios2_oci:the_nios_system_nios2_processor_nios2_oci\|nios_system_nios2_processor_nios2_oci_debug:the_nios_system_nios2_processor_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_nios2_processor.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_nios2_processor.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_nios2_processor_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_nios2_processor_oci_debug_path\|monitor_go" {  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163500562 ""}  } { { "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system/synthesis/submodules/nios_system_nios2_processor.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500562 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/vga_adapter.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/vga_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581163500566 ""}
{ "Info" "ISTA_SDC_FOUND" "de1soc.sdc " "Reading SDC File: 'de1soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1581163500570 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 565 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 565 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581163500571 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581163500571 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581163500571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 3 reset_n clock or keeper or register or port or pin or cell or partition " "Ignored filter at de1soc.sdc(3): reset_n could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/de1soc.sdc" "" { Text "E:/ECE342/Lab4/de1soc.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500572 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1soc.sdc 3 Argument <from> is not an object ID " "Ignored set_false_path at de1soc.sdc(3): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from reset_n -to * " "set_false_path -from reset_n -to *" {  } { { "E:/ECE342/Lab4/de1soc.sdc" "" { Text "E:/ECE342/Lab4/de1soc.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581163500572 ""}  } { { "E:/ECE342/Lab4/de1soc.sdc" "" { Text "E:/ECE342/Lab4/de1soc.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1581163500572 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163500605 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163500605 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163500605 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_processor\|the_nios_system_s_nios2_processor_nios2_oci\|the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_leg1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_processor\|the_nios_system_s_nios2_processor_nios2_oci\|the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_leg1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163500605 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581163500605 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1581163500647 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581163500819 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1581163500823 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581163500840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.888 " "Worst-case setup slack is 0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.888               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.498               0.000 CLOCK_50  " "    9.498               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.655               0.000 altera_reserved_tck  " "   12.655               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163501051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 CLOCK_50  " "    0.246               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.349               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 altera_reserved_tck  " "    0.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163501092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.863 " "Worst-case recovery slack is 14.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.863               0.000 CLOCK_50  " "   14.863               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.114               0.000 altera_reserved_tck  " "   15.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163501107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.764 " "Worst-case removal slack is 0.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 altera_reserved_tck  " "    0.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 CLOCK_50  " "    0.941               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163501123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.132 " "Worst-case minimum pulse width slack is 1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.132               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.150               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.150               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.874               0.000 CLOCK_50  " "    8.874               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.538               0.000 altera_reserved_tck  " "   15.538               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163501129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163501129 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163501193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163501193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163501193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163501193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163501193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.683 ns " "Worst Case Available Settling Time: 37.683 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163501193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163501193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163501193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163501193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163501193 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163501193 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581163501193 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581163501200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581163501247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581163507375 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163507681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163507681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163507681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_processor\|the_nios_system_s_nios2_processor_nios2_oci\|the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_leg1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_processor\|the_nios_system_s_nios2_processor_nios2_oci\|the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_leg1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163507681 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581163507681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581163507851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.924 " "Worst-case setup slack is 0.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163507986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163507986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.924               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163507986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.550               0.000 CLOCK_50  " "    9.550               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163507986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.669               0.000 altera_reserved_tck  " "   12.669               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163507986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163507986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.229 " "Worst-case hold slack is 0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 CLOCK_50  " "    0.229               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.316               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 altera_reserved_tck  " "    0.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163508028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.060 " "Worst-case recovery slack is 15.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.060               0.000 CLOCK_50  " "   15.060               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.227               0.000 altera_reserved_tck  " "   15.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163508046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.733 " "Worst-case removal slack is 0.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 altera_reserved_tck  " "    0.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 CLOCK_50  " "    0.852               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163508063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.132 " "Worst-case minimum pulse width slack is 1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.132               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.127               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.127               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.903               0.000 CLOCK_50  " "    8.903               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.531               0.000 altera_reserved_tck  " "   15.531               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163508069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163508069 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163508120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163508120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163508120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163508120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163508120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.722 ns " "Worst Case Available Settling Time: 37.722 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163508120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163508120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163508120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163508120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163508120 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163508120 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581163508120 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581163508126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581163508444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581163514105 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163514416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163514416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163514416 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_processor\|the_nios_system_s_nios2_processor_nios2_oci\|the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_leg1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_processor\|the_nios_system_s_nios2_processor_nios2_oci\|the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_leg1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163514416 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581163514416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581163514586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.081 " "Worst-case setup slack is 3.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.081               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.081               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.455               0.000 CLOCK_50  " "   13.455               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.574               0.000 altera_reserved_tck  " "   14.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163514629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLOCK_50  " "    0.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.182               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 altera_reserved_tck  " "    0.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163514671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.081 " "Worst-case recovery slack is 16.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.081               0.000 altera_reserved_tck  " "   16.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.445               0.000 CLOCK_50  " "   16.445               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163514689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.330 " "Worst-case removal slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 altera_reserved_tck  " "    0.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 CLOCK_50  " "    0.584               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163514706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.132 " "Worst-case minimum pulse width slack is 1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.132               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.271               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.271               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.478               0.000 CLOCK_50  " "    8.478               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.447               0.000 altera_reserved_tck  " "   15.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163514712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163514712 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163514769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163514769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163514769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163514769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163514769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.528 ns " "Worst Case Available Settling Time: 38.528 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163514769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163514769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163514769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163514769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163514769 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163514769 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581163514769 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581163514776 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163515202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163515202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163515202 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_processor\|the_nios_system_s_nios2_processor_nios2_oci\|the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_leg1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_processor\|the_nios_system_s_nios2_processor_nios2_oci\|the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system_s:u0\|nios_system_s_nios2_processor:nios2_processor\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|nios_system_s_nios2_processor_ociram_sp_ram_module:nios_system_s_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_leg1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581163515202 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1581163515202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581163515373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.411 " "Worst-case setup slack is 3.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.411               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.411               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.110               0.000 CLOCK_50  " "   14.110               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.858               0.000 altera_reserved_tck  " "   14.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163515437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 CLOCK_50  " "    0.129               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.164               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 altera_reserved_tck  " "    0.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163515481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.252 " "Worst-case recovery slack is 16.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.252               0.000 altera_reserved_tck  " "   16.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.852               0.000 CLOCK_50  " "   16.852               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163515498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.290 " "Worst-case removal slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 altera_reserved_tck  " "    0.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 CLOCK_50  " "    0.491               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163515514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.132 " "Worst-case minimum pulse width slack is 1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.132               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.277               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.277               0.000 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.433               0.000 CLOCK_50  " "    8.433               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.432               0.000 altera_reserved_tck  " "   15.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581163515520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581163515520 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163515575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163515575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163515575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163515575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163515575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.616 ns " "Worst Case Available Settling Time: 38.616 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163515575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163515575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163515575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163515575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163515575 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1581163515575 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581163515575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581163517971 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581163517973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 51 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5495 " "Peak virtual memory: 5495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581163518148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 08 07:05:18 2020 " "Processing ended: Sat Feb 08 07:05:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581163518148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581163518148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581163518148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581163518148 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 195 s " "Quartus Prime Full Compilation was successful. 0 errors, 195 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581163518961 ""}
