Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Mon Mar 28 11:59:41 2022
| Host             : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tftg256-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.323        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.203        |
| Device Static (W)        | 0.120        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 74.3         |
| Junction Temperature (C) | 35.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.586 |       17 |       --- |             --- |
| Slice Logic              |     0.486 |    63913 |       --- |             --- |
|   LUT as Logic           |     0.421 |    21812 |     63400 |           34.40 |
|   Register               |     0.056 |    29728 |    126800 |           23.44 |
|   CARRY4                 |     0.008 |     1345 |     15850 |            8.49 |
|   LUT as Distributed RAM |    <0.001 |      512 |     19000 |            2.69 |
|   F7/F8 Muxes            |    <0.001 |      711 |     63400 |            1.12 |
|   LUT as Shift Register  |    <0.001 |      394 |     19000 |            2.07 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |     4224 |       --- |             --- |
| Signals                  |     0.379 |    41964 |       --- |             --- |
| Block RAM                |     0.145 |     66.5 |       135 |           49.26 |
| MMCM                     |     0.227 |        2 |         6 |           33.33 |
| DSPs                     |     0.346 |       67 |       240 |           27.92 |
| I/O                      |     0.032 |       31 |       170 |           18.24 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.120 |          |           |                 |
| Total                    |     2.323 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.959 |       1.935 |      0.024 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.150 |       0.131 |      0.019 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.010 |       0.006 |      0.004 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.014 |       0.011 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+
| Clock                                                                           | Domain                                                                               | Constraint (ns) |
+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0                                                   | design_1_i/clk_wiz_0/inst/clk_out1                                                   |            10.0 |
| clk_out1_design_1_clk_wiz_0_0                                                   | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                              |            10.0 |
| clk_out1_design_1_clk_wiz_1_0                                                   | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                              |            16.7 |
| clkfbout_design_1_clk_wiz_0_0                                                   | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                              |            10.0 |
| clkfbout_design_1_clk_wiz_1_0                                                   | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                              |            16.7 |
| design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn       | design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/DividedEventOut         |             5.0 |
| design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn  | design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/StretchedEventOut  |             5.0 |
| design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn       | design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/DividedEventOut         |             5.0 |
| design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn  | design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/StretchedEventOut  |             5.0 |
| design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn      | design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/DividedEventOut        |             5.0 |
| design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn | design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/StretchedEventOut |             5.0 |
| ftdi_clock                                                                      | ftdi_clock                                                                           |            16.7 |
| sys_diff_clock_clk_p                                                            | sys_diff_clock_clk_p                                                                 |            10.0 |
| tdc_diff_clock_clk_p                                                            | tdc_diff_clock_clk_p                                                                 |             2.4 |
+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| design_1_wrapper              |     2.203 |
|   design_1_i                  |     2.199 |
|     AXI4Stream_FT245Sync_0    |     0.004 |
|       U0                      |     0.004 |
|     BeltBus_TDCCounter_0      |     0.004 |
|       U0                      |     0.004 |
|     BeltBus_TDCHistogrammer_0 |     0.078 |
|       U0                      |     0.078 |
|     BeltBus_TDCHistogrammer_1 |     0.078 |
|       U0                      |     0.078 |
|     BeltBus_TTM_0             |     0.020 |
|       U0                      |     0.020 |
|     IIC                       |     0.003 |
|       AXI4_AXIToIIC_0         |     0.001 |
|       axi_iic_0               |     0.001 |
|     MME_0                     |     0.026 |
|       U0                      |     0.026 |
|     Master                    |     0.002 |
|       axi_bram_ctrl_0_bram    |     0.001 |
|     TDC_Calib                 |     1.736 |
|       AXI4_TDC_Wrapper_1      |     0.009 |
|       TDC                     |     1.719 |
|       util_ds_buf_3           |     0.006 |
|     axi_interconnect_0        |     0.010 |
|       m01_couplers            |     0.002 |
|       m02_couplers            |     0.002 |
|       m03_couplers            |     0.002 |
|       m07_couplers            |     0.002 |
|       xbar                    |     0.003 |
|     clk_wiz_0                 |     0.112 |
|       inst                    |     0.112 |
|     clk_wiz_1                 |     0.122 |
|       inst                    |     0.122 |
|     xadc_wiz_0                |     0.003 |
|       U0                      |     0.003 |
+-------------------------------+-----------+


