{"Computer architecture": "/wiki/Computer_architecture", "Algorithm": "/wiki/Algorithm", "Out-of-order execution": "/wiki/Out-of-order_execution", "Robert Tomasulo": "/wiki/Robert_Tomasulo", "IBM": "/wiki/IBM", "IBM System/360 Model 91": "/wiki/IBM_System/360_Model_91", "Floating point unit": "/wiki/Floating_point_unit", "Register renaming": "/wiki/Register_renaming", "Reservation station": "/wiki/Reservation_station", "Parallel computing": "/wiki/Parallel_computing", "Scoreboarding": "/wiki/Scoreboarding", "Eckert\u2013Mauchly Award": "/wiki/Eckert%E2%80%93Mauchly_Award", "Edit section: Implementation concepts": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=1", "Enlarge": "/wiki/File:Tomasulo_Architecture.png", "Edit section: Common data bus": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=2", "Edit section: Instruction order": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=3", "Exception (computing)": "/wiki/Exception_(computing)", "Edit section: Register renaming": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=4", "Edit section: Exceptions": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=5", "Classic RISC pipeline": "/wiki/Classic_RISC_pipeline#Exceptions", "Edit section: Instruction lifecycle": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=6", "Edit section: Register legend": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=7", "Edit section: Stage 1: issue": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=8", "Edit section: Stage 2: execute": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=9", "Arithmetic logic unit": "/wiki/Arithmetic_logic_unit", "Edit section: Stage 3: write result": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=10", "Edit section: Algorithm improvements": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=11", "Read after write (Hazard)": "/wiki/Read_after_write_(Hazard)", "Write after write (hazard)": "/wiki/Write_after_write_(hazard)#Write_after_write_.28WAW.29", "Write after read (hazard)": "/wiki/Write_after_read_(hazard)#Write_after_read_.28WAR.29", "Hazard (computer architecture)": "/wiki/Hazard_(computer_architecture)", "Edit section: Applications and legacy": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=12", "Intel": "/wiki/Intel", "X86-64": "/wiki/X86-64", "Wikipedia:Verifiability": "/wiki/Wikipedia:Verifiability", "Edit section: See also": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=13", "Re-order buffer": "/wiki/Re-order_buffer", "Instruction-level parallelism": "/wiki/Instruction-level_parallelism", "Edit section: References": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=14", "Robert Marco Tomasulo": "/wiki/Robert_Marco_Tomasulo", "Doi (identifier)": "/wiki/Doi_(identifier)", "ISSN (identifier)": "/wiki/ISSN_(identifier)", "S2CID (identifier)": "/wiki/S2CID_(identifier)", "Computer Architecture: A Quantitative Approach (page does not exist)": "/w/index.php?title=Computer_Architecture:_A_Quantitative_Approach&action=edit&redlink=1", "Elsevier": "/wiki/Elsevier", "ISBN (identifier)": "/wiki/ISBN_(identifier)", "Special:BookSources/978-0123838728": "/wiki/Special:BookSources/978-0123838728", "Edit section: Further reading": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=15", "Edit section: External links": "/w/index.php?title=Tomasulo%27s_algorithm&action=edit&section=16", "Wayback Machine": "/wiki/Wayback_Machine"}