$date
	Wed Oct 15 23:46:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module srff_tb $end
$var wire 1 ! q $end
$var reg 1 " R $end
$var reg 1 # S $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 " R $end
$var wire 1 # S $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
0$
x#
x"
x!
$end
#5
1$
#10
0$
0%
0"
0#
#15
1$
#20
0$
#25
0!
1$
1%
1#
#30
0$
#35
1!
1$
0%
#40
0$
#45
0!
1$
1"
0#
#50
0$
#55
1$
1#
#60
0$
#65
1!
1$
0"
#70
0$
#75
1$
#80
0$
#85
1$
