<stg><name>divider</name>


<trans_list>

<trans id="26" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %in2_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in2_V)

]]></Node>
<StgValue><ssdm name="in2_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %in1_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in1_V)

]]></Node>
<StgValue><ssdm name="in1_V_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="8" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %ret_V = udiv i4 %in1_V_read, %in2_V_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="7" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %ret_V = udiv i4 %in1_V_read, %in2_V_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="13" st_id="3" stage="6" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %ret_V = udiv i4 %in1_V_read, %in2_V_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="14" st_id="4" stage="5" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %ret_V = udiv i4 %in1_V_read, %in2_V_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="15" st_id="5" stage="4" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %ret_V = udiv i4 %in1_V_read, %in2_V_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="16" st_id="6" stage="3" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %ret_V = udiv i4 %in1_V_read, %in2_V_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="17" st_id="7" stage="2" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %ret_V = udiv i4 %in1_V_read, %in2_V_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="18" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V), !map !45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4 %in1_V), !map !51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4 %in2_V), !map !57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @divider_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="22" st_id="8" stage="1" lat="8">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %ret_V = udiv i4 %in1_V_read, %in2_V_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="23" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
:7  %zext_ln209 = zext i4 %ret_V to i8

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="24" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_auto.i8P(i8* %out_V, i8 %zext_ln209)

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>

<operation id="25" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0">
<![CDATA[
:9  ret void

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="out_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_V"/></StgValue>
</port>
<port id="34" name="in1_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in1_V"/></StgValue>
</port>
<port id="35" name="in2_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in2_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="_ssdm_op_Read.ap_auto.i4" to="in2_V_read" fromId="36" toId="9">
</dataflow>
<dataflow id="38" from="in2_V" to="in2_V_read" fromId="35" toId="9">
</dataflow>
<dataflow id="39" from="_ssdm_op_Read.ap_auto.i4" to="in1_V_read" fromId="36" toId="10">
</dataflow>
<dataflow id="40" from="in1_V" to="in1_V_read" fromId="34" toId="10">
</dataflow>
<dataflow id="41" from="in1_V_read" to="ret_V" fromId="10" toId="11">
</dataflow>
<dataflow id="42" from="in2_V_read" to="ret_V" fromId="9" toId="11">
</dataflow>
<dataflow id="43" from="in1_V_read" to="ret_V" fromId="10" toId="12">
</dataflow>
<dataflow id="44" from="in2_V_read" to="ret_V" fromId="9" toId="12">
</dataflow>
<dataflow id="45" from="in1_V_read" to="ret_V" fromId="10" toId="13">
</dataflow>
<dataflow id="46" from="in2_V_read" to="ret_V" fromId="9" toId="13">
</dataflow>
<dataflow id="47" from="in1_V_read" to="ret_V" fromId="10" toId="14">
</dataflow>
<dataflow id="48" from="in2_V_read" to="ret_V" fromId="9" toId="14">
</dataflow>
<dataflow id="49" from="in1_V_read" to="ret_V" fromId="10" toId="15">
</dataflow>
<dataflow id="50" from="in2_V_read" to="ret_V" fromId="9" toId="15">
</dataflow>
<dataflow id="51" from="in1_V_read" to="ret_V" fromId="10" toId="16">
</dataflow>
<dataflow id="52" from="in2_V_read" to="ret_V" fromId="9" toId="16">
</dataflow>
<dataflow id="53" from="in1_V_read" to="ret_V" fromId="10" toId="17">
</dataflow>
<dataflow id="54" from="in2_V_read" to="ret_V" fromId="9" toId="17">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="55" toId="18">
</dataflow>
<dataflow id="57" from="out_V" to="specbitsmap_ln0" fromId="33" toId="18">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="55" toId="19">
</dataflow>
<dataflow id="59" from="in1_V" to="specbitsmap_ln0" fromId="34" toId="19">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="55" toId="20">
</dataflow>
<dataflow id="61" from="in2_V" to="specbitsmap_ln0" fromId="35" toId="20">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="62" toId="21">
</dataflow>
<dataflow id="65" from="divider_str" to="spectopmodule_ln0" fromId="64" toId="21">
</dataflow>
<dataflow id="66" from="in1_V_read" to="ret_V" fromId="10" toId="22">
</dataflow>
<dataflow id="67" from="in2_V_read" to="ret_V" fromId="9" toId="22">
</dataflow>
<dataflow id="68" from="ret_V" to="zext_ln209" fromId="22" toId="23">
</dataflow>
<dataflow id="70" from="_ssdm_op_Write.ap_auto.i8P" to="write_ln14" fromId="69" toId="24">
</dataflow>
<dataflow id="71" from="out_V" to="write_ln14" fromId="33" toId="24">
</dataflow>
<dataflow id="72" from="zext_ln209" to="write_ln14" fromId="23" toId="24">
</dataflow>
</dataflows>


</stg>
