

================================================================
== Vivado HLS Report for 'calcPerceptron'
================================================================
* Date:           Sun Apr 26 19:39:45 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        simple_perceptron
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      136| 1.360 us | 1.360 us |  136|  136|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      134|      134|        36|          1|          1|   100|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     63|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     22|    1139|   2346|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        0|      -|     438|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     22|    1577|   2562|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     10|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |                       Instance                      |                      Module                      | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |calcPerceptron_CRTL_BUS_s_axi_U                      |calcPerceptron_CRTL_BUS_s_axi                     |        0|      0|   74|  104|    0|
    |calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1     |calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1     |        0|      2|  205|  390|    0|
    |calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2     |calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1     |        0|      2|  205|  390|    0|
    |calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5     |calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1     |        0|      7|  277|  924|    0|
    |calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3      |calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1      |        0|      3|  143|  321|    0|
    |calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4  |calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1  |        0|      8|  235|  217|    0|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                |                                                  |        0|     22| 1139| 2346|    0|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |idx_fu_141_p2            |     +    |      0|  0|  15|           7|           1|
    |icmp_ln12_fu_135_p2      |   icmp   |      0|  0|  11|           7|           6|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln14_fu_156_p2       |    xor   |      0|  0|  33|          32|          33|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  63|          49|          43|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter35  |   9|          2|    1|          2|
    |idx_0_reg_101             |   9|          2|    7|         14|
    |res_WEN_A                 |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  57|         12|   14|         30|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |bias_read_reg_167         |  32|   0|   32|          0|
    |icmp_ln12_reg_172         |   1|   0|    1|          0|
    |idx_0_reg_101             |   7|   0|    7|          0|
    |tmp_1_reg_206             |  32|   0|   32|          0|
    |tmp_2_reg_211             |  32|   0|   32|          0|
    |tmp_5_reg_226             |  32|   0|   32|          0|
    |tmp_i_i_reg_221           |  32|   0|   32|          0|
    |tmp_reg_231               |  32|   0|   32|          0|
    |w_load_reg_201            |  32|   0|   32|          0|
    |x_load_reg_196            |  32|   0|   32|          0|
    |zext_ln14_reg_181         |   7|   0|   64|         57|
    |icmp_ln12_reg_172         |  64|  48|    1|          0|
    |zext_ln14_reg_181         |  64|  48|   64|         57|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 438|  96|  432|        114|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |    CRTL_BUS    |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |    CRTL_BUS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | calcPerceptron | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | calcPerceptron | return value |
|interrupt               | out |    1| ap_ctrl_hs | calcPerceptron | return value |
|x_Addr_A                | out |   32|    bram    |        x       |     array    |
|x_EN_A                  | out |    1|    bram    |        x       |     array    |
|x_WEN_A                 | out |    4|    bram    |        x       |     array    |
|x_Din_A                 | out |   32|    bram    |        x       |     array    |
|x_Dout_A                |  in |   32|    bram    |        x       |     array    |
|x_Clk_A                 | out |    1|    bram    |        x       |     array    |
|x_Rst_A                 | out |    1|    bram    |        x       |     array    |
|w_Addr_A                | out |   32|    bram    |        w       |     array    |
|w_EN_A                  | out |    1|    bram    |        w       |     array    |
|w_WEN_A                 | out |    4|    bram    |        w       |     array    |
|w_Din_A                 | out |   32|    bram    |        w       |     array    |
|w_Dout_A                |  in |   32|    bram    |        w       |     array    |
|w_Clk_A                 | out |    1|    bram    |        w       |     array    |
|w_Rst_A                 | out |    1|    bram    |        w       |     array    |
|res_Addr_A              | out |   32|    bram    |       res      |     array    |
|res_EN_A                | out |    1|    bram    |       res      |     array    |
|res_WEN_A               | out |    4|    bram    |       res      |     array    |
|res_Din_A               | out |   32|    bram    |       res      |     array    |
|res_Dout_A              |  in |   32|    bram    |       res      |     array    |
|res_Clk_A               | out |    1|    bram    |       res      |     array    |
|res_Rst_A               | out |    1|    bram    |       res      |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

