
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 5.44

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    36    0.89    0.34    0.26    0.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.34    0.00    0.46 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.26    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: a_to_b_mem[11][6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_to_b_mem[11][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ a_to_b_mem[11][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.34    0.34 ^ a_to_b_mem[11][6]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         a_to_b_mem[11][6] (net)
                  0.07    0.00    0.34 ^ _0806_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.15    0.49 ^ _0806_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0041_ (net)
                  0.05    0.00    0.49 ^ a_to_b_mem[11][6]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_to_b_mem[11][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_wr_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    36    0.89    0.34    0.26    0.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.34    0.00    0.46 ^ a_wr_ptr[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.46   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_wr_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.04   10.04   library recovery time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  9.58   slack (MET)


Startpoint: b_rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.17    0.36    0.68    0.68 ^ b_rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_rd_ptr[1] (net)
                  0.36    0.00    0.68 ^ _0673_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.18    0.23    0.19    0.87 v _0673_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _0581_ (net)
                  0.23    0.00    0.87 v _1223_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     6    0.43    0.80    1.23    2.10 ^ _1223_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net35 (net)
                  0.80    0.00    2.10 ^ _0648_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.19    0.12    2.22 v _0648_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0431_ (net)
                  0.19    0.00    2.22 v _0651_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    2.46 v _0651_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0434_ (net)
                  0.08    0.00    2.46 v _0652_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.15    0.25    0.42    2.87 v _0652_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0435_ (net)
                  0.25    0.00    2.87 v _0653_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.17    0.26    3.13 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0436_ (net)
                  0.17    0.00    3.13 v _0663_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.37    0.40    0.42    3.55 v _0663_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net41 (net)
                  0.40    0.00    3.55 v output40/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.81    4.36 v output40/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         b_empty (net)
                  0.14    0.00    4.36 v b_empty (out)
                                  4.36   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.36   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_wr_ptr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    36    0.89    0.34    0.26    0.46 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.34    0.00    0.46 ^ a_wr_ptr[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.46   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_wr_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.04   10.04   library recovery time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  9.58   slack (MET)


Startpoint: b_rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_empty (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.17    0.36    0.68    0.68 ^ b_rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_rd_ptr[1] (net)
                  0.36    0.00    0.68 ^ _0673_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.18    0.23    0.19    0.87 v _0673_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _0581_ (net)
                  0.23    0.00    0.87 v _1223_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     6    0.43    0.80    1.23    2.10 ^ _1223_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net35 (net)
                  0.80    0.00    2.10 ^ _0648_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.19    0.12    2.22 v _0648_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0431_ (net)
                  0.19    0.00    2.22 v _0651_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.23    2.46 v _0651_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0434_ (net)
                  0.08    0.00    2.46 v _0652_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.15    0.25    0.42    2.87 v _0652_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0435_ (net)
                  0.25    0.00    2.87 v _0653_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.17    0.26    3.13 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0436_ (net)
                  0.17    0.00    3.13 v _0663_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     1    0.37    0.40    0.42    3.55 v _0663_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         net41 (net)
                  0.40    0.00    3.55 v output40/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.81    4.36 v output40/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         b_empty (net)
                  0.14    0.00    4.36 v b_empty (out)
                                  4.36   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.36   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.000753879547119

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7146

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.21870706975460052

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9803

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: b_rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_to_b_mem[1][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ b_rd_ptr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.68    0.68 ^ b_rd_ptr[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.19    0.87 v _0673_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   1.23    2.10 ^ _1223_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.12    2.22 v _0648_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.23    2.46 v _0651_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.42    2.87 v _0652_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.26    3.13 v _0653_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.37    3.51 ^ _0852_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.23    3.74 v _0854_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    3.74 v a_to_b_mem[1][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           3.74   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ a_to_b_mem[1][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.09    9.91   library setup time
           9.91   data required time
---------------------------------------------------------
           9.91   data required time
          -3.74   data arrival time
---------------------------------------------------------
           6.17   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: a_to_b_mem[11][6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: a_to_b_mem[11][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ a_to_b_mem[11][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.34    0.34 ^ a_to_b_mem[11][6]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.49 ^ _0806_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.49 ^ a_to_b_mem[11][6]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.49   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ a_to_b_mem[11][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
4.3613

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
5.4387

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
124.703643

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.22e-02   9.31e-03   1.72e-07   6.15e-02  32.0%
Combinational          8.53e-02   4.51e-02   2.15e-07   1.30e-01  68.0%
Clock                  0.00e+00   0.00e+00   6.61e-07   6.61e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.37e-01   5.44e-02   1.05e-06   1.92e-01 100.0%
                          71.7%      28.3%       0.0%
