

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Apr 26 10:11:44 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_7b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.27|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11276|  11276|  11277|  11277|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_col   |  11274|  11274|        22|         11|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|   2009|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|    128|       0|      0|
|Memory           |       32|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    728|
|Register         |        -|      -|    3978|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       32|    129|    3978|   2737|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|     53|       3|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sdEe_U1   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U2   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U3   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U4   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U5   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U6   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U7   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U8   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U9   |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U10  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U11  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U12  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U13  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U14  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U15  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U16  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U17  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U18  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U19  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U20  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U21  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U22  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U23  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U24  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U25  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U26  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U27  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U28  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U29  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U30  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U31  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U32  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|    128|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |b_copy_0_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_1_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_2_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_3_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_4_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_5_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_6_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_7_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_8_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_9_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_10_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_11_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_12_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_13_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_14_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_15_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_16_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_17_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_18_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_19_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_20_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_21_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_22_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_23_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_24_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_25_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_26_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_27_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_28_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_29_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_30_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_31_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                    |       32|  0|   0|  1024| 1024|    32|        32768|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_1696_p2                |     *    |      1|  0|   3|           6|           4|
    |c_Din_A                         |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_1603_p2                  |     +    |      0|  0|   6|           6|           1|
    |indvar_flatten_next_fu_1597_p2  |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_2437_p2                  |     +    |      0|  0|   6|           6|           1|
    |tmp10_fu_2801_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp11_fu_2779_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp12_fu_2797_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp13_fu_2730_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp14_fu_2592_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp15_fu_2726_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp16_fu_2834_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp17_fu_2825_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp18_fu_2774_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp19_fu_2748_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_2811_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp20_fu_2770_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp21_fu_2820_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp22_fu_2816_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp23_fu_2517_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp24_fu_2792_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp25_fu_2743_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp26_fu_2714_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp27_fu_2739_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp28_fu_2787_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp29_fu_2766_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_2761_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp30_fu_2783_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_2709_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp4_fu_2513_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_2705_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_2756_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp7_fu_2735_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_2752_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_2806_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp_10_fu_2085_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_11_fu_2182_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_12_fu_2273_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_13_fu_2366_p2               |     +    |      0|  0|  10|          10|           4|
    |tmp_14_fu_2451_p2               |     +    |      0|  0|  10|          10|           4|
    |tmp_15_fu_2530_p2               |     +    |      0|  0|  10|          10|           4|
    |tmp_18_fu_1675_p2               |     +    |      0|  0|  10|          10|          10|
    |tmp_20_fu_1733_p2               |     +    |      0|  0|  10|          10|           2|
    |tmp_21_fu_1770_p2               |     +    |      0|  0|  10|          10|           2|
    |tmp_22_fu_1821_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_23_fu_1912_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_24_fu_2005_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_25_fu_2096_p2               |     +    |      0|  0|  10|          10|           3|
    |tmp_26_fu_2193_p2               |     +    |      0|  0|  10|          10|           4|
    |tmp_27_fu_2284_p2               |     +    |      0|  0|  10|          10|           4|
    |tmp_29_fu_1715_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_31_fu_1788_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_33_fu_1958_p2               |     +    |      0|  0|   8|           8|           8|
    |tmp_35_fu_2145_p2               |     +    |      0|  0|   9|           9|           8|
    |tmp_37_fu_2330_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_39_fu_2684_p2               |     +    |      0|  0|  12|          12|          12|
    |tmp_4_fu_1759_p2                |     +    |      0|  0|  10|          10|           1|
    |tmp_5_fu_1810_p2                |     +    |      0|  0|  10|          10|           2|
    |tmp_7_fu_1901_p2                |     +    |      0|  0|  10|          10|           2|
    |tmp_8_fu_1994_p2                |     +    |      0|  0|  10|          10|           3|
    |exitcond_flatten_fu_1591_p2     |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_1609_p2             |   icmp   |      0|  0|   3|           6|           7|
    |tmp_3_fu_1780_p2                |   icmp   |      0|  0|   3|           6|           1|
    |tmp_fu_1629_p2                  |   icmp   |      0|  0|   3|           6|           1|
    |tmp_mid1_fu_1623_p2             |   icmp   |      0|  0|   3|           6|           1|
    |tmp_19_fu_1702_p2               |    or    |      0|  0|  14|          10|           1|
    |a_row_0_1_fu_1845_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_10_1_fu_2642_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_11_1_fu_1838_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_12_1_fu_1929_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_13_1_fu_2022_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_14_1_fu_2113_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_15_1_fu_2210_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_16_1_fu_2301_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_17_1_fu_2384_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_18_1_fu_2469_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_19_1_fu_2548_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_1936_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_20_1_fu_2635_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_21_1_fu_2628_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_22_1_fu_1831_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_23_1_fu_1922_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_24_1_fu_2015_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_25_1_fu_2106_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_26_1_fu_2203_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_27_1_fu_2294_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_28_1_fu_2377_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_29_1_fu_2462_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_2029_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_30_1_fu_2541_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_31_1_fu_2622_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_2120_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_4_1_fu_2217_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_5_1_fu_2308_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_6_1_fu_2391_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_7_1_fu_2476_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_8_1_fu_2555_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_9_1_fu_2649_p3            |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_1615_p3               |  select  |      0|  0|   6|           1|           1|
    |tmp_1_mid2_v_fu_1643_p3         |  select  |      0|  0|   6|           1|           6|
    |tmp_mid2_fu_1635_p3             |  select  |      0|  0|   1|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      1|  0|2009|        1344|        2167|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig                |  96|         12|   32|        384|
    |a_1_Addr_A_orig                |  96|         12|   32|        384|
    |a_2_Addr_A_orig                |  64|         11|   32|        352|
    |ap_NS_fsm                      |   6|         14|    1|         14|
    |b_0_Addr_A_orig                |  96|         12|   32|        384|
    |b_1_Addr_A_orig                |  96|         12|   32|        384|
    |b_2_Addr_A_orig                |  64|         11|   32|        352|
    |b_copy_0_address0              |   5|          3|    5|         15|
    |b_copy_10_address0             |   5|          3|    5|         15|
    |b_copy_11_address0             |   5|          3|    5|         15|
    |b_copy_12_address0             |   5|          3|    5|         15|
    |b_copy_13_address0             |   5|          3|    5|         15|
    |b_copy_14_address0             |   5|          3|    5|         15|
    |b_copy_15_address0             |   5|          3|    5|         15|
    |b_copy_16_address0             |   5|          3|    5|         15|
    |b_copy_17_address0             |   5|          3|    5|         15|
    |b_copy_18_address0             |   5|          3|    5|         15|
    |b_copy_19_address0             |   5|          3|    5|         15|
    |b_copy_1_address0              |   5|          3|    5|         15|
    |b_copy_20_address0             |   5|          3|    5|         15|
    |b_copy_21_address0             |   5|          3|    5|         15|
    |b_copy_22_address0             |   5|          3|    5|         15|
    |b_copy_23_address0             |   5|          3|    5|         15|
    |b_copy_24_address0             |   5|          3|    5|         15|
    |b_copy_25_address0             |   5|          3|    5|         15|
    |b_copy_26_address0             |   5|          3|    5|         15|
    |b_copy_27_address0             |   5|          3|    5|         15|
    |b_copy_28_address0             |   5|          3|    5|         15|
    |b_copy_29_address0             |   5|          3|    5|         15|
    |b_copy_2_address0              |   5|          3|    5|         15|
    |b_copy_30_address0             |   5|          3|    5|         15|
    |b_copy_31_address0             |   5|          3|    5|         15|
    |b_copy_3_address0              |   5|          3|    5|         15|
    |b_copy_4_address0              |   5|          3|    5|         15|
    |b_copy_5_address0              |   5|          3|    5|         15|
    |b_copy_6_address0              |   5|          3|    5|         15|
    |b_copy_7_address0              |   5|          3|    5|         15|
    |b_copy_8_address0              |   5|          3|    5|         15|
    |b_copy_9_address0              |   5|          3|    5|         15|
    |c_WEN_A                        |   4|          2|    4|          8|
    |i_phi_fu_1553_p4               |   6|          2|    6|         12|
    |i_reg_1549                     |   6|          2|    6|         12|
    |indvar_flatten_phi_fu_1542_p4  |  11|          2|   11|         22|
    |indvar_flatten_reg_1538        |  11|          2|   11|         22|
    |j_phi_fu_1564_p4               |   6|          2|    6|         12|
    |j_reg_1560                     |   6|          2|    6|         12|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 728|        194|  403|       2834|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_126                                     |  32|   0|   32|          0|
    |a_row_10_1_reg_4080                                  |  32|   0|   32|          0|
    |a_row_10_2_fu_166                                    |  32|   0|   32|          0|
    |a_row_11_2_fu_170                                    |  32|   0|   32|          0|
    |a_row_12_2_fu_174                                    |  32|   0|   32|          0|
    |a_row_13_2_fu_178                                    |  32|   0|   32|          0|
    |a_row_14_2_fu_182                                    |  32|   0|   32|          0|
    |a_row_15_2_fu_186                                    |  32|   0|   32|          0|
    |a_row_16_2_fu_190                                    |  32|   0|   32|          0|
    |a_row_17_2_fu_194                                    |  32|   0|   32|          0|
    |a_row_18_2_fu_198                                    |  32|   0|   32|          0|
    |a_row_19_2_fu_202                                    |  32|   0|   32|          0|
    |a_row_1_2_fu_130                                     |  32|   0|   32|          0|
    |a_row_20_2_fu_206                                    |  32|   0|   32|          0|
    |a_row_21_1_reg_4070                                  |  32|   0|   32|          0|
    |a_row_21_2_fu_210                                    |  32|   0|   32|          0|
    |a_row_22_2_fu_214                                    |  32|   0|   32|          0|
    |a_row_23_2_fu_218                                    |  32|   0|   32|          0|
    |a_row_24_2_fu_222                                    |  32|   0|   32|          0|
    |a_row_25_2_fu_226                                    |  32|   0|   32|          0|
    |a_row_26_2_fu_230                                    |  32|   0|   32|          0|
    |a_row_27_2_fu_234                                    |  32|   0|   32|          0|
    |a_row_28_2_fu_238                                    |  32|   0|   32|          0|
    |a_row_29_2_fu_242                                    |  32|   0|   32|          0|
    |a_row_2_2_fu_134                                     |  32|   0|   32|          0|
    |a_row_30_2_fu_246                                    |  32|   0|   32|          0|
    |a_row_31_2_fu_250                                    |  32|   0|   32|          0|
    |a_row_31_reg_3835                                    |  32|   0|   32|          0|
    |a_row_3_2_fu_138                                     |  32|   0|   32|          0|
    |a_row_4_2_fu_142                                     |  32|   0|   32|          0|
    |a_row_5_2_fu_146                                     |  32|   0|   32|          0|
    |a_row_6_2_fu_150                                     |  32|   0|   32|          0|
    |a_row_7_2_fu_154                                     |  32|   0|   32|          0|
    |a_row_8_2_fu_158                                     |  32|   0|   32|          0|
    |a_row_9_2_fu_162                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                            |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_j_mid2_reg_3045            |   6|   0|    6|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_3065      |   6|   0|    6|          0|
    |b_copy_0_load_reg_3325                               |  32|   0|   32|          0|
    |b_copy_10_load_reg_4100                              |  32|   0|   32|          0|
    |b_copy_11_load_reg_3335                              |  32|   0|   32|          0|
    |b_copy_12_load_reg_3410                              |  32|   0|   32|          0|
    |b_copy_13_load_reg_3485                              |  32|   0|   32|          0|
    |b_copy_14_load_reg_3560                              |  32|   0|   32|          0|
    |b_copy_15_load_reg_3640                              |  32|   0|   32|          0|
    |b_copy_16_load_reg_3715                              |  32|   0|   32|          0|
    |b_copy_17_load_reg_3800                              |  32|   0|   32|          0|
    |b_copy_18_load_reg_3885                              |  32|   0|   32|          0|
    |b_copy_19_load_reg_3960                              |  32|   0|   32|          0|
    |b_copy_1_load_reg_3400                               |  32|   0|   32|          0|
    |b_copy_20_load_reg_4040                              |  32|   0|   32|          0|
    |b_copy_21_load_reg_4110                              |  32|   0|   32|          0|
    |b_copy_22_load_reg_3345                              |  32|   0|   32|          0|
    |b_copy_23_load_reg_3420                              |  32|   0|   32|          0|
    |b_copy_24_load_reg_3495                              |  32|   0|   32|          0|
    |b_copy_25_load_reg_3570                              |  32|   0|   32|          0|
    |b_copy_26_load_reg_3650                              |  32|   0|   32|          0|
    |b_copy_27_load_reg_3725                              |  32|   0|   32|          0|
    |b_copy_28_load_reg_3815                              |  32|   0|   32|          0|
    |b_copy_29_load_reg_3900                              |  32|   0|   32|          0|
    |b_copy_2_load_reg_3475                               |  32|   0|   32|          0|
    |b_copy_30_load_reg_3975                              |  32|   0|   32|          0|
    |b_copy_31_load_reg_4055                              |  32|   0|   32|          0|
    |b_copy_3_load_reg_3550                               |  32|   0|   32|          0|
    |b_copy_4_load_reg_3630                               |  32|   0|   32|          0|
    |b_copy_5_load_reg_3705                               |  32|   0|   32|          0|
    |b_copy_6_load_reg_3785                               |  32|   0|   32|          0|
    |b_copy_7_load_reg_3870                               |  32|   0|   32|          0|
    |b_copy_8_load_reg_3945                               |  32|   0|   32|          0|
    |b_copy_9_load_reg_4025                               |  32|   0|   32|          0|
    |exitcond_flatten_reg_3036                            |   1|   0|    1|          0|
    |i_reg_1549                                           |   6|   0|    6|          0|
    |indvar_flatten_next_reg_3040                         |  11|   0|   11|          0|
    |indvar_flatten_reg_1538                              |  11|   0|   11|          0|
    |j_1_reg_3910                                         |   6|   0|    6|          0|
    |j_mid2_reg_3045                                      |   6|   0|    6|          0|
    |j_reg_1560                                           |   6|   0|    6|          0|
    |reg_1571                                             |  32|   0|   32|          0|
    |reg_1575                                             |  32|   0|   32|          0|
    |reg_1579                                             |  32|   0|   32|          0|
    |reg_1583                                             |  32|   0|   32|          0|
    |reg_1587                                             |  32|   0|   32|          0|
    |tmp11_reg_4250                                       |  32|   0|   32|          0|
    |tmp13_reg_4145                                       |  32|   0|   32|          0|
    |tmp14_reg_4060                                       |  32|   0|   32|          0|
    |tmp17_reg_4265                                       |  32|   0|   32|          0|
    |tmp18_reg_4235                                       |  32|   0|   32|          0|
    |tmp19_reg_4190                                       |  32|   0|   32|          0|
    |tmp1_reg_4260                                        |  32|   0|   32|          0|
    |tmp23_reg_3990                                       |  32|   0|   32|          0|
    |tmp24_reg_4255                                       |  32|   0|   32|          0|
    |tmp25_reg_4170                                       |  32|   0|   32|          0|
    |tmp26_reg_4125                                       |  32|   0|   32|          0|
    |tmp29_reg_4215                                       |  32|   0|   32|          0|
    |tmp2_reg_4210                                        |  32|   0|   32|          0|
    |tmp3_reg_4120                                        |  32|   0|   32|          0|
    |tmp4_reg_3985                                        |  32|   0|   32|          0|
    |tmp7_reg_4165                                        |  32|   0|   32|          0|
    |tmp_18_reg_3072                                      |   9|   0|   10|          1|
    |tmp_1_mid2_v_reg_3065                                |   6|   0|    6|          0|
    |tmp_1_reg_3141                                       |  10|   0|   10|          0|
    |tmp_2_10_reg_3795                                    |  32|   0|   32|          0|
    |tmp_2_11_reg_3880                                    |  32|   0|   32|          0|
    |tmp_2_12_reg_3955                                    |  32|   0|   32|          0|
    |tmp_2_13_reg_4035                                    |  32|   0|   32|          0|
    |tmp_2_14_reg_4105                                    |  32|   0|   32|          0|
    |tmp_2_15_reg_4135                                    |  32|   0|   32|          0|
    |tmp_2_16_reg_4155                                    |  32|   0|   32|          0|
    |tmp_2_17_reg_4180                                    |  32|   0|   32|          0|
    |tmp_2_18_reg_4200                                    |  32|   0|   32|          0|
    |tmp_2_19_reg_4225                                    |  32|   0|   32|          0|
    |tmp_2_1_reg_3865                                     |  32|   0|   32|          0|
    |tmp_2_20_reg_4245                                    |  32|   0|   32|          0|
    |tmp_2_21_reg_3810                                    |  32|   0|   32|          0|
    |tmp_2_22_reg_3895                                    |  32|   0|   32|          0|
    |tmp_2_23_reg_3970                                    |  32|   0|   32|          0|
    |tmp_2_24_reg_4050                                    |  32|   0|   32|          0|
    |tmp_2_25_reg_4115                                    |  32|   0|   32|          0|
    |tmp_2_26_reg_4140                                    |  32|   0|   32|          0|
    |tmp_2_27_reg_4160                                    |  32|   0|   32|          0|
    |tmp_2_28_reg_4185                                    |  32|   0|   32|          0|
    |tmp_2_29_reg_4205                                    |  32|   0|   32|          0|
    |tmp_2_2_reg_3940                                     |  32|   0|   32|          0|
    |tmp_2_30_reg_4230                                    |  32|   0|   32|          0|
    |tmp_2_3_reg_4020                                     |  32|   0|   32|          0|
    |tmp_2_4_reg_4095                                     |  32|   0|   32|          0|
    |tmp_2_5_reg_4130                                     |  32|   0|   32|          0|
    |tmp_2_6_reg_4150                                     |  32|   0|   32|          0|
    |tmp_2_7_reg_4175                                     |  32|   0|   32|          0|
    |tmp_2_8_reg_4195                                     |  32|   0|   32|          0|
    |tmp_2_9_reg_4220                                     |  32|   0|   32|          0|
    |tmp_2_s_reg_4240                                     |  32|   0|   32|          0|
    |tmp_39_reg_4090                                      |  12|   0|   12|          0|
    |tmp_3_reg_3269                                       |   1|   0|    1|          0|
    |tmp_6_cast1_reg_3610                                 |   6|   0|    9|          3|
    |tmp_6_cast2_reg_3305                                 |   6|   0|    8|          2|
    |tmp_6_reg_3090                                       |   6|   0|   64|         58|
    |tmp_9_reg_3206                                       |   6|   0|   64|         58|
    |tmp_mid2_reg_3061                                    |   1|   0|    1|          0|
    |tmp_s_reg_3780                                       |  32|   0|   32|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |3978|   0| 4100|        122|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|b_2_Addr_A  | out |   32|    bram    |      b_2     |     array    |
|b_2_EN_A    | out |    1|    bram    |      b_2     |     array    |
|b_2_WEN_A   | out |    4|    bram    |      b_2     |     array    |
|b_2_Din_A   | out |   32|    bram    |      b_2     |     array    |
|b_2_Dout_A  |  in |   32|    bram    |      b_2     |     array    |
|b_2_Clk_A   | out |    1|    bram    |      b_2     |     array    |
|b_2_Rst_A   | out |    1|    bram    |      b_2     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

