time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
7,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
7,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
9,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
9,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
11,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
11,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
13,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
13,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['2', '1']",[],"[None, None]","[None, None]"
13,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
13,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
15,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
15,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '1']",[],"[None, None]","[None, None]"
15,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
15,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
17,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
17,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '1']",[],"[None, None]","[None, None]"
17,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
17,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
19,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
19,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '1']",[],"[None, None]","[None, None]"
19,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
19,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
20,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,['1'],[],"['2', None]","[None, None]"
20,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
21,3 added to ready queue,enqueue,3,,['3'],[],"['2', '1']","[None, None]"
21,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['3', '2']",[],"[None, '1']","[None, None]"
21,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', '1']","[None, None]"
22,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '1']",[],"['3', None]","[None, None]"
22,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['1'],[],"['3', '2']","[None, None]"
23,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '3']",[],"[None, '2']","[None, None]"
23,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],[],"['1', '2']","[None, None]"
24,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"['1', None]","[None, None]"
24,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['2'],[],"['1', '3']","[None, None]"
25,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, '3']","[None, None]"
25,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', '3']","[None, None]"
26,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '3']",[],"['2', None]","[None, None]"
26,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['3'],[],"['2', '1']","[None, None]"
27,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '2']",[],"[None, '1']","[None, None]"
27,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', '1']","[None, None]"
28,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '1']",[],"['3', None]","[None, None]"
28,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['1'],[],"['3', '2']","[None, None]"
29,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '3']",[],"[None, '2']","[None, None]"
29,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],[],"['1', '2']","[None, None]"
30,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['3'],['1'],"[None, '2']","[None, None]"
30,2 finished CPU → wait queue,cpu_to_io,2,CPU1,['3'],"['1', '2']","[None, None]","[None, None]"
30,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['1', '2']","['3', None]","[None, None]"
30,1 dispatched to IO0,dispatch_io,1,IO0,[],['2'],"['3', None]","['1', None]"
30,2 dispatched to IO1,dispatch_io,2,IO1,[],[],"['3', None]","['1', '2']"
32,4 added to ready queue,enqueue,4,,['4'],[],"['3', None]","['1', '2']"
32,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '3']",[],"[None, None]","['1', '2']"
32,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],[],"['4', None]","['1', '2']"
32,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['4', '3']","['1', '2']"
34,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '3']","['1', '2']"
34,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '3']",[],"[None, None]","['1', '2']"
34,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],[],"['4', None]","['1', '2']"
34,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['4', '3']","['1', '2']"
36,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '3']","['1', '2']"
36,3 finished CPU → wait queue,cpu_to_io,3,CPU1,['4'],['3'],"[None, None]","['1', '2']"
36,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['3'],"['4', None]","['1', '2']"
38,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['3'],"[None, None]","['1', '2']"
38,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['3'],"['4', None]","['1', '2']"
40,5 added to ready queue,enqueue,5,,['5'],['3'],"['4', None]","['1', '2']"
40,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '4']",['3'],"[None, None]","['1', '2']"
40,2 finished I/O → ready queue,io_to_ready,2,IO1,"['5', '4', '2']",['3'],"[None, None]","['1', None]"
40,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '2']",['3'],"['5', None]","['1', None]"
40,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['2'],['3'],"['5', '4']","['1', None]"
40,3 dispatched to IO1,dispatch_io,3,IO1,['2'],[],"['5', '4']","['1', '3']"
42,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['2', '5']",[],"[None, '4']","['1', '3']"
42,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '5', '4']",[],"[None, None]","['1', '3']"
42,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '4']",[],"['2', None]","['1', '3']"
42,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['4'],[],"['2', '5']","['1', '3']"
44,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '2']",[],"[None, '5']","['1', '3']"
44,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '2', '5']",[],"[None, None]","['1', '3']"
44,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '5']",[],"['4', None]","['1', '3']"
44,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['5'],[],"['4', '2']","['1', '3']"
46,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '4']",[],"[None, '2']","['1', '3']"
46,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '4', '2']",[],"[None, None]","['1', '3']"
46,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '2']",[],"['5', None]","['1', '3']"
46,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['2'],[],"['5', '4']","['1', '3']"
47,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['2', '4']",[],"['5', None]","['1', '3']"
47,1 finished I/O → ready queue,io_to_ready,1,IO0,"['2', '4', '1']",[],"['5', None]","[None, '3']"
47,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '1']",[],"['5', '2']","[None, '3']"
48,6 added to ready queue,enqueue,6,,"['4', '1', '6']",[],"['5', '2']","[None, '3']"
48,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '1', '6', '5']",[],"[None, '2']","[None, '3']"
48,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '6', '5']",[],"['4', '2']","[None, '3']"
49,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['1', '6', '5']",['2'],"['4', None]","[None, '3']"
49,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '5']",['2'],"['4', '1']","[None, '3']"
49,2 dispatched to IO0,dispatch_io,2,IO0,"['6', '5']",[],"['4', '1']","['2', '3']"
50,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '5', '4']",[],"[None, '1']","['2', '3']"
50,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '4']",[],"['6', '1']","['2', '3']"
51,7 added to ready queue,enqueue,7,,"['5', '4', '7']",[],"['6', '1']","['2', '3']"
51,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '4', '7', '1']",[],"['6', None]","['2', '3']"
51,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '7', '1']",[],"['6', '5']","['2', '3']"
52,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '7', '1', '6']",[],"[None, '5']","['2', '3']"
52,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '1', '6']",[],"['4', '5']","['2', '3']"
53,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['7', '1', '6']",['5'],"['4', None]","['2', '3']"
53,3 finished I/O → ready queue,io_to_ready,3,IO1,"['7', '1', '6', '3']",['5'],"['4', None]","['2', None]"
53,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '6', '3']",['5'],"['4', '7']","['2', None]"
53,5 dispatched to IO1,dispatch_io,5,IO1,"['1', '6', '3']",[],"['4', '7']","['2', '5']"
54,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '6', '3', '4']",[],"[None, '7']","['2', '5']"
54,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '3', '4']",[],"['1', '7']","['2', '5']"
55,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '3', '4', '7']",[],"['1', None]","['2', '5']"
55,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '4', '7']",[],"['1', '6']","['2', '5']"
56,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '4', '7', '1']",[],"[None, '6']","['2', '5']"
56,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '7', '1']",[],"['3', '6']","['2', '5']"
57,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '7', '1', '6']",[],"['3', None]","['2', '5']"
57,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '1', '6']",[],"['3', '4']","['2', '5']"
58,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['7', '1', '6', '3']",[],"[None, '4']","['2', '5']"
58,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['7', '1', '6', '3']",['4'],"[None, None]","['2', '5']"
58,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '6', '3']",['4'],"['7', None]","['2', '5']"
58,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '3']",['4'],"['7', '1']","['2', '5']"
60,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['6', '3', '7']",['4'],"[None, '1']","['2', '5']"
60,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['6', '3', '7', '1']",['4'],"[None, None]","['2', '5']"
60,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '7', '1']",['4'],"['6', None]","['2', '5']"
60,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['7', '1']",['4'],"['6', '3']","['2', '5']"
61,8 added to ready queue,enqueue,8,,"['7', '1', '8']",['4'],"['6', '3']","['2', '5']"
62,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '1', '8', '6']",['4'],"[None, '3']","['2', '5']"
62,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['7', '1', '8', '6', '3']",['4'],"[None, None]","['2', '5']"
62,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '8', '6', '3']",['4'],"['7', None]","['2', '5']"
62,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '6', '3']",['4'],"['7', '1']","['2', '5']"
63,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['8', '6', '3']","['4', '7']","[None, '1']","['2', '5']"
63,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '3']","['4', '7']","['8', '1']","['2', '5']"
64,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '3', '1']","['4', '7']","['8', None]","['2', '5']"
64,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '1']","['4', '7']","['8', '6']","['2', '5']"
65,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '1', '8']","['4', '7']","[None, '6']","['2', '5']"
65,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['3', '1', '8']","['4', '7', '6']","[None, None]","['2', '5']"
65,2 finished I/O → ready queue,io_to_ready,2,IO0,"['3', '1', '8', '2']","['4', '7', '6']","[None, None]","[None, '5']"
65,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '8', '2']","['4', '7', '6']","['3', None]","[None, '5']"
65,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '2']","['4', '7', '6']","['3', '1']","[None, '5']"
65,4 dispatched to IO0,dispatch_io,4,IO0,"['8', '2']","['7', '6']","['3', '1']","['4', '5']"
67,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '2', '3']","['7', '6']","[None, '1']","['4', '5']"
67,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '2', '3', '1']","['7', '6']","[None, None]","['4', '5']"
67,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '3', '1']","['7', '6']","['8', None]","['4', '5']"
67,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['3', '1']","['7', '6']","['8', '2']","['4', '5']"
69,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '1', '8']","['7', '6']","[None, '2']","['4', '5']"
69,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '1', '8', '2']","['7', '6']","[None, None]","['4', '5']"
69,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '8', '2']","['7', '6']","['3', None]","['4', '5']"
69,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '2']","['7', '6']","['3', '1']","['4', '5']"
70,9 added to ready queue,enqueue,9,,"['8', '2', '9']","['7', '6']","['3', '1']","['4', '5']"
70,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['8', '2', '9', '3']","['7', '6']","[None, '1']","['4', '5']"
70,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '9', '3']","['7', '6']","['8', '1']","['4', '5']"
71,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['2', '9', '3']","['7', '6', '8']","[None, '1']","['4', '5']"
71,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '9', '3', '1']","['7', '6', '8']","[None, None]","['4', '5']"
71,5 finished I/O → ready queue,io_to_ready,5,IO1,"['2', '9', '3', '1', '5']","['7', '6', '8']","[None, None]","['4', None]"
71,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['9', '3', '1', '5']","['7', '6', '8']","['2', None]","['4', None]"
71,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '1', '5']","['7', '6', '8']","['2', '9']","['4', None]"
71,7 dispatched to IO1,dispatch_io,7,IO1,"['3', '1', '5']","['6', '8']","['2', '9']","['4', '7']"
72,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['3', '1', '5', '2']","['6', '8']","[None, '9']","['4', '7']"
72,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '5', '2']","['6', '8']","['3', '9']","['4', '7']"
73,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['1', '5', '2', '9']","['6', '8']","['3', None]","['4', '7']"
73,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '2', '9']","['6', '8']","['3', '1']","['4', '7']"
74,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '2', '9', '3']","['6', '8']","[None, '1']","['4', '7']"
74,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '9', '3']","['6', '8']","['5', '1']","['4', '7']"
75,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '9', '3', '1']","['6', '8']","['5', None]","['4', '7']"
75,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['9', '3', '1']","['6', '8']","['5', '2']","['4', '7']"
76,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['9', '3', '1', '5']","['6', '8']","[None, '2']","['4', '7']"
76,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '1', '5']","['6', '8']","['9', '2']","['4', '7']"
77,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '1', '5', '2']","['6', '8']","['9', None]","['4', '7']"
77,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '5', '2']","['6', '8']","['9', '3']","['4', '7']"
78,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['1', '5', '2', '9']","['6', '8']","[None, '3']","['4', '7']"
78,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '2', '9']","['6', '8']","['1', '3']","['4', '7']"
79,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['5', '2', '9', '1']","['6', '8']","[None, '3']","['4', '7']"
79,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '2', '9', '1', '3']","['6', '8']","[None, None]","['4', '7']"
79,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '9', '1', '3']","['6', '8']","['5', None]","['4', '7']"
79,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['9', '1', '3']","['6', '8']","['5', '2']","['4', '7']"
80,10 added to ready queue,enqueue,10,,"['9', '1', '3', '10']","['6', '8']","['5', '2']","['4', '7']"
81,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['9', '1', '3', '10', '5']","['6', '8']","[None, '2']","['4', '7']"
81,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '1', '3', '10', '5', '2']","['6', '8']","[None, None]","['4', '7']"
81,4 finished I/O → ready queue,io_to_ready,4,IO0,"['9', '1', '3', '10', '5', '2', '4']","['6', '8']","[None, None]","[None, '7']"
81,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['1', '3', '10', '5', '2', '4']","['6', '8']","['9', None]","[None, '7']"
81,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['3', '10', '5', '2', '4']","['6', '8']","['9', '1']","[None, '7']"
81,6 dispatched to IO0,dispatch_io,6,IO0,"['3', '10', '5', '2', '4']",['8'],"['9', '1']","['6', '7']"
83,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['3', '10', '5', '2', '4', '9']",['8'],"[None, '1']","['6', '7']"
83,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '10', '5', '2', '4', '9', '1']",['8'],"[None, None]","['6', '7']"
83,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '5', '2', '4', '9', '1']",['8'],"['3', None]","['6', '7']"
83,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '2', '4', '9', '1']",['8'],"['3', '10']","['6', '7']"
85,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['5', '2', '4', '9', '1']","['8', '3']","[None, '10']","['6', '7']"
85,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '2', '4', '9', '1', '10']","['8', '3']","[None, None]","['6', '7']"
85,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '4', '9', '1', '10']","['8', '3']","['5', None]","['6', '7']"
85,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '9', '1', '10']","['8', '3']","['5', '2']","['6', '7']"
87,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '9', '1', '10', '5']","['8', '3']","[None, '2']","['6', '7']"
87,2 finished all bursts,finished,2,CPU1,"['4', '9', '1', '10', '5']","['8', '3']","[None, None]","['6', '7']"
87,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '1', '10', '5']","['8', '3']","['4', None]","['6', '7']"
87,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['1', '10', '5']","['8', '3']","['4', '9']","['6', '7']"
88,11 added to ready queue,enqueue,11,,"['1', '10', '5', '11']","['8', '3']","['4', '9']","['6', '7']"
88,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['1', '10', '5', '11', '4']","['8', '3']","[None, '9']","['6', '7']"
88,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '5', '11', '4']","['8', '3']","['1', '9']","['6', '7']"
89,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '5', '11', '4', '9']","['8', '3']","['1', None]","['6', '7']"
89,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '11', '4', '9']","['8', '3']","['1', '10']","['6', '7']"
90,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['5', '11', '4', '9', '1']","['8', '3']","[None, '10']","['6', '7']"
90,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['11', '4', '9', '1']","['8', '3']","['5', '10']","['6', '7']"
91,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['11', '4', '9', '1', '5']","['8', '3']","[None, '10']","['6', '7']"
91,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '4', '9', '1', '5', '10']","['8', '3']","[None, None]","['6', '7']"
91,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '9', '1', '5', '10']","['8', '3']","['11', None]","['6', '7']"
91,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '1', '5', '10']","['8', '3']","['11', '4']","['6', '7']"
93,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['9', '1', '5', '10', '11']","['8', '3']","[None, '4']","['6', '7']"
93,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '1', '5', '10', '11', '4']","['8', '3']","[None, None]","['6', '7']"
93,6 finished I/O → ready queue,io_to_ready,6,IO0,"['9', '1', '5', '10', '11', '4', '6']","['8', '3']","[None, None]","[None, '7']"
93,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['1', '5', '10', '11', '4', '6']","['8', '3']","['9', None]","[None, '7']"
93,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '10', '11', '4', '6']","['8', '3']","['9', '1']","[None, '7']"
93,8 dispatched to IO0,dispatch_io,8,IO0,"['5', '10', '11', '4', '6']",['3'],"['9', '1']","['8', '7']"
95,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['5', '10', '11', '4', '6']","['3', '9']","[None, '1']","['8', '7']"
95,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '10', '11', '4', '6', '1']","['3', '9']","[None, None]","['8', '7']"
95,7 finished I/O → ready queue,io_to_ready,7,IO1,"['5', '10', '11', '4', '6', '1', '7']","['3', '9']","[None, None]","['8', None]"
95,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '11', '4', '6', '1', '7']","['3', '9']","['5', None]","['8', None]"
95,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '4', '6', '1', '7']","['3', '9']","['5', '10']","['8', None]"
95,3 dispatched to IO1,dispatch_io,3,IO1,"['11', '4', '6', '1', '7']",['9'],"['5', '10']","['8', '3']"
97,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['11', '4', '6', '1', '7', '5']",['9'],"[None, '10']","['8', '3']"
97,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '4', '6', '1', '7', '5', '10']",['9'],"[None, None]","['8', '3']"
97,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '6', '1', '7', '5', '10']",['9'],"['11', None]","['8', '3']"
97,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '1', '7', '5', '10']",['9'],"['11', '4']","['8', '3']"
99,12 added to ready queue,enqueue,12,,"['6', '1', '7', '5', '10', '12']",['9'],"['11', '4']","['8', '3']"
99,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['6', '1', '7', '5', '10', '12', '11']",['9'],"[None, '4']","['8', '3']"
99,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '1', '7', '5', '10', '12', '11', '4']",['9'],"[None, None]","['8', '3']"
99,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '7', '5', '10', '12', '11', '4']",['9'],"['6', None]","['8', '3']"
99,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '5', '10', '12', '11', '4']",['9'],"['6', '1']","['8', '3']"
101,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '5', '10', '12', '11', '4', '6']",['9'],"[None, '1']","['8', '3']"
101,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['7', '5', '10', '12', '11', '4', '6', '1']",['9'],"[None, None]","['8', '3']"
101,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['5', '10', '12', '11', '4', '6', '1']",['9'],"['7', None]","['8', '3']"
101,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '12', '11', '4', '6', '1']",['9'],"['7', '5']","['8', '3']"
103,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '12', '11', '4', '6', '1', '7']",['9'],"[None, '5']","['8', '3']"
103,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '12', '11', '4', '6', '1', '7', '5']",['9'],"[None, None]","['8', '3']"
103,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '11', '4', '6', '1', '7', '5']",['9'],"['10', None]","['8', '3']"
103,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['11', '4', '6', '1', '7', '5']",['9'],"['10', '12']","['8', '3']"
104,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['11', '4', '6', '1', '7', '5']","['9', '10']","[None, '12']","['8', '3']"
104,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '6', '1', '7', '5']","['9', '10']","['11', '12']","['8', '3']"
105,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['4', '6', '1', '7', '5', '12']","['9', '10']","['11', None]","['8', '3']"
105,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '1', '7', '5', '12']","['9', '10']","['11', '4']","['8', '3']"
106,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['6', '1', '7', '5', '12', '11']","['9', '10']","[None, '4']","['8', '3']"
106,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '7', '5', '12', '11']","['9', '10']","['6', '4']","['8', '3']"
107,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '7', '5', '12', '11', '4']","['9', '10']","['6', None]","['8', '3']"
107,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '5', '12', '11', '4']","['9', '10']","['6', '1']","['8', '3']"
108,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '5', '12', '11', '4', '6']","['9', '10']","[None, '1']","['8', '3']"
108,1 finished all bursts,finished,1,CPU1,"['7', '5', '12', '11', '4', '6']","['9', '10']","[None, None]","['8', '3']"
108,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['5', '12', '11', '4', '6']","['9', '10']","['7', None]","['8', '3']"
108,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['12', '11', '4', '6']","['9', '10']","['7', '5']","['8', '3']"
109,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['12', '11', '4', '6', '5']","['9', '10']","['7', None]","['8', '3']"
109,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['11', '4', '6', '5']","['9', '10']","['7', '12']","['8', '3']"
110,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['11', '4', '6', '5', '7']","['9', '10']","[None, '12']","['8', '3']"
110,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '6', '5', '7']","['9', '10']","['11', '12']","['8', '3']"
111,13 added to ready queue,enqueue,13,,"['4', '6', '5', '7', '13']","['9', '10']","['11', '12']","['8', '3']"
111,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['4', '6', '5', '7', '13', '11']","['9', '10']","[None, '12']","['8', '3']"
111,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['4', '6', '5', '7', '13', '11', '12']","['9', '10']","[None, None]","['8', '3']"
111,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '5', '7', '13', '11', '12']","['9', '10']","['4', None]","['8', '3']"
111,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '7', '13', '11', '12']","['9', '10']","['4', '6']","['8', '3']"
112,3 finished I/O → ready queue,io_to_ready,3,IO1,"['5', '7', '13', '11', '12', '3']","['9', '10']","['4', '6']","['8', None]"
112,9 dispatched to IO1,dispatch_io,9,IO1,"['5', '7', '13', '11', '12', '3']",['10'],"['4', '6']","['8', '9']"
113,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '7', '13', '11', '12', '3', '4']",['10'],"[None, '6']","['8', '9']"
113,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['5', '7', '13', '11', '12', '3', '4', '6']",['10'],"[None, None]","['8', '9']"
113,8 finished I/O → ready queue,io_to_ready,8,IO0,"['5', '7', '13', '11', '12', '3', '4', '6', '8']",['10'],"[None, None]","[None, '9']"
113,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '13', '11', '12', '3', '4', '6', '8']",['10'],"['5', None]","[None, '9']"
113,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '11', '12', '3', '4', '6', '8']",['10'],"['5', '7']","[None, '9']"
113,10 dispatched to IO0,dispatch_io,10,IO0,"['13', '11', '12', '3', '4', '6', '8']",[],"['5', '7']","['10', '9']"
115,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['13', '11', '12', '3', '4', '6', '8', '5']",[],"[None, '7']","['10', '9']"
115,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '11', '12', '3', '4', '6', '8', '5', '7']",[],"[None, None]","['10', '9']"
115,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['11', '12', '3', '4', '6', '8', '5', '7']",[],"['13', None]","['10', '9']"
115,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '3', '4', '6', '8', '5', '7']",[],"['13', '11']","['10', '9']"
117,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '3', '4', '6', '8', '5', '7', '13']",[],"[None, '11']","['10', '9']"
117,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '3', '4', '6', '8', '5', '7', '13', '11']",[],"[None, None]","['10', '9']"
117,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['3', '4', '6', '8', '5', '7', '13', '11']",[],"['12', None]","['10', '9']"
117,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '6', '8', '5', '7', '13', '11']",[],"['12', '3']","['10', '9']"
119,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['4', '6', '8', '5', '7', '13', '11', '12']",[],"[None, '3']","['10', '9']"
119,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '6', '8', '5', '7', '13', '11', '12', '3']",[],"[None, None]","['10', '9']"
119,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '8', '5', '7', '13', '11', '12', '3']",[],"['4', None]","['10', '9']"
119,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '5', '7', '13', '11', '12', '3']",[],"['4', '6']","['10', '9']"
120,14 added to ready queue,enqueue,14,,"['8', '5', '7', '13', '11', '12', '3', '14']",[],"['4', '6']","['10', '9']"
121,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '5', '7', '13', '11', '12', '3', '14', '4']",[],"[None, '6']","['10', '9']"
121,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '5', '7', '13', '11', '12', '3', '14', '4', '6']",[],"[None, None]","['10', '9']"
121,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '7', '13', '11', '12', '3', '14', '4', '6']",[],"['8', None]","['10', '9']"
121,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '13', '11', '12', '3', '14', '4', '6']",[],"['8', '5']","['10', '9']"
122,9 finished I/O → ready queue,io_to_ready,9,IO1,"['7', '13', '11', '12', '3', '14', '4', '6', '9']",[],"['8', '5']","['10', None]"
123,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '13', '11', '12', '3', '14', '4', '6', '9', '8']",[],"[None, '5']","['10', None]"
123,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '13', '11', '12', '3', '14', '4', '6', '9', '8', '5']",[],"[None, None]","['10', None]"
123,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '11', '12', '3', '14', '4', '6', '9', '8', '5']",[],"['7', None]","['10', None]"
123,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '12', '3', '14', '4', '6', '9', '8', '5']",[],"['7', '13']","['10', None]"
125,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['11', '12', '3', '14', '4', '6', '9', '8', '5', '7']",[],"[None, '13']","['10', None]"
125,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '12', '3', '14', '4', '6', '9', '8', '5', '7', '13']",[],"[None, None]","['10', None]"
125,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '3', '14', '4', '6', '9', '8', '5', '7', '13']",[],"['11', None]","['10', None]"
125,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['3', '14', '4', '6', '9', '8', '5', '7', '13']",[],"['11', '12']","['10', None]"
127,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['3', '14', '4', '6', '9', '8', '5', '7', '13', '11']",[],"[None, '12']","['10', None]"
127,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['3', '14', '4', '6', '9', '8', '5', '7', '13', '11']",['12'],"[None, None]","['10', None]"
127,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['14', '4', '6', '9', '8', '5', '7', '13', '11']",['12'],"['3', None]","['10', None]"
127,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['4', '6', '9', '8', '5', '7', '13', '11']",['12'],"['3', '14']","['10', None]"
127,12 dispatched to IO1,dispatch_io,12,IO1,"['4', '6', '9', '8', '5', '7', '13', '11']",[],"['3', '14']","['10', '12']"
129,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '6', '9', '8', '5', '7', '13', '11', '3']",[],"[None, '14']","['10', '12']"
129,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['4', '6', '9', '8', '5', '7', '13', '11', '3', '14']",[],"[None, None]","['10', '12']"
129,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '9', '8', '5', '7', '13', '11', '3', '14']",[],"['4', None]","['10', '12']"
129,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '8', '5', '7', '13', '11', '3', '14']",[],"['4', '6']","['10', '12']"
131,15 added to ready queue,enqueue,15,,"['9', '8', '5', '7', '13', '11', '3', '14', '15']",[],"['4', '6']","['10', '12']"
131,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['9', '8', '5', '7', '13', '11', '3', '14', '15', '4']",[],"[None, '6']","['10', '12']"
131,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '8', '5', '7', '13', '11', '3', '14', '15', '4', '6']",[],"[None, None]","['10', '12']"
131,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '5', '7', '13', '11', '3', '14', '15', '4', '6']",[],"['9', None]","['10', '12']"
131,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '7', '13', '11', '3', '14', '15', '4', '6']",[],"['9', '8']","['10', '12']"
133,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '7', '13', '11', '3', '14', '15', '4', '6', '9']",[],"[None, '8']","['10', '12']"
133,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '7', '13', '11', '3', '14', '15', '4', '6', '9', '8']",[],"[None, None]","['10', '12']"
133,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '13', '11', '3', '14', '15', '4', '6', '9', '8']",[],"['5', None]","['10', '12']"
133,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '11', '3', '14', '15', '4', '6', '9', '8']",[],"['5', '7']","['10', '12']"
134,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['13', '11', '3', '14', '15', '4', '6', '9', '8', '5']",[],"[None, '7']","['10', '12']"
134,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['13', '11', '3', '14', '15', '4', '6', '9', '8', '5', '7']",[],"[None, None]","['10', '12']"
134,10 finished I/O → ready queue,io_to_ready,10,IO0,"['13', '11', '3', '14', '15', '4', '6', '9', '8', '5', '7', '10']",[],"[None, None]","[None, '12']"
134,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['11', '3', '14', '15', '4', '6', '9', '8', '5', '7', '10']",[],"['13', None]","[None, '12']"
134,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['3', '14', '15', '4', '6', '9', '8', '5', '7', '10']",[],"['13', '11']","[None, '12']"
136,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['3', '14', '15', '4', '6', '9', '8', '5', '7', '10', '13']",[],"[None, '11']","[None, '12']"
136,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['3', '14', '15', '4', '6', '9', '8', '5', '7', '10', '13', '11']",[],"[None, None]","[None, '12']"
136,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['14', '15', '4', '6', '9', '8', '5', '7', '10', '13', '11']",[],"['3', None]","[None, '12']"
136,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '4', '6', '9', '8', '5', '7', '10', '13', '11']",[],"['3', '14']","[None, '12']"
137,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['15', '4', '6', '9', '8', '5', '7', '10', '13', '11']",['14'],"['3', None]","[None, '12']"
137,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['4', '6', '9', '8', '5', '7', '10', '13', '11']",['14'],"['3', '15']","[None, '12']"
137,14 dispatched to IO0,dispatch_io,14,IO0,"['4', '6', '9', '8', '5', '7', '10', '13', '11']",[],"['3', '15']","['14', '12']"
138,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['4', '6', '9', '8', '5', '7', '10', '13', '11']",['3'],"[None, '15']","['14', '12']"
138,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '9', '8', '5', '7', '10', '13', '11']",['3'],"['4', '15']","['14', '12']"
139,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['6', '9', '8', '5', '7', '10', '13', '11', '15']",['3'],"['4', None]","['14', '12']"
139,12 finished I/O → ready queue,io_to_ready,12,IO1,"['6', '9', '8', '5', '7', '10', '13', '11', '15', '12']",['3'],"['4', None]","['14', None]"
139,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '8', '5', '7', '10', '13', '11', '15', '12']",['3'],"['4', '6']","['14', None]"
139,3 dispatched to IO1,dispatch_io,3,IO1,"['9', '8', '5', '7', '10', '13', '11', '15', '12']",[],"['4', '6']","['14', '3']"
140,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['9', '8', '5', '7', '10', '13', '11', '15', '12']",['4'],"[None, '6']","['14', '3']"
140,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['9', '8', '5', '7', '10', '13', '11', '15', '12', '6']",['4'],"[None, None]","['14', '3']"
140,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '5', '7', '10', '13', '11', '15', '12', '6']",['4'],"['9', None]","['14', '3']"
140,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '7', '10', '13', '11', '15', '12', '6']",['4'],"['9', '8']","['14', '3']"
142,16 added to ready queue,enqueue,16,,"['5', '7', '10', '13', '11', '15', '12', '6', '16']",['4'],"['9', '8']","['14', '3']"
142,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '7', '10', '13', '11', '15', '12', '6', '16', '9']",['4'],"[None, '8']","['14', '3']"
142,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['5', '7', '10', '13', '11', '15', '12', '6', '16', '9']","['4', '8']","[None, None]","['14', '3']"
142,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '10', '13', '11', '15', '12', '6', '16', '9']","['4', '8']","['5', None]","['14', '3']"
142,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['10', '13', '11', '15', '12', '6', '16', '9']","['4', '8']","['5', '7']","['14', '3']"
144,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['10', '13', '11', '15', '12', '6', '16', '9', '5']","['4', '8']","[None, '7']","['14', '3']"
144,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['10', '13', '11', '15', '12', '6', '16', '9', '5', '7']","['4', '8']","[None, None]","['14', '3']"
144,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '11', '15', '12', '6', '16', '9', '5', '7']","['4', '8']","['10', None]","['14', '3']"
144,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '15', '12', '6', '16', '9', '5', '7']","['4', '8']","['10', '13']","['14', '3']"
145,3 finished I/O → ready queue,io_to_ready,3,IO1,"['11', '15', '12', '6', '16', '9', '5', '7', '3']","['4', '8']","['10', '13']","['14', None]"
145,4 dispatched to IO1,dispatch_io,4,IO1,"['11', '15', '12', '6', '16', '9', '5', '7', '3']",['8'],"['10', '13']","['14', '4']"
146,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '15', '12', '6', '16', '9', '5', '7', '3', '10']",['8'],"[None, '13']","['14', '4']"
146,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '15', '12', '6', '16', '9', '5', '7', '3', '10', '13']",['8'],"[None, None]","['14', '4']"
146,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '12', '6', '16', '9', '5', '7', '3', '10', '13']",['8'],"['11', None]","['14', '4']"
146,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '6', '16', '9', '5', '7', '3', '10', '13']",['8'],"['11', '15']","['14', '4']"
147,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['12', '6', '16', '9', '5', '7', '3', '10', '13', '11']",['8'],"[None, '15']","['14', '4']"
147,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['6', '16', '9', '5', '7', '3', '10', '13', '11']",['8'],"['12', '15']","['14', '4']"
148,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['6', '16', '9', '5', '7', '3', '10', '13', '11', '15']",['8'],"['12', None]","['14', '4']"
148,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '9', '5', '7', '3', '10', '13', '11', '15']",['8'],"['12', '6']","['14', '4']"
149,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['16', '9', '5', '7', '3', '10', '13', '11', '15', '12']",['8'],"[None, '6']","['14', '4']"
149,14 finished I/O → ready queue,io_to_ready,14,IO0,"['16', '9', '5', '7', '3', '10', '13', '11', '15', '12', '14']",['8'],"[None, '6']","[None, '4']"
149,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['9', '5', '7', '3', '10', '13', '11', '15', '12', '14']",['8'],"['16', '6']","[None, '4']"
149,8 dispatched to IO0,dispatch_io,8,IO0,"['9', '5', '7', '3', '10', '13', '11', '15', '12', '14']",[],"['16', '6']","['8', '4']"
150,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '5', '7', '3', '10', '13', '11', '15', '12', '14', '6']",[],"['16', None]","['8', '4']"
150,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '7', '3', '10', '13', '11', '15', '12', '14', '6']",[],"['16', '9']","['8', '4']"
151,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['5', '7', '3', '10', '13', '11', '15', '12', '14', '6', '16']",[],"[None, '9']","['8', '4']"
151,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['5', '7', '3', '10', '13', '11', '15', '12', '14', '6', '16', '9']",[],"[None, None]","['8', '4']"
151,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '3', '10', '13', '11', '15', '12', '14', '6', '16', '9']",[],"['5', None]","['8', '4']"
151,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '10', '13', '11', '15', '12', '14', '6', '16', '9']",[],"['5', '7']","['8', '4']"
152,17 added to ready queue,enqueue,17,,"['3', '10', '13', '11', '15', '12', '14', '6', '16', '9', '17']",[],"['5', '7']","['8', '4']"
153,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '10', '13', '11', '15', '12', '14', '6', '16', '9', '17', '5']",[],"[None, '7']","['8', '4']"
153,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '10', '13', '11', '15', '12', '14', '6', '16', '9', '17', '5', '7']",[],"[None, None]","['8', '4']"
153,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '13', '11', '15', '12', '14', '6', '16', '9', '17', '5', '7']",[],"['3', None]","['8', '4']"
153,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '11', '15', '12', '14', '6', '16', '9', '17', '5', '7']",[],"['3', '10']","['8', '4']"
154,3 finished all bursts,finished,3,CPU0,"['13', '11', '15', '12', '14', '6', '16', '9', '17', '5', '7']",[],"[None, '10']","['8', '4']"
154,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['11', '15', '12', '14', '6', '16', '9', '17', '5', '7']",[],"['13', '10']","['8', '4']"
155,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '15', '12', '14', '6', '16', '9', '17', '5', '7', '10']",[],"['13', None]","['8', '4']"
155,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '12', '14', '6', '16', '9', '17', '5', '7', '10']",[],"['13', '11']","['8', '4']"
156,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['15', '12', '14', '6', '16', '9', '17', '5', '7', '10', '13']",[],"[None, '11']","['8', '4']"
156,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['12', '14', '6', '16', '9', '17', '5', '7', '10', '13']",[],"['15', '11']","['8', '4']"
157,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '14', '6', '16', '9', '17', '5', '7', '10', '13', '11']",[],"['15', None]","['8', '4']"
157,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '6', '16', '9', '17', '5', '7', '10', '13', '11']",[],"['15', '12']","['8', '4']"
158,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['14', '6', '16', '9', '17', '5', '7', '10', '13', '11', '15']",[],"[None, '12']","['8', '4']"
158,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['14', '6', '16', '9', '17', '5', '7', '10', '13', '11', '15', '12']",[],"[None, None]","['8', '4']"
158,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['6', '16', '9', '17', '5', '7', '10', '13', '11', '15', '12']",[],"['14', None]","['8', '4']"
158,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['16', '9', '17', '5', '7', '10', '13', '11', '15', '12']",[],"['14', '6']","['8', '4']"
159,18 added to ready queue,enqueue,18,,"['16', '9', '17', '5', '7', '10', '13', '11', '15', '12', '18']",[],"['14', '6']","['8', '4']"
159,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['16', '9', '17', '5', '7', '10', '13', '11', '15', '12', '18', '6']",[],"['14', None]","['8', '4']"
159,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['9', '17', '5', '7', '10', '13', '11', '15', '12', '18', '6']",[],"['14', '16']","['8', '4']"
160,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['9', '17', '5', '7', '10', '13', '11', '15', '12', '18', '6', '14']",[],"[None, '16']","['8', '4']"
160,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '5', '7', '10', '13', '11', '15', '12', '18', '6', '14']",[],"['9', '16']","['8', '4']"
161,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['17', '5', '7', '10', '13', '11', '15', '12', '18', '6', '14', '16']",[],"['9', None]","['8', '4']"
161,4 finished I/O → ready queue,io_to_ready,4,IO1,"['17', '5', '7', '10', '13', '11', '15', '12', '18', '6', '14', '16', '4']",[],"['9', None]","['8', None]"
161,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['5', '7', '10', '13', '11', '15', '12', '18', '6', '14', '16', '4']",[],"['9', '17']","['8', None]"
162,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '7', '10', '13', '11', '15', '12', '18', '6', '14', '16', '4', '9']",[],"[None, '17']","['8', None]"
162,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '10', '13', '11', '15', '12', '18', '6', '14', '16', '4', '9']",[],"['5', '17']","['8', None]"
163,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['7', '10', '13', '11', '15', '12', '18', '6', '14', '16', '4', '9', '17']",[],"['5', None]","['8', None]"
163,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['10', '13', '11', '15', '12', '18', '6', '14', '16', '4', '9', '17']",[],"['5', '7']","['8', None]"
164,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['10', '13', '11', '15', '12', '18', '6', '14', '16', '4', '9', '17', '5']",[],"[None, '7']","['8', None]"
164,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['10', '13', '11', '15', '12', '18', '6', '14', '16', '4', '9', '17', '5', '7']",[],"[None, None]","['8', None]"
164,8 finished I/O → ready queue,io_to_ready,8,IO0,"['10', '13', '11', '15', '12', '18', '6', '14', '16', '4', '9', '17', '5', '7', '8']",[],"[None, None]","[None, None]"
164,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '11', '15', '12', '18', '6', '14', '16', '4', '9', '17', '5', '7', '8']",[],"['10', None]","[None, None]"
164,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '15', '12', '18', '6', '14', '16', '4', '9', '17', '5', '7', '8']",[],"['10', '13']","[None, None]"
165,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['11', '15', '12', '18', '6', '14', '16', '4', '9', '17', '5', '7', '8', '10']",[],"[None, '13']","[None, None]"
165,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '12', '18', '6', '14', '16', '4', '9', '17', '5', '7', '8', '10']",[],"['11', '13']","[None, None]"
166,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['15', '12', '18', '6', '14', '16', '4', '9', '17', '5', '7', '8', '10', '13']",[],"['11', None]","[None, None]"
166,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '18', '6', '14', '16', '4', '9', '17', '5', '7', '8', '10', '13']",[],"['11', '15']","[None, None]"
167,19 added to ready queue,enqueue,19,,"['12', '18', '6', '14', '16', '4', '9', '17', '5', '7', '8', '10', '13', '19']",[],"['11', '15']","[None, None]"
167,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '18', '6', '14', '16', '4', '9', '17', '5', '7', '8', '10', '13', '19', '11']",[],"[None, '15']","[None, None]"
167,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['18', '6', '14', '16', '4', '9', '17', '5', '7', '8', '10', '13', '19', '11']",[],"['12', '15']","[None, None]"
168,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['18', '6', '14', '16', '4', '9', '17', '5', '7', '8', '10', '13', '19', '11']",['15'],"['12', None]","[None, None]"
168,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '14', '16', '4', '9', '17', '5', '7', '8', '10', '13', '19', '11']",['15'],"['12', '18']","[None, None]"
168,15 dispatched to IO0,dispatch_io,15,IO0,"['6', '14', '16', '4', '9', '17', '5', '7', '8', '10', '13', '19', '11']",[],"['12', '18']","['15', None]"
169,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['6', '14', '16', '4', '9', '17', '5', '7', '8', '10', '13', '19', '11', '12']",[],"[None, '18']","['15', None]"
169,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '16', '4', '9', '17', '5', '7', '8', '10', '13', '19', '11', '12']",[],"['6', '18']","['15', None]"
170,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['14', '16', '4', '9', '17', '5', '7', '8', '10', '13', '19', '11', '12', '18']",[],"['6', None]","['15', None]"
170,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '4', '9', '17', '5', '7', '8', '10', '13', '19', '11', '12', '18']",[],"['6', '14']","['15', None]"
171,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['16', '4', '9', '17', '5', '7', '8', '10', '13', '19', '11', '12', '18', '6']",[],"[None, '14']","['15', None]"
171,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['4', '9', '17', '5', '7', '8', '10', '13', '19', '11', '12', '18', '6']",[],"['16', '14']","['15', None]"
172,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['4', '9', '17', '5', '7', '8', '10', '13', '19', '11', '12', '18', '6']",['16'],"[None, '14']","['15', None]"
172,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['4', '9', '17', '5', '7', '8', '10', '13', '19', '11', '12', '18', '6', '14']",['16'],"[None, None]","['15', None]"
172,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '17', '5', '7', '8', '10', '13', '19', '11', '12', '18', '6', '14']",['16'],"['4', None]","['15', None]"
172,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['17', '5', '7', '8', '10', '13', '19', '11', '12', '18', '6', '14']",['16'],"['4', '9']","['15', None]"
172,16 dispatched to IO1,dispatch_io,16,IO1,"['17', '5', '7', '8', '10', '13', '19', '11', '12', '18', '6', '14']",[],"['4', '9']","['15', '16']"
174,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['17', '5', '7', '8', '10', '13', '19', '11', '12', '18', '6', '14', '4']",[],"[None, '9']","['15', '16']"
174,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['17', '5', '7', '8', '10', '13', '19', '11', '12', '18', '6', '14', '4', '9']",[],"[None, None]","['15', '16']"
174,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['5', '7', '8', '10', '13', '19', '11', '12', '18', '6', '14', '4', '9']",[],"['17', None]","['15', '16']"
174,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '8', '10', '13', '19', '11', '12', '18', '6', '14', '4', '9']",[],"['17', '5']","['15', '16']"
176,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['7', '8', '10', '13', '19', '11', '12', '18', '6', '14', '4', '9', '17']",[],"[None, '5']","['15', '16']"
176,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '8', '10', '13', '19', '11', '12', '18', '6', '14', '4', '9', '17', '5']",[],"[None, None]","['15', '16']"
176,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '10', '13', '19', '11', '12', '18', '6', '14', '4', '9', '17', '5']",[],"['7', None]","['15', '16']"
176,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '13', '19', '11', '12', '18', '6', '14', '4', '9', '17', '5']",[],"['7', '8']","['15', '16']"
178,20 added to ready queue,enqueue,20,,"['10', '13', '19', '11', '12', '18', '6', '14', '4', '9', '17', '5', '20']",[],"['7', '8']","['15', '16']"
178,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '13', '19', '11', '12', '18', '6', '14', '4', '9', '17', '5', '20', '7']",[],"[None, '8']","['15', '16']"
178,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['10', '13', '19', '11', '12', '18', '6', '14', '4', '9', '17', '5', '20', '7', '8']",[],"[None, None]","['15', '16']"
178,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '19', '11', '12', '18', '6', '14', '4', '9', '17', '5', '20', '7', '8']",[],"['10', None]","['15', '16']"
178,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '11', '12', '18', '6', '14', '4', '9', '17', '5', '20', '7', '8']",[],"['10', '13']","['15', '16']"
180,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '11', '12', '18', '6', '14', '4', '9', '17', '5', '20', '7', '8', '10']",[],"[None, '13']","['15', '16']"
180,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['19', '11', '12', '18', '6', '14', '4', '9', '17', '5', '20', '7', '8', '10', '13']",[],"[None, None]","['15', '16']"
180,15 finished I/O → ready queue,io_to_ready,15,IO0,"['19', '11', '12', '18', '6', '14', '4', '9', '17', '5', '20', '7', '8', '10', '13', '15']",[],"[None, None]","[None, '16']"
180,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '12', '18', '6', '14', '4', '9', '17', '5', '20', '7', '8', '10', '13', '15']",[],"['19', None]","[None, '16']"
180,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '18', '6', '14', '4', '9', '17', '5', '20', '7', '8', '10', '13', '15']",[],"['19', '11']","[None, '16']"
182,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['12', '18', '6', '14', '4', '9', '17', '5', '20', '7', '8', '10', '13', '15', '19']",[],"[None, '11']","[None, '16']"
182,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '18', '6', '14', '4', '9', '17', '5', '20', '7', '8', '10', '13', '15', '19', '11']",[],"[None, None]","[None, '16']"
182,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['18', '6', '14', '4', '9', '17', '5', '20', '7', '8', '10', '13', '15', '19', '11']",[],"['12', None]","[None, '16']"
182,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '14', '4', '9', '17', '5', '20', '7', '8', '10', '13', '15', '19', '11']",[],"['12', '18']","[None, '16']"
183,16 finished I/O → ready queue,io_to_ready,16,IO1,"['6', '14', '4', '9', '17', '5', '20', '7', '8', '10', '13', '15', '19', '11', '16']",[],"['12', '18']","[None, None]"
184,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['6', '14', '4', '9', '17', '5', '20', '7', '8', '10', '13', '15', '19', '11', '16', '12']",[],"[None, '18']","[None, None]"
184,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['6', '14', '4', '9', '17', '5', '20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18']",[],"[None, None]","[None, None]"
184,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '4', '9', '17', '5', '20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18']",[],"['6', None]","[None, None]"
184,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['4', '9', '17', '5', '20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18']",[],"['6', '14']","[None, None]"
186,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['4', '9', '17', '5', '20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6']",[],"[None, '14']","[None, None]"
186,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['4', '9', '17', '5', '20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14']",[],"[None, None]","[None, None]"
186,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '17', '5', '20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14']",[],"['4', None]","[None, None]"
186,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['17', '5', '20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14']",[],"['4', '9']","[None, None]"
188,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['17', '5', '20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14']",['4'],"[None, '9']","[None, None]"
188,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['17', '5', '20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9']",['4'],"[None, None]","[None, None]"
188,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['5', '20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9']",['4'],"['17', None]","[None, None]"
188,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9']",['4'],"['17', '5']","[None, None]"
188,4 dispatched to IO0,dispatch_io,4,IO0,"['20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9']",[],"['17', '5']","['4', None]"
189,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['20', '7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9', '5']",[],"['17', None]","['4', None]"
189,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9', '5']",[],"['17', '20']","['4', None]"
190,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['7', '8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9', '5', '17']",[],"[None, '20']","['4', None]"
190,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9', '5', '17']",[],"['7', '20']","['4', None]"
191,21 added to ready queue,enqueue,21,,"['8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9', '5', '17', '21']",[],"['7', '20']","['4', None]"
191,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['8', '10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20']",[],"['7', None]","['4', None]"
191,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20']",[],"['7', '8']","['4', None]"
192,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['10', '13', '15', '19', '11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20']",['7'],"[None, '8']","['4', None]"
192,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '15', '19', '11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20']",['7'],"['10', '8']","['4', None]"
192,7 dispatched to IO1,dispatch_io,7,IO1,"['13', '15', '19', '11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20']",[],"['10', '8']","['4', '7']"
193,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['13', '15', '19', '11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20', '8']",[],"['10', None]","['4', '7']"
193,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['15', '19', '11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20', '8']",[],"['10', '13']","['4', '7']"
194,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['15', '19', '11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20', '8']",['10'],"[None, '13']","['4', '7']"
194,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['19', '11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20', '8']",['10'],"['15', '13']","['4', '7']"
195,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['19', '11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20', '8', '13']",['10'],"['15', None]","['4', '7']"
195,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20', '8', '13']",['10'],"['15', '19']","['4', '7']"
196,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['11', '16', '12', '18', '6', '14', '9', '5', '17', '21', '20', '8', '13', '15']",['10'],"[None, '19']","['4', '7']"
196,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['16', '12', '18', '6', '14', '9', '5', '17', '21', '20', '8', '13', '15']",['10'],"['11', '19']","['4', '7']"
197,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['16', '12', '18', '6', '14', '9', '5', '17', '21', '20', '8', '13', '15', '11']",['10'],"[None, '19']","['4', '7']"
197,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['16', '12', '18', '6', '14', '9', '5', '17', '21', '20', '8', '13', '15', '11', '19']",['10'],"[None, None]","['4', '7']"
197,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['12', '18', '6', '14', '9', '5', '17', '21', '20', '8', '13', '15', '11', '19']",['10'],"['16', None]","['4', '7']"
197,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['18', '6', '14', '9', '5', '17', '21', '20', '8', '13', '15', '11', '19']",['10'],"['16', '12']","['4', '7']"
199,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['18', '6', '14', '9', '5', '17', '21', '20', '8', '13', '15', '11', '19', '16']",['10'],"[None, '12']","['4', '7']"
199,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '6', '14', '9', '5', '17', '21', '20', '8', '13', '15', '11', '19', '16', '12']",['10'],"[None, None]","['4', '7']"
199,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['6', '14', '9', '5', '17', '21', '20', '8', '13', '15', '11', '19', '16', '12']",['10'],"['18', None]","['4', '7']"
199,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '9', '5', '17', '21', '20', '8', '13', '15', '11', '19', '16', '12']",['10'],"['18', '6']","['4', '7']"
200,22 added to ready queue,enqueue,22,,"['14', '9', '5', '17', '21', '20', '8', '13', '15', '11', '19', '16', '12', '22']",['10'],"['18', '6']","['4', '7']"
201,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['14', '9', '5', '17', '21', '20', '8', '13', '15', '11', '19', '16', '12', '22', '18']",['10'],"[None, '6']","['4', '7']"
201,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['14', '9', '5', '17', '21', '20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6']",['10'],"[None, None]","['4', '7']"
201,4 finished I/O → ready queue,io_to_ready,4,IO0,"['14', '9', '5', '17', '21', '20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4']",['10'],"[None, None]","[None, '7']"
201,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '5', '17', '21', '20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4']",['10'],"['14', None]","[None, '7']"
201,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '17', '21', '20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4']",['10'],"['14', '9']","[None, '7']"
201,10 dispatched to IO0,dispatch_io,10,IO0,"['5', '17', '21', '20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4']",[],"['14', '9']","['10', '7']"
202,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['5', '17', '21', '20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4']",['14'],"[None, '9']","['10', '7']"
202,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['17', '21', '20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4']",['14'],"['5', '9']","['10', '7']"
203,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['17', '21', '20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4']","['14', '5']","[None, '9']","['10', '7']"
203,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['17', '21', '20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4', '9']","['14', '5']","[None, None]","['10', '7']"
203,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4', '9']","['14', '5']","['17', None]","['10', '7']"
203,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4', '9']","['14', '5']","['17', '21']","['10', '7']"
204,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['20', '8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4', '9']","['14', '5', '17']","[None, '21']","['10', '7']"
204,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4', '9']","['14', '5', '17']","['20', '21']","['10', '7']"
205,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['8', '13', '15', '11', '19', '16', '12', '22', '18', '6', '4', '9', '21']","['14', '5', '17']","['20', None]","['10', '7']"
205,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['13', '15', '11', '19', '16', '12', '22', '18', '6', '4', '9', '21']","['14', '5', '17']","['20', '8']","['10', '7']"
206,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['13', '15', '11', '19', '16', '12', '22', '18', '6', '4', '9', '21', '20']","['14', '5', '17']","[None, '8']","['10', '7']"
206,7 finished I/O → ready queue,io_to_ready,7,IO1,"['13', '15', '11', '19', '16', '12', '22', '18', '6', '4', '9', '21', '20', '7']","['14', '5', '17']","[None, '8']","['10', None]"
206,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '11', '19', '16', '12', '22', '18', '6', '4', '9', '21', '20', '7']","['14', '5', '17']","['13', '8']","['10', None]"
206,14 dispatched to IO1,dispatch_io,14,IO1,"['15', '11', '19', '16', '12', '22', '18', '6', '4', '9', '21', '20', '7']","['5', '17']","['13', '8']","['10', '14']"
207,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['15', '11', '19', '16', '12', '22', '18', '6', '4', '9', '21', '20', '7']","['5', '17', '13']","[None, '8']","['10', '14']"
207,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['15', '11', '19', '16', '12', '22', '18', '6', '4', '9', '21', '20', '7', '8']","['5', '17', '13']","[None, None]","['10', '14']"
207,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['11', '19', '16', '12', '22', '18', '6', '4', '9', '21', '20', '7', '8']","['5', '17', '13']","['15', None]","['10', '14']"
207,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['19', '16', '12', '22', '18', '6', '4', '9', '21', '20', '7', '8']","['5', '17', '13']","['15', '11']","['10', '14']"
208,11 finished all bursts,finished,11,CPU1,"['19', '16', '12', '22', '18', '6', '4', '9', '21', '20', '7', '8']","['5', '17', '13']","['15', None]","['10', '14']"
208,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['16', '12', '22', '18', '6', '4', '9', '21', '20', '7', '8']","['5', '17', '13']","['15', '19']","['10', '14']"
209,23 added to ready queue,enqueue,23,,"['16', '12', '22', '18', '6', '4', '9', '21', '20', '7', '8', '23']","['5', '17', '13']","['15', '19']","['10', '14']"
209,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['16', '12', '22', '18', '6', '4', '9', '21', '20', '7', '8', '23']","['5', '17', '13', '15']","[None, '19']","['10', '14']"
209,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['16', '12', '22', '18', '6', '4', '9', '21', '20', '7', '8', '23', '19']","['5', '17', '13', '15']","[None, None]","['10', '14']"
209,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['12', '22', '18', '6', '4', '9', '21', '20', '7', '8', '23', '19']","['5', '17', '13', '15']","['16', None]","['10', '14']"
209,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '18', '6', '4', '9', '21', '20', '7', '8', '23', '19']","['5', '17', '13', '15']","['16', '12']","['10', '14']"
211,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['22', '18', '6', '4', '9', '21', '20', '7', '8', '23', '19', '16']","['5', '17', '13', '15']","[None, '12']","['10', '14']"
211,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['22', '18', '6', '4', '9', '21', '20', '7', '8', '23', '19', '16', '12']","['5', '17', '13', '15']","[None, None]","['10', '14']"
211,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['18', '6', '4', '9', '21', '20', '7', '8', '23', '19', '16', '12']","['5', '17', '13', '15']","['22', None]","['10', '14']"
211,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '4', '9', '21', '20', '7', '8', '23', '19', '16', '12']","['5', '17', '13', '15']","['22', '18']","['10', '14']"
213,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['6', '4', '9', '21', '20', '7', '8', '23', '19', '16', '12', '22']","['5', '17', '13', '15']","[None, '18']","['10', '14']"
213,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['6', '4', '9', '21', '20', '7', '8', '23', '19', '16', '12', '22', '18']","['5', '17', '13', '15']","[None, None]","['10', '14']"
213,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '9', '21', '20', '7', '8', '23', '19', '16', '12', '22', '18']","['5', '17', '13', '15']","['6', None]","['10', '14']"
213,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '21', '20', '7', '8', '23', '19', '16', '12', '22', '18']","['5', '17', '13', '15']","['6', '4']","['10', '14']"
214,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['9', '21', '20', '7', '8', '23', '19', '16', '12', '22', '18']","['5', '17', '13', '15', '6']","[None, '4']","['10', '14']"
214,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['21', '20', '7', '8', '23', '19', '16', '12', '22', '18']","['5', '17', '13', '15', '6']","['9', '4']","['10', '14']"
215,24 added to ready queue,enqueue,24,,"['21', '20', '7', '8', '23', '19', '16', '12', '22', '18', '24']","['5', '17', '13', '15', '6']","['9', '4']","['10', '14']"
215,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['21', '20', '7', '8', '23', '19', '16', '12', '22', '18', '24', '4']","['5', '17', '13', '15', '6']","['9', None]","['10', '14']"
215,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['20', '7', '8', '23', '19', '16', '12', '22', '18', '24', '4']","['5', '17', '13', '15', '6']","['9', '21']","['10', '14']"
216,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['20', '7', '8', '23', '19', '16', '12', '22', '18', '24', '4', '9']","['5', '17', '13', '15', '6']","[None, '21']","['10', '14']"
216,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['7', '8', '23', '19', '16', '12', '22', '18', '24', '4', '9']","['5', '17', '13', '15', '6']","['20', '21']","['10', '14']"
217,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['7', '8', '23', '19', '16', '12', '22', '18', '24', '4', '9', '21']","['5', '17', '13', '15', '6']","['20', None]","['10', '14']"
217,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '23', '19', '16', '12', '22', '18', '24', '4', '9', '21']","['5', '17', '13', '15', '6']","['20', '7']","['10', '14']"
218,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['8', '23', '19', '16', '12', '22', '18', '24', '4', '9', '21', '20']","['5', '17', '13', '15', '6']","[None, '7']","['10', '14']"
218,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['23', '19', '16', '12', '22', '18', '24', '4', '9', '21', '20']","['5', '17', '13', '15', '6']","['8', '7']","['10', '14']"
219,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['23', '19', '16', '12', '22', '18', '24', '4', '9', '21', '20']","['5', '17', '13', '15', '6', '8']","[None, '7']","['10', '14']"
219,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '19', '16', '12', '22', '18', '24', '4', '9', '21', '20', '7']","['5', '17', '13', '15', '6', '8']","[None, None]","['10', '14']"
219,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '16', '12', '22', '18', '24', '4', '9', '21', '20', '7']","['5', '17', '13', '15', '6', '8']","['23', None]","['10', '14']"
219,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['16', '12', '22', '18', '24', '4', '9', '21', '20', '7']","['5', '17', '13', '15', '6', '8']","['23', '19']","['10', '14']"
221,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['16', '12', '22', '18', '24', '4', '9', '21', '20', '7', '23']","['5', '17', '13', '15', '6', '8']","[None, '19']","['10', '14']"
221,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['16', '12', '22', '18', '24', '4', '9', '21', '20', '7', '23', '19']","['5', '17', '13', '15', '6', '8']","[None, None]","['10', '14']"
221,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['12', '22', '18', '24', '4', '9', '21', '20', '7', '23', '19']","['5', '17', '13', '15', '6', '8']","['16', None]","['10', '14']"
221,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '18', '24', '4', '9', '21', '20', '7', '23', '19']","['5', '17', '13', '15', '6', '8']","['16', '12']","['10', '14']"
222,14 finished I/O → ready queue,io_to_ready,14,IO1,"['22', '18', '24', '4', '9', '21', '20', '7', '23', '19', '14']","['5', '17', '13', '15', '6', '8']","['16', '12']","['10', None]"
222,5 dispatched to IO1,dispatch_io,5,IO1,"['22', '18', '24', '4', '9', '21', '20', '7', '23', '19', '14']","['17', '13', '15', '6', '8']","['16', '12']","['10', '5']"
223,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['22', '18', '24', '4', '9', '21', '20', '7', '23', '19', '14', '16']","['17', '13', '15', '6', '8']","[None, '12']","['10', '5']"
223,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['22', '18', '24', '4', '9', '21', '20', '7', '23', '19', '14', '16', '12']","['17', '13', '15', '6', '8']","[None, None]","['10', '5']"
223,10 finished I/O → ready queue,io_to_ready,10,IO0,"['22', '18', '24', '4', '9', '21', '20', '7', '23', '19', '14', '16', '12', '10']","['17', '13', '15', '6', '8']","[None, None]","[None, '5']"
223,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['18', '24', '4', '9', '21', '20', '7', '23', '19', '14', '16', '12', '10']","['17', '13', '15', '6', '8']","['22', None]","[None, '5']"
223,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '4', '9', '21', '20', '7', '23', '19', '14', '16', '12', '10']","['17', '13', '15', '6', '8']","['22', '18']","[None, '5']"
223,17 dispatched to IO0,dispatch_io,17,IO0,"['24', '4', '9', '21', '20', '7', '23', '19', '14', '16', '12', '10']","['13', '15', '6', '8']","['22', '18']","['17', '5']"
225,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '4', '9', '21', '20', '7', '23', '19', '14', '16', '12', '10', '22']","['13', '15', '6', '8']","[None, '18']","['17', '5']"
225,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '4', '9', '21', '20', '7', '23', '19', '14', '16', '12', '10', '22', '18']","['13', '15', '6', '8']","[None, None]","['17', '5']"
225,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['4', '9', '21', '20', '7', '23', '19', '14', '16', '12', '10', '22', '18']","['13', '15', '6', '8']","['24', None]","['17', '5']"
225,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '21', '20', '7', '23', '19', '14', '16', '12', '10', '22', '18']","['13', '15', '6', '8']","['24', '4']","['17', '5']"
226,25 added to ready queue,enqueue,25,,"['9', '21', '20', '7', '23', '19', '14', '16', '12', '10', '22', '18', '25']","['13', '15', '6', '8']","['24', '4']","['17', '5']"
227,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['9', '21', '20', '7', '23', '19', '14', '16', '12', '10', '22', '18', '25']","['13', '15', '6', '8', '24']","[None, '4']","['17', '5']"
227,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '21', '20', '7', '23', '19', '14', '16', '12', '10', '22', '18', '25', '4']","['13', '15', '6', '8', '24']","[None, None]","['17', '5']"
227,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['21', '20', '7', '23', '19', '14', '16', '12', '10', '22', '18', '25', '4']","['13', '15', '6', '8', '24']","['9', None]","['17', '5']"
227,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['20', '7', '23', '19', '14', '16', '12', '10', '22', '18', '25', '4']","['13', '15', '6', '8', '24']","['9', '21']","['17', '5']"
228,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['20', '7', '23', '19', '14', '16', '12', '10', '22', '18', '25', '4', '9']","['13', '15', '6', '8', '24']","[None, '21']","['17', '5']"
228,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['7', '23', '19', '14', '16', '12', '10', '22', '18', '25', '4', '9']","['13', '15', '6', '8', '24']","['20', '21']","['17', '5']"
229,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['7', '23', '19', '14', '16', '12', '10', '22', '18', '25', '4', '9']","['13', '15', '6', '8', '24', '20']","[None, '21']","['17', '5']"
229,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['7', '23', '19', '14', '16', '12', '10', '22', '18', '25', '4', '9', '21']","['13', '15', '6', '8', '24', '20']","[None, None]","['17', '5']"
229,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '19', '14', '16', '12', '10', '22', '18', '25', '4', '9', '21']","['13', '15', '6', '8', '24', '20']","['7', None]","['17', '5']"
229,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['19', '14', '16', '12', '10', '22', '18', '25', '4', '9', '21']","['13', '15', '6', '8', '24', '20']","['7', '23']","['17', '5']"
231,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['19', '14', '16', '12', '10', '22', '18', '25', '4', '9', '21', '7']","['13', '15', '6', '8', '24', '20']","[None, '23']","['17', '5']"
231,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['19', '14', '16', '12', '10', '22', '18', '25', '4', '9', '21', '7']","['13', '15', '6', '8', '24', '20', '23']","[None, None]","['17', '5']"
231,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '16', '12', '10', '22', '18', '25', '4', '9', '21', '7']","['13', '15', '6', '8', '24', '20', '23']","['19', None]","['17', '5']"
231,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '12', '10', '22', '18', '25', '4', '9', '21', '7']","['13', '15', '6', '8', '24', '20', '23']","['19', '14']","['17', '5']"
233,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['16', '12', '10', '22', '18', '25', '4', '9', '21', '7', '19']","['13', '15', '6', '8', '24', '20', '23']","[None, '14']","['17', '5']"
233,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['16', '12', '10', '22', '18', '25', '4', '9', '21', '7', '19', '14']","['13', '15', '6', '8', '24', '20', '23']","[None, None]","['17', '5']"
233,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['12', '10', '22', '18', '25', '4', '9', '21', '7', '19', '14']","['13', '15', '6', '8', '24', '20', '23']","['16', None]","['17', '5']"
233,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['10', '22', '18', '25', '4', '9', '21', '7', '19', '14']","['13', '15', '6', '8', '24', '20', '23']","['16', '12']","['17', '5']"
234,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['10', '22', '18', '25', '4', '9', '21', '7', '19', '14']","['13', '15', '6', '8', '24', '20', '23', '16']","[None, '12']","['17', '5']"
234,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['22', '18', '25', '4', '9', '21', '7', '19', '14']","['13', '15', '6', '8', '24', '20', '23', '16']","['10', '12']","['17', '5']"
235,26 added to ready queue,enqueue,26,,"['22', '18', '25', '4', '9', '21', '7', '19', '14', '26']","['13', '15', '6', '8', '24', '20', '23', '16']","['10', '12']","['17', '5']"
235,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['22', '18', '25', '4', '9', '21', '7', '19', '14', '26', '12']","['13', '15', '6', '8', '24', '20', '23', '16']","['10', None]","['17', '5']"
235,5 finished I/O → ready queue,io_to_ready,5,IO1,"['22', '18', '25', '4', '9', '21', '7', '19', '14', '26', '12', '5']","['13', '15', '6', '8', '24', '20', '23', '16']","['10', None]","['17', None]"
235,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['18', '25', '4', '9', '21', '7', '19', '14', '26', '12', '5']","['13', '15', '6', '8', '24', '20', '23', '16']","['10', '22']","['17', None]"
235,13 dispatched to IO1,dispatch_io,13,IO1,"['18', '25', '4', '9', '21', '7', '19', '14', '26', '12', '5']","['15', '6', '8', '24', '20', '23', '16']","['10', '22']","['17', '13']"
236,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['18', '25', '4', '9', '21', '7', '19', '14', '26', '12', '5', '10']","['15', '6', '8', '24', '20', '23', '16']","[None, '22']","['17', '13']"
236,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['18', '25', '4', '9', '21', '7', '19', '14', '26', '12', '5', '10']","['15', '6', '8', '24', '20', '23', '16', '22']","[None, None]","['17', '13']"
236,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '4', '9', '21', '7', '19', '14', '26', '12', '5', '10']","['15', '6', '8', '24', '20', '23', '16', '22']","['18', None]","['17', '13']"
236,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['4', '9', '21', '7', '19', '14', '26', '12', '5', '10']","['15', '6', '8', '24', '20', '23', '16', '22']","['18', '25']","['17', '13']"
237,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['4', '9', '21', '7', '19', '14', '26', '12', '5', '10']","['15', '6', '8', '24', '20', '23', '16', '22', '18']","[None, '25']","['17', '13']"
237,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '21', '7', '19', '14', '26', '12', '5', '10']","['15', '6', '8', '24', '20', '23', '16', '22', '18']","['4', '25']","['17', '13']"
238,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['9', '21', '7', '19', '14', '26', '12', '5', '10', '25']","['15', '6', '8', '24', '20', '23', '16', '22', '18']","['4', None]","['17', '13']"
238,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['21', '7', '19', '14', '26', '12', '5', '10', '25']","['15', '6', '8', '24', '20', '23', '16', '22', '18']","['4', '9']","['17', '13']"
239,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['21', '7', '19', '14', '26', '12', '5', '10', '25', '4']","['15', '6', '8', '24', '20', '23', '16', '22', '18']","[None, '9']","['17', '13']"
239,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['7', '19', '14', '26', '12', '5', '10', '25', '4']","['15', '6', '8', '24', '20', '23', '16', '22', '18']","['21', '9']","['17', '13']"
240,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '19', '14', '26', '12', '5', '10', '25', '4', '9']","['15', '6', '8', '24', '20', '23', '16', '22', '18']","['21', None]","['17', '13']"
240,17 finished I/O → ready queue,io_to_ready,17,IO0,"['7', '19', '14', '26', '12', '5', '10', '25', '4', '9', '17']","['15', '6', '8', '24', '20', '23', '16', '22', '18']","['21', None]","[None, '13']"
240,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['19', '14', '26', '12', '5', '10', '25', '4', '9', '17']","['15', '6', '8', '24', '20', '23', '16', '22', '18']","['21', '7']","[None, '13']"
240,15 dispatched to IO0,dispatch_io,15,IO0,"['19', '14', '26', '12', '5', '10', '25', '4', '9', '17']","['6', '8', '24', '20', '23', '16', '22', '18']","['21', '7']","['15', '13']"
241,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['19', '14', '26', '12', '5', '10', '25', '4', '9', '17', '21']","['6', '8', '24', '20', '23', '16', '22', '18']","[None, '7']","['15', '13']"
241,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '26', '12', '5', '10', '25', '4', '9', '17', '21']","['6', '8', '24', '20', '23', '16', '22', '18']","['19', '7']","['15', '13']"
242,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['14', '26', '12', '5', '10', '25', '4', '9', '17', '21', '7']","['6', '8', '24', '20', '23', '16', '22', '18']","['19', None]","['15', '13']"
242,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['26', '12', '5', '10', '25', '4', '9', '17', '21', '7']","['6', '8', '24', '20', '23', '16', '22', '18']","['19', '14']","['15', '13']"
243,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['26', '12', '5', '10', '25', '4', '9', '17', '21', '7', '19']","['6', '8', '24', '20', '23', '16', '22', '18']","[None, '14']","['15', '13']"
243,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['12', '5', '10', '25', '4', '9', '17', '21', '7', '19']","['6', '8', '24', '20', '23', '16', '22', '18']","['26', '14']","['15', '13']"
244,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['12', '5', '10', '25', '4', '9', '17', '21', '7', '19', '14']","['6', '8', '24', '20', '23', '16', '22', '18']","['26', None]","['15', '13']"
244,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['5', '10', '25', '4', '9', '17', '21', '7', '19', '14']","['6', '8', '24', '20', '23', '16', '22', '18']","['26', '12']","['15', '13']"
245,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['5', '10', '25', '4', '9', '17', '21', '7', '19', '14', '26']","['6', '8', '24', '20', '23', '16', '22', '18']","[None, '12']","['15', '13']"
245,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '25', '4', '9', '17', '21', '7', '19', '14', '26']","['6', '8', '24', '20', '23', '16', '22', '18']","['5', '12']","['15', '13']"
246,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['10', '25', '4', '9', '17', '21', '7', '19', '14', '26', '12']","['6', '8', '24', '20', '23', '16', '22', '18']","['5', None]","['15', '13']"
246,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['25', '4', '9', '17', '21', '7', '19', '14', '26', '12']","['6', '8', '24', '20', '23', '16', '22', '18']","['5', '10']","['15', '13']"
247,27 added to ready queue,enqueue,27,,"['25', '4', '9', '17', '21', '7', '19', '14', '26', '12', '27']","['6', '8', '24', '20', '23', '16', '22', '18']","['5', '10']","['15', '13']"
247,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['25', '4', '9', '17', '21', '7', '19', '14', '26', '12', '27', '5']","['6', '8', '24', '20', '23', '16', '22', '18']","[None, '10']","['15', '13']"
247,15 finished I/O → ready queue,io_to_ready,15,IO0,"['25', '4', '9', '17', '21', '7', '19', '14', '26', '12', '27', '5', '15']","['6', '8', '24', '20', '23', '16', '22', '18']","[None, '10']","[None, '13']"
247,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['4', '9', '17', '21', '7', '19', '14', '26', '12', '27', '5', '15']","['6', '8', '24', '20', '23', '16', '22', '18']","['25', '10']","[None, '13']"
247,6 dispatched to IO0,dispatch_io,6,IO0,"['4', '9', '17', '21', '7', '19', '14', '26', '12', '27', '5', '15']","['8', '24', '20', '23', '16', '22', '18']","['25', '10']","['6', '13']"
248,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '9', '17', '21', '7', '19', '14', '26', '12', '27', '5', '15', '10']","['8', '24', '20', '23', '16', '22', '18']","['25', None]","['6', '13']"
248,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '17', '21', '7', '19', '14', '26', '12', '27', '5', '15', '10']","['8', '24', '20', '23', '16', '22', '18']","['25', '4']","['6', '13']"
249,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['9', '17', '21', '7', '19', '14', '26', '12', '27', '5', '15', '10', '25']","['8', '24', '20', '23', '16', '22', '18']","[None, '4']","['6', '13']"
249,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '21', '7', '19', '14', '26', '12', '27', '5', '15', '10', '25']","['8', '24', '20', '23', '16', '22', '18']","['9', '4']","['6', '13']"
250,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['17', '21', '7', '19', '14', '26', '12', '27', '5', '15', '10', '25', '4']","['8', '24', '20', '23', '16', '22', '18']","['9', None]","['6', '13']"
250,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['21', '7', '19', '14', '26', '12', '27', '5', '15', '10', '25', '4']","['8', '24', '20', '23', '16', '22', '18']","['9', '17']","['6', '13']"
251,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '7', '19', '14', '26', '12', '27', '5', '15', '10', '25', '4', '9']","['8', '24', '20', '23', '16', '22', '18']","[None, '17']","['6', '13']"
251,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['7', '19', '14', '26', '12', '27', '5', '15', '10', '25', '4', '9']","['8', '24', '20', '23', '16', '22', '18']","['21', '17']","['6', '13']"
252,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['7', '19', '14', '26', '12', '27', '5', '15', '10', '25', '4', '9', '17']","['8', '24', '20', '23', '16', '22', '18']","['21', None]","['6', '13']"
252,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['19', '14', '26', '12', '27', '5', '15', '10', '25', '4', '9', '17']","['8', '24', '20', '23', '16', '22', '18']","['21', '7']","['6', '13']"
253,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['19', '14', '26', '12', '27', '5', '15', '10', '25', '4', '9', '17', '21']","['8', '24', '20', '23', '16', '22', '18']","[None, '7']","['6', '13']"
253,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '26', '12', '27', '5', '15', '10', '25', '4', '9', '17', '21']","['8', '24', '20', '23', '16', '22', '18']","['19', '7']","['6', '13']"
254,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['14', '26', '12', '27', '5', '15', '10', '25', '4', '9', '17', '21', '7']","['8', '24', '20', '23', '16', '22', '18']","['19', None]","['6', '13']"
254,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['26', '12', '27', '5', '15', '10', '25', '4', '9', '17', '21', '7']","['8', '24', '20', '23', '16', '22', '18']","['19', '14']","['6', '13']"
255,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['26', '12', '27', '5', '15', '10', '25', '4', '9', '17', '21', '7', '19']","['8', '24', '20', '23', '16', '22', '18']","[None, '14']","['6', '13']"
255,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['12', '27', '5', '15', '10', '25', '4', '9', '17', '21', '7', '19']","['8', '24', '20', '23', '16', '22', '18']","['26', '14']","['6', '13']"
256,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['12', '27', '5', '15', '10', '25', '4', '9', '17', '21', '7', '19', '14']","['8', '24', '20', '23', '16', '22', '18']","['26', None]","['6', '13']"
256,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['27', '5', '15', '10', '25', '4', '9', '17', '21', '7', '19', '14']","['8', '24', '20', '23', '16', '22', '18']","['26', '12']","['6', '13']"
257,28 added to ready queue,enqueue,28,,"['27', '5', '15', '10', '25', '4', '9', '17', '21', '7', '19', '14', '28']","['8', '24', '20', '23', '16', '22', '18']","['26', '12']","['6', '13']"
257,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['27', '5', '15', '10', '25', '4', '9', '17', '21', '7', '19', '14', '28', '26']","['8', '24', '20', '23', '16', '22', '18']","[None, '12']","['6', '13']"
257,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['27', '5', '15', '10', '25', '4', '9', '17', '21', '7', '19', '14', '28', '26']","['8', '24', '20', '23', '16', '22', '18', '12']","[None, None]","['6', '13']"
257,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['5', '15', '10', '25', '4', '9', '17', '21', '7', '19', '14', '28', '26']","['8', '24', '20', '23', '16', '22', '18', '12']","['27', None]","['6', '13']"
257,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['15', '10', '25', '4', '9', '17', '21', '7', '19', '14', '28', '26']","['8', '24', '20', '23', '16', '22', '18', '12']","['27', '5']","['6', '13']"
259,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['15', '10', '25', '4', '9', '17', '21', '7', '19', '14', '28', '26', '27']","['8', '24', '20', '23', '16', '22', '18', '12']","[None, '5']","['6', '13']"
259,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['15', '10', '25', '4', '9', '17', '21', '7', '19', '14', '28', '26', '27']","['8', '24', '20', '23', '16', '22', '18', '12', '5']","[None, None]","['6', '13']"
259,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['10', '25', '4', '9', '17', '21', '7', '19', '14', '28', '26', '27']","['8', '24', '20', '23', '16', '22', '18', '12', '5']","['15', None]","['6', '13']"
259,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['25', '4', '9', '17', '21', '7', '19', '14', '28', '26', '27']","['8', '24', '20', '23', '16', '22', '18', '12', '5']","['15', '10']","['6', '13']"
261,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['25', '4', '9', '17', '21', '7', '19', '14', '28', '26', '27', '15']","['8', '24', '20', '23', '16', '22', '18', '12', '5']","[None, '10']","['6', '13']"
261,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['25', '4', '9', '17', '21', '7', '19', '14', '28', '26', '27', '15', '10']","['8', '24', '20', '23', '16', '22', '18', '12', '5']","[None, None]","['6', '13']"
261,6 finished I/O → ready queue,io_to_ready,6,IO0,"['25', '4', '9', '17', '21', '7', '19', '14', '28', '26', '27', '15', '10', '6']","['8', '24', '20', '23', '16', '22', '18', '12', '5']","[None, None]","[None, '13']"
261,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['4', '9', '17', '21', '7', '19', '14', '28', '26', '27', '15', '10', '6']","['8', '24', '20', '23', '16', '22', '18', '12', '5']","['25', None]","[None, '13']"
261,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '17', '21', '7', '19', '14', '28', '26', '27', '15', '10', '6']","['8', '24', '20', '23', '16', '22', '18', '12', '5']","['25', '4']","[None, '13']"
261,8 dispatched to IO0,dispatch_io,8,IO0,"['9', '17', '21', '7', '19', '14', '28', '26', '27', '15', '10', '6']","['24', '20', '23', '16', '22', '18', '12', '5']","['25', '4']","['8', '13']"
263,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['9', '17', '21', '7', '19', '14', '28', '26', '27', '15', '10', '6', '25']","['24', '20', '23', '16', '22', '18', '12', '5']","[None, '4']","['8', '13']"
263,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '17', '21', '7', '19', '14', '28', '26', '27', '15', '10', '6', '25', '4']","['24', '20', '23', '16', '22', '18', '12', '5']","[None, None]","['8', '13']"
263,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '21', '7', '19', '14', '28', '26', '27', '15', '10', '6', '25', '4']","['24', '20', '23', '16', '22', '18', '12', '5']","['9', None]","['8', '13']"
263,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['21', '7', '19', '14', '28', '26', '27', '15', '10', '6', '25', '4']","['24', '20', '23', '16', '22', '18', '12', '5']","['9', '17']","['8', '13']"
265,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '7', '19', '14', '28', '26', '27', '15', '10', '6', '25', '4', '9']","['24', '20', '23', '16', '22', '18', '12', '5']","[None, '17']","['8', '13']"
265,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['21', '7', '19', '14', '28', '26', '27', '15', '10', '6', '25', '4', '9', '17']","['24', '20', '23', '16', '22', '18', '12', '5']","[None, None]","['8', '13']"
265,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['7', '19', '14', '28', '26', '27', '15', '10', '6', '25', '4', '9', '17']","['24', '20', '23', '16', '22', '18', '12', '5']","['21', None]","['8', '13']"
265,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['19', '14', '28', '26', '27', '15', '10', '6', '25', '4', '9', '17']","['24', '20', '23', '16', '22', '18', '12', '5']","['21', '7']","['8', '13']"
266,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['19', '14', '28', '26', '27', '15', '10', '6', '25', '4', '9', '17']","['24', '20', '23', '16', '22', '18', '12', '5', '7']","['21', None]","['8', '13']"
266,13 finished I/O → ready queue,io_to_ready,13,IO1,"['19', '14', '28', '26', '27', '15', '10', '6', '25', '4', '9', '17', '13']","['24', '20', '23', '16', '22', '18', '12', '5', '7']","['21', None]","['8', None]"
266,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['14', '28', '26', '27', '15', '10', '6', '25', '4', '9', '17', '13']","['24', '20', '23', '16', '22', '18', '12', '5', '7']","['21', '19']","['8', None]"
266,24 dispatched to IO1,dispatch_io,24,IO1,"['14', '28', '26', '27', '15', '10', '6', '25', '4', '9', '17', '13']","['20', '23', '16', '22', '18', '12', '5', '7']","['21', '19']","['8', '24']"
267,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['14', '28', '26', '27', '15', '10', '6', '25', '4', '9', '17', '13', '21']","['20', '23', '16', '22', '18', '12', '5', '7']","[None, '19']","['8', '24']"
267,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['14', '28', '26', '27', '15', '10', '6', '25', '4', '9', '17', '13', '21', '19']","['20', '23', '16', '22', '18', '12', '5', '7']","[None, None]","['8', '24']"
267,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['28', '26', '27', '15', '10', '6', '25', '4', '9', '17', '13', '21', '19']","['20', '23', '16', '22', '18', '12', '5', '7']","['14', None]","['8', '24']"
267,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['26', '27', '15', '10', '6', '25', '4', '9', '17', '13', '21', '19']","['20', '23', '16', '22', '18', '12', '5', '7']","['14', '28']","['8', '24']"
268,29 added to ready queue,enqueue,29,,"['26', '27', '15', '10', '6', '25', '4', '9', '17', '13', '21', '19', '29']","['20', '23', '16', '22', '18', '12', '5', '7']","['14', '28']","['8', '24']"
268,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['26', '27', '15', '10', '6', '25', '4', '9', '17', '13', '21', '19', '29']","['20', '23', '16', '22', '18', '12', '5', '7', '14']","[None, '28']","['8', '24']"
268,8 finished I/O → ready queue,io_to_ready,8,IO0,"['26', '27', '15', '10', '6', '25', '4', '9', '17', '13', '21', '19', '29', '8']","['20', '23', '16', '22', '18', '12', '5', '7', '14']","[None, '28']","[None, '24']"
268,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['27', '15', '10', '6', '25', '4', '9', '17', '13', '21', '19', '29', '8']","['20', '23', '16', '22', '18', '12', '5', '7', '14']","['26', '28']","[None, '24']"
268,20 dispatched to IO0,dispatch_io,20,IO0,"['27', '15', '10', '6', '25', '4', '9', '17', '13', '21', '19', '29', '8']","['23', '16', '22', '18', '12', '5', '7', '14']","['26', '28']","['20', '24']"
269,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['27', '15', '10', '6', '25', '4', '9', '17', '13', '21', '19', '29', '8', '28']","['23', '16', '22', '18', '12', '5', '7', '14']","['26', None]","['20', '24']"
269,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['15', '10', '6', '25', '4', '9', '17', '13', '21', '19', '29', '8', '28']","['23', '16', '22', '18', '12', '5', '7', '14']","['26', '27']","['20', '24']"
270,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['15', '10', '6', '25', '4', '9', '17', '13', '21', '19', '29', '8', '28', '26']","['23', '16', '22', '18', '12', '5', '7', '14']","[None, '27']","['20', '24']"
270,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['10', '6', '25', '4', '9', '17', '13', '21', '19', '29', '8', '28', '26']","['23', '16', '22', '18', '12', '5', '7', '14']","['15', '27']","['20', '24']"
271,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['10', '6', '25', '4', '9', '17', '13', '21', '19', '29', '8', '28', '26', '27']","['23', '16', '22', '18', '12', '5', '7', '14']","['15', None]","['20', '24']"
271,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['6', '25', '4', '9', '17', '13', '21', '19', '29', '8', '28', '26', '27']","['23', '16', '22', '18', '12', '5', '7', '14']","['15', '10']","['20', '24']"
272,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['6', '25', '4', '9', '17', '13', '21', '19', '29', '8', '28', '26', '27', '15']","['23', '16', '22', '18', '12', '5', '7', '14']","[None, '10']","['20', '24']"
272,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['25', '4', '9', '17', '13', '21', '19', '29', '8', '28', '26', '27', '15']","['23', '16', '22', '18', '12', '5', '7', '14']","['6', '10']","['20', '24']"
273,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['25', '4', '9', '17', '13', '21', '19', '29', '8', '28', '26', '27', '15', '10']","['23', '16', '22', '18', '12', '5', '7', '14']","['6', None]","['20', '24']"
273,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['4', '9', '17', '13', '21', '19', '29', '8', '28', '26', '27', '15', '10']","['23', '16', '22', '18', '12', '5', '7', '14']","['6', '25']","['20', '24']"
274,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '9', '17', '13', '21', '19', '29', '8', '28', '26', '27', '15', '10', '6']","['23', '16', '22', '18', '12', '5', '7', '14']","[None, '25']","['20', '24']"
274,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '17', '13', '21', '19', '29', '8', '28', '26', '27', '15', '10', '6']","['23', '16', '22', '18', '12', '5', '7', '14']","['4', '25']","['20', '24']"
275,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['9', '17', '13', '21', '19', '29', '8', '28', '26', '27', '15', '10', '6', '4']","['23', '16', '22', '18', '12', '5', '7', '14']","[None, '25']","['20', '24']"
275,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['9', '17', '13', '21', '19', '29', '8', '28', '26', '27', '15', '10', '6', '4', '25']","['23', '16', '22', '18', '12', '5', '7', '14']","[None, None]","['20', '24']"
275,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '13', '21', '19', '29', '8', '28', '26', '27', '15', '10', '6', '4', '25']","['23', '16', '22', '18', '12', '5', '7', '14']","['9', None]","['20', '24']"
275,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '21', '19', '29', '8', '28', '26', '27', '15', '10', '6', '4', '25']","['23', '16', '22', '18', '12', '5', '7', '14']","['9', '17']","['20', '24']"
276,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['13', '21', '19', '29', '8', '28', '26', '27', '15', '10', '6', '4', '25', '9']","['23', '16', '22', '18', '12', '5', '7', '14']","[None, '17']","['20', '24']"
276,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['13', '21', '19', '29', '8', '28', '26', '27', '15', '10', '6', '4', '25', '9', '17']","['23', '16', '22', '18', '12', '5', '7', '14']","[None, None]","['20', '24']"
276,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['21', '19', '29', '8', '28', '26', '27', '15', '10', '6', '4', '25', '9', '17']","['23', '16', '22', '18', '12', '5', '7', '14']","['13', None]","['20', '24']"
276,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '29', '8', '28', '26', '27', '15', '10', '6', '4', '25', '9', '17']","['23', '16', '22', '18', '12', '5', '7', '14']","['13', '21']","['20', '24']"
277,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['19', '29', '8', '28', '26', '27', '15', '10', '6', '4', '25', '9', '17', '21']","['23', '16', '22', '18', '12', '5', '7', '14']","['13', None]","['20', '24']"
277,24 finished I/O → ready queue,io_to_ready,24,IO1,"['19', '29', '8', '28', '26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24']","['23', '16', '22', '18', '12', '5', '7', '14']","['13', None]","['20', None]"
277,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['29', '8', '28', '26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24']","['23', '16', '22', '18', '12', '5', '7', '14']","['13', '19']","['20', None]"
277,23 dispatched to IO1,dispatch_io,23,IO1,"['29', '8', '28', '26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24']","['16', '22', '18', '12', '5', '7', '14']","['13', '19']","['20', '23']"
278,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['29', '8', '28', '26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13']","['16', '22', '18', '12', '5', '7', '14']","[None, '19']","['20', '23']"
278,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['8', '28', '26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13']","['16', '22', '18', '12', '5', '7', '14']","['29', '19']","['20', '23']"
279,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['8', '28', '26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19']","['16', '22', '18', '12', '5', '7', '14']","['29', None]","['20', '23']"
279,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['28', '26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19']","['16', '22', '18', '12', '5', '7', '14']","['29', '8']","['20', '23']"
280,30 added to ready queue,enqueue,30,,"['28', '26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30']","['16', '22', '18', '12', '5', '7', '14']","['29', '8']","['20', '23']"
280,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['28', '26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29']","['16', '22', '18', '12', '5', '7', '14']","[None, '8']","['20', '23']"
280,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29']","['16', '22', '18', '12', '5', '7', '14']","['28', '8']","['20', '23']"
281,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8']","['16', '22', '18', '12', '5', '7', '14']","['28', None]","['20', '23']"
281,20 finished I/O → ready queue,io_to_ready,20,IO0,"['26', '27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20']","['16', '22', '18', '12', '5', '7', '14']","['28', None]","[None, '23']"
281,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20']","['16', '22', '18', '12', '5', '7', '14']","['28', '26']","[None, '23']"
281,16 dispatched to IO0,dispatch_io,16,IO0,"['27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20']","['22', '18', '12', '5', '7', '14']","['28', '26']","['16', '23']"
282,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28']","['22', '18', '12', '5', '7', '14']","[None, '26']","['16', '23']"
282,26 finished CPU → ready queue,cpu_to_ready,26,CPU1,"['27', '15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26']","['22', '18', '12', '5', '7', '14']","[None, None]","['16', '23']"
282,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['15', '10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26']","['22', '18', '12', '5', '7', '14']","['27', None]","['16', '23']"
282,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26']","['22', '18', '12', '5', '7', '14']","['27', '15']","['16', '23']"
283,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26']","['22', '18', '12', '5', '7', '14', '15']","['27', None]","['16', '23']"
283,23 finished I/O → ready queue,io_to_ready,23,IO1,"['10', '6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23']","['22', '18', '12', '5', '7', '14', '15']","['27', None]","['16', None]"
283,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23']","['22', '18', '12', '5', '7', '14', '15']","['27', '10']","['16', None]"
283,22 dispatched to IO1,dispatch_io,22,IO1,"['6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23']","['18', '12', '5', '7', '14', '15']","['27', '10']","['16', '22']"
284,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['6', '4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27']","['18', '12', '5', '7', '14', '15']","[None, '10']","['16', '22']"
284,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27']","['18', '12', '5', '7', '14', '15']","['6', '10']","['16', '22']"
285,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10']","['18', '12', '5', '7', '14', '15']","['6', None]","['16', '22']"
285,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10']","['18', '12', '5', '7', '14', '15']","['6', '4']","['16', '22']"
286,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['25', '9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6']","['18', '12', '5', '7', '14', '15']","[None, '4']","['16', '22']"
286,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6']","['18', '12', '5', '7', '14', '15']","['25', '4']","['16', '22']"
287,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4']","['18', '12', '5', '7', '14', '15']","['25', None]","['16', '22']"
287,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4']","['18', '12', '5', '7', '14', '15']","['25', '9']","['16', '22']"
288,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['17', '21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4']","['18', '12', '5', '7', '14', '15', '25']","[None, '9']","['16', '22']"
288,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4']","['18', '12', '5', '7', '14', '15', '25']","['17', '9']","['16', '22']"
289,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['21', '24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9']","['18', '12', '5', '7', '14', '15', '25']","['17', None]","['16', '22']"
289,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9']","['18', '12', '5', '7', '14', '15', '25']","['17', '21']","['16', '22']"
290,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['24', '13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17']","['18', '12', '5', '7', '14', '15', '25']","[None, '21']","['16', '22']"
290,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17']","['18', '12', '5', '7', '14', '15', '25']","['24', '21']","['16', '22']"
291,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['13', '19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21']","['18', '12', '5', '7', '14', '15', '25']","['24', None]","['16', '22']"
291,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21']","['18', '12', '5', '7', '14', '15', '25']","['24', '13']","['16', '22']"
292,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['19', '30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24']","['18', '12', '5', '7', '14', '15', '25']","[None, '13']","['16', '22']"
292,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24']","['18', '12', '5', '7', '14', '15', '25']","['19', '13']","['16', '22']"
293,31 added to ready queue,enqueue,31,,"['30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31']","['18', '12', '5', '7', '14', '15', '25']","['19', '13']","['16', '22']"
293,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['30', '29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13']","['18', '12', '5', '7', '14', '15', '25']","['19', None]","['16', '22']"
293,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13']","['18', '12', '5', '7', '14', '15', '25']","['19', '30']","['16', '22']"
294,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['29', '8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19']","['18', '12', '5', '7', '14', '15', '25']","[None, '30']","['16', '22']"
294,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19']","['18', '12', '5', '7', '14', '15', '25']","['29', '30']","['16', '22']"
295,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['8', '20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30']","['18', '12', '5', '7', '14', '15', '25']","['29', None]","['16', '22']"
295,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30']","['18', '12', '5', '7', '14', '15', '25']","['29', '8']","['16', '22']"
296,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['20', '28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29']","['18', '12', '5', '7', '14', '15', '25']","[None, '8']","['16', '22']"
296,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29']","['18', '12', '5', '7', '14', '15', '25']","['20', '8']","['16', '22']"
297,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['28', '26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8']","['18', '12', '5', '7', '14', '15', '25']","['20', None]","['16', '22']"
297,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8']","['18', '12', '5', '7', '14', '15', '25']","['20', '28']","['16', '22']"
298,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['26', '23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20']","['18', '12', '5', '7', '14', '15', '25']","[None, '28']","['16', '22']"
298,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20']","['18', '12', '5', '7', '14', '15', '25']","['26', '28']","['16', '22']"
299,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['23', '27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28']","['18', '12', '5', '7', '14', '15', '25']","['26', None]","['16', '22']"
299,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28']","['18', '12', '5', '7', '14', '15', '25']","['26', '23']","['16', '22']"
300,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26']","['18', '12', '5', '7', '14', '15', '25']","[None, '23']","['16', '22']"
300,22 finished I/O → ready queue,io_to_ready,22,IO1,"['27', '10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22']","['18', '12', '5', '7', '14', '15', '25']","[None, '23']","['16', None]"
300,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22']","['18', '12', '5', '7', '14', '15', '25']","['27', '23']","['16', None]"
300,18 dispatched to IO1,dispatch_io,18,IO1,"['10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22']","['12', '5', '7', '14', '15', '25']","['27', '23']","['16', '18']"
301,27 finished CPU → wait queue,cpu_to_io,27,CPU0,"['10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22']","['12', '5', '7', '14', '15', '25', '27']","[None, '23']","['16', '18']"
301,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23']","['12', '5', '7', '14', '15', '25', '27']","[None, None]","['16', '18']"
301,16 finished I/O → ready queue,io_to_ready,16,IO0,"['10', '6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16']","['12', '5', '7', '14', '15', '25', '27']","[None, None]","[None, '18']"
301,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16']","['12', '5', '7', '14', '15', '25', '27']","['10', None]","[None, '18']"
301,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16']","['12', '5', '7', '14', '15', '25', '27']","['10', '6']","[None, '18']"
301,12 dispatched to IO0,dispatch_io,12,IO0,"['4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16']","['5', '7', '14', '15', '25', '27']","['10', '6']","['12', '18']"
302,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['4', '9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16']","['5', '7', '14', '15', '25', '27', '6']","['10', None]","['12', '18']"
302,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16']","['5', '7', '14', '15', '25', '27', '6']","['10', '4']","['12', '18']"
303,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10']","['5', '7', '14', '15', '25', '27', '6']","[None, '4']","['12', '18']"
303,18 finished I/O → ready queue,io_to_ready,18,IO1,"['9', '17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18']","['5', '7', '14', '15', '25', '27', '6']","[None, '4']","['12', None]"
303,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18']","['5', '7', '14', '15', '25', '27', '6']","['9', '4']","['12', None]"
303,5 dispatched to IO1,dispatch_io,5,IO1,"['17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18']","['7', '14', '15', '25', '27', '6']","['9', '4']","['12', '5']"
304,32 added to ready queue,enqueue,32,,"['17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32']","['7', '14', '15', '25', '27', '6']","['9', '4']","['12', '5']"
304,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['17', '21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4']","['7', '14', '15', '25', '27', '6']","['9', None]","['12', '5']"
304,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4']","['7', '14', '15', '25', '27', '6']","['9', '17']","['12', '5']"
305,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9']","['7', '14', '15', '25', '27', '6']","[None, '17']","['12', '5']"
305,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9']","['7', '14', '15', '25', '27', '6']","['21', '17']","['12', '5']"
306,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['24', '31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17']","['7', '14', '15', '25', '27', '6']","['21', None]","['12', '5']"
306,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17']","['7', '14', '15', '25', '27', '6']","['21', '24']","['12', '5']"
307,33 added to ready queue,enqueue,33,,"['31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33']","['7', '14', '15', '25', '27', '6']","['21', '24']","['12', '5']"
307,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['31', '13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21']","['7', '14', '15', '25', '27', '6']","[None, '24']","['12', '5']"
307,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21']","['7', '14', '15', '25', '27', '6']","['31', '24']","['12', '5']"
308,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24']","['7', '14', '15', '25', '27', '6']","['31', None]","['12', '5']"
308,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24']","['7', '14', '15', '25', '27', '6']","['31', '13']","['12', '5']"
309,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['19', '30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31']","['7', '14', '15', '25', '27', '6']","[None, '13']","['12', '5']"
309,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31']","['7', '14', '15', '25', '27', '6']","['19', '13']","['12', '5']"
310,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['30', '29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13']","['7', '14', '15', '25', '27', '6']","['19', None]","['12', '5']"
310,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13']","['7', '14', '15', '25', '27', '6']","['19', '30']","['12', '5']"
311,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19']","['7', '14', '15', '25', '27', '6']","[None, '30']","['12', '5']"
311,12 finished I/O → ready queue,io_to_ready,12,IO0,"['29', '8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12']","['7', '14', '15', '25', '27', '6']","[None, '30']","[None, '5']"
311,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12']","['7', '14', '15', '25', '27', '6']","['29', '30']","[None, '5']"
311,7 dispatched to IO0,dispatch_io,7,IO0,"['8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12']","['14', '15', '25', '27', '6']","['29', '30']","['7', '5']"
312,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['8', '20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30']","['14', '15', '25', '27', '6']","['29', None]","['7', '5']"
312,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30']","['14', '15', '25', '27', '6']","['29', '8']","['7', '5']"
313,29 finished CPU → wait queue,cpu_to_io,29,CPU0,"['20', '28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30']","['14', '15', '25', '27', '6', '29']","[None, '8']","['7', '5']"
313,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30']","['14', '15', '25', '27', '6', '29']","['20', '8']","['7', '5']"
314,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['28', '26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8']","['14', '15', '25', '27', '6', '29']","['20', None]","['7', '5']"
314,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8']","['14', '15', '25', '27', '6', '29']","['20', '28']","['7', '5']"
315,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['26', '22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20']","['14', '15', '25', '27', '6', '29']","[None, '28']","['7', '5']"
315,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20']","['14', '15', '25', '27', '6', '29']","['26', '28']","['7', '5']"
316,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20']","['14', '15', '25', '27', '6', '29', '26']","[None, '28']","['7', '5']"
316,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20']","['14', '15', '25', '27', '6', '29', '26', '28']","[None, None]","['7', '5']"
316,5 finished I/O → ready queue,io_to_ready,5,IO1,"['22', '23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5']","['14', '15', '25', '27', '6', '29', '26', '28']","[None, None]","['7', None]"
316,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5']","['14', '15', '25', '27', '6', '29', '26', '28']","['22', None]","['7', None]"
316,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5']","['14', '15', '25', '27', '6', '29', '26', '28']","['22', '23']","['7', None]"
316,14 dispatched to IO1,dispatch_io,14,IO1,"['16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5']","['15', '25', '27', '6', '29', '26', '28']","['22', '23']","['7', '14']"
317,34 added to ready queue,enqueue,34,,"['16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34']","['15', '25', '27', '6', '29', '26', '28']","['22', '23']","['7', '14']"
318,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22']","['15', '25', '27', '6', '29', '26', '28']","[None, '23']","['7', '14']"
318,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23']","['15', '25', '27', '6', '29', '26', '28']","[None, None]","['7', '14']"
318,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23']","['15', '25', '27', '6', '29', '26', '28']","['16', None]","['7', '14']"
318,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23']","['15', '25', '27', '6', '29', '26', '28']","['16', '10']","['7', '14']"
319,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['18', '32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23']","['15', '25', '27', '6', '29', '26', '28', '10']","['16', None]","['7', '14']"
319,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23']","['15', '25', '27', '6', '29', '26', '28', '10']","['16', '18']","['7', '14']"
320,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['32', '4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16']","['15', '25', '27', '6', '29', '26', '28', '10']","[None, '18']","['7', '14']"
320,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16']","['15', '25', '27', '6', '29', '26', '28', '10']","['32', '18']","['7', '14']"
321,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['4', '9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18']","['15', '25', '27', '6', '29', '26', '28', '10']","['32', None]","['7', '14']"
321,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18']","['15', '25', '27', '6', '29', '26', '28', '10']","['32', '4']","['7', '14']"
322,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['9', '17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32']","['15', '25', '27', '6', '29', '26', '28', '10']","[None, '4']","['7', '14']"
322,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32']","['15', '25', '27', '6', '29', '26', '28', '10']","['9', '4']","['7', '14']"
323,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['17', '33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4']","['15', '25', '27', '6', '29', '26', '28', '10']","['9', None]","['7', '14']"
323,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4']","['15', '25', '27', '6', '29', '26', '28', '10']","['9', '17']","['7', '14']"
324,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9']","['15', '25', '27', '6', '29', '26', '28', '10']","[None, '17']","['7', '14']"
324,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['33', '21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9']","['15', '25', '27', '6', '29', '26', '28', '10', '17']","[None, None]","['7', '14']"
324,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['21', '24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9']","['15', '25', '27', '6', '29', '26', '28', '10', '17']","['33', None]","['7', '14']"
324,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9']","['15', '25', '27', '6', '29', '26', '28', '10', '17']","['33', '21']","['7', '14']"
326,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33']","['15', '25', '27', '6', '29', '26', '28', '10', '17']","[None, '21']","['7', '14']"
326,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21']","['15', '25', '27', '6', '29', '26', '28', '10', '17']","[None, None]","['7', '14']"
326,7 finished I/O → ready queue,io_to_ready,7,IO0,"['24', '31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7']","['15', '25', '27', '6', '29', '26', '28', '10', '17']","[None, None]","[None, '14']"
326,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['31', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7']","['15', '25', '27', '6', '29', '26', '28', '10', '17']","['24', None]","[None, '14']"
326,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7']","['15', '25', '27', '6', '29', '26', '28', '10', '17']","['24', '31']","[None, '14']"
326,15 dispatched to IO0,dispatch_io,15,IO0,"['13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7']","['25', '27', '6', '29', '26', '28', '10', '17']","['24', '31']","['15', '14']"
328,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24']","['25', '27', '6', '29', '26', '28', '10', '17']","[None, '31']","['15', '14']"
328,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31']","['25', '27', '6', '29', '26', '28', '10', '17']","[None, None]","['15', '14']"
328,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['19', '12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31']","['25', '27', '6', '29', '26', '28', '10', '17']","['13', None]","['15', '14']"
328,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31']","['25', '27', '6', '29', '26', '28', '10', '17']","['13', '19']","['15', '14']"
329,35 added to ready queue,enqueue,35,,"['12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35']","['25', '27', '6', '29', '26', '28', '10', '17']","['13', '19']","['15', '14']"
330,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13']","['25', '27', '6', '29', '26', '28', '10', '17']","[None, '19']","['15', '14']"
330,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['12', '30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19']","['25', '27', '6', '29', '26', '28', '10', '17']","[None, None]","['15', '14']"
330,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['30', '8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19']","['25', '27', '6', '29', '26', '28', '10', '17']","['12', None]","['15', '14']"
330,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19']","['25', '27', '6', '29', '26', '28', '10', '17']","['12', '30']","['15', '14']"
332,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12']","['25', '27', '6', '29', '26', '28', '10', '17']","[None, '30']","['15', '14']"
332,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['8', '20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30']","['25', '27', '6', '29', '26', '28', '10', '17']","[None, None]","['15', '14']"
332,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['20', '5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30']","['25', '27', '6', '29', '26', '28', '10', '17']","['8', None]","['15', '14']"
332,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30']","['25', '27', '6', '29', '26', '28', '10', '17']","['8', '20']","['15', '14']"
334,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8']","['25', '27', '6', '29', '26', '28', '10', '17']","[None, '20']","['15', '14']"
334,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['5', '34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20']","['25', '27', '6', '29', '26', '28', '10', '17']","[None, None]","['15', '14']"
334,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['34', '22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20']","['25', '27', '6', '29', '26', '28', '10', '17']","['5', None]","['15', '14']"
334,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20']","['25', '27', '6', '29', '26', '28', '10', '17']","['5', '34']","['15', '14']"
336,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5']","['25', '27', '6', '29', '26', '28', '10', '17']","[None, '34']","['15', '14']"
336,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['22', '23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34']","['25', '27', '6', '29', '26', '28', '10', '17']","[None, None]","['15', '14']"
336,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34']","['25', '27', '6', '29', '26', '28', '10', '17']","['22', None]","['15', '14']"
336,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34']","['25', '27', '6', '29', '26', '28', '10', '17']","['22', '23']","['15', '14']"
337,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['16', '18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22']","['25', '27', '6', '29', '26', '28', '10', '17']","[None, '23']","['15', '14']"
337,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22']","['25', '27', '6', '29', '26', '28', '10', '17']","['16', '23']","['15', '14']"
338,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23']","['25', '27', '6', '29', '26', '28', '10', '17']","['16', None]","['15', '14']"
338,15 finished I/O → ready queue,io_to_ready,15,IO0,"['18', '32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15']","['25', '27', '6', '29', '26', '28', '10', '17']","['16', None]","[None, '14']"
338,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15']","['25', '27', '6', '29', '26', '28', '10', '17']","['16', '18']","[None, '14']"
338,25 dispatched to IO0,dispatch_io,25,IO0,"['32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15']","['27', '6', '29', '26', '28', '10', '17']","['16', '18']","['25', '14']"
339,36 added to ready queue,enqueue,36,,"['32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36']","['27', '6', '29', '26', '28', '10', '17']","['16', '18']","['25', '14']"
339,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['32', '4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16']","['27', '6', '29', '26', '28', '10', '17']","[None, '18']","['25', '14']"
339,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16']","['27', '6', '29', '26', '28', '10', '17']","['32', '18']","['25', '14']"
340,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['4', '9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16']","['27', '6', '29', '26', '28', '10', '17', '18']","['32', None]","['25', '14']"
340,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16']","['27', '6', '29', '26', '28', '10', '17', '18']","['32', '4']","['25', '14']"
341,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32']","['27', '6', '29', '26', '28', '10', '17', '18']","[None, '4']","['25', '14']"
341,14 finished I/O → ready queue,io_to_ready,14,IO1,"['9', '33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14']","['27', '6', '29', '26', '28', '10', '17', '18']","[None, '4']","['25', None]"
341,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14']","['27', '6', '29', '26', '28', '10', '17', '18']","['9', '4']","['25', None]"
341,27 dispatched to IO1,dispatch_io,27,IO1,"['33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14']","['6', '29', '26', '28', '10', '17', '18']","['9', '4']","['25', '27']"
342,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['33', '21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14']","['6', '29', '26', '28', '10', '17', '18', '4']","['9', None]","['25', '27']"
342,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14']","['6', '29', '26', '28', '10', '17', '18', '4']","['9', '33']","['25', '27']"
343,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9']","['6', '29', '26', '28', '10', '17', '18', '4']","[None, '33']","['25', '27']"
343,25 finished I/O → ready queue,io_to_ready,25,IO0,"['21', '7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25']","['6', '29', '26', '28', '10', '17', '18', '4']","[None, '33']","[None, '27']"
343,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25']","['6', '29', '26', '28', '10', '17', '18', '4']","['21', '33']","[None, '27']"
343,6 dispatched to IO0,dispatch_io,6,IO0,"['7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25']","['29', '26', '28', '10', '17', '18', '4']","['21', '33']","['6', '27']"
344,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['7', '24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33']","['29', '26', '28', '10', '17', '18', '4']","['21', None]","['6', '27']"
344,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33']","['29', '26', '28', '10', '17', '18', '4']","['21', '7']","['6', '27']"
345,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['24', '31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21']","['29', '26', '28', '10', '17', '18', '4']","[None, '7']","['6', '27']"
345,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21']","['29', '26', '28', '10', '17', '18', '4']","['24', '7']","['6', '27']"
346,37 added to ready queue,enqueue,37,,"['31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37']","['29', '26', '28', '10', '17', '18', '4']","['24', '7']","['6', '27']"
346,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['31', '35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7']","['29', '26', '28', '10', '17', '18', '4']","['24', None]","['6', '27']"
346,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7']","['29', '26', '28', '10', '17', '18', '4']","['24', '31']","['6', '27']"
347,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24']","['29', '26', '28', '10', '17', '18', '4']","[None, '31']","['6', '27']"
347,31 finished CPU → wait queue,cpu_to_io,31,CPU1,"['35', '13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24']","['29', '26', '28', '10', '17', '18', '4', '31']","[None, None]","['6', '27']"
347,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['13', '19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24']","['29', '26', '28', '10', '17', '18', '4', '31']","['35', None]","['6', '27']"
347,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24']","['29', '26', '28', '10', '17', '18', '4', '31']","['35', '13']","['6', '27']"
349,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35']","['29', '26', '28', '10', '17', '18', '4', '31']","[None, '13']","['6', '27']"
349,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['19', '12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13']","['29', '26', '28', '10', '17', '18', '4', '31']","[None, None]","['6', '27']"
349,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13']","['29', '26', '28', '10', '17', '18', '4', '31']","['19', None]","['6', '27']"
349,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13']","['29', '26', '28', '10', '17', '18', '4', '31']","['19', '12']","['6', '27']"
350,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['30', '8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, '12']","['6', '27']"
350,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['30', '12']","['6', '27']"
351,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['8', '20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['30', None]","['6', '27']"
351,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['30', '8']","['6', '27']"
352,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['20', '5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, '8']","['6', '27']"
352,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['20', '8']","['6', '27']"
353,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, '8']","['6', '27']"
353,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, None]","['6', '27']"
353,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['34', '22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['5', None]","['6', '27']"
353,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['5', '34']","['6', '27']"
355,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, '34']","['6', '27']"
355,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['22', '23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, None]","['6', '27']"
355,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['22', None]","['6', '27']"
355,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['22', '23']","['6', '27']"
357,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, '23']","['6', '27']"
357,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['15', '36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, None]","['6', '27']"
357,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['36', '16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['15', None]","['6', '27']"
357,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['15', '36']","['6', '27']"
359,38 added to ready queue,enqueue,38,,"['16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['15', '36']","['6', '27']"
359,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, '36']","['6', '27']"
359,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, None]","['6', '27']"
359,6 finished I/O → ready queue,io_to_ready,6,IO0,"['16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, None]","[None, '27']"
359,27 finished I/O → ready queue,io_to_ready,27,IO1,"['16', '32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","[None, None]","[None, None]"
359,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['32', '14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['16', None]","[None, None]"
359,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27']","['29', '26', '28', '10', '17', '18', '4', '31', '19']","['16', '32']","[None, None]"
359,29 dispatched to IO0,dispatch_io,29,IO0,"['14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27']","['26', '28', '10', '17', '18', '4', '31', '19']","['16', '32']","['29', None]"
359,26 dispatched to IO1,dispatch_io,26,IO1,"['14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27']","['28', '10', '17', '18', '4', '31', '19']","['16', '32']","['29', '26']"
361,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16']","['28', '10', '17', '18', '4', '31', '19']","[None, '32']","['29', '26']"
361,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['14', '9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32']","['28', '10', '17', '18', '4', '31', '19']","[None, None]","['29', '26']"
361,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32']","['28', '10', '17', '18', '4', '31', '19']","['14', None]","['29', '26']"
361,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32']","['28', '10', '17', '18', '4', '31', '19']","['14', '9']","['29', '26']"
363,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14']","['28', '10', '17', '18', '4', '31', '19']","[None, '9']","['29', '26']"
363,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9']","['28', '10', '17', '18', '4', '31', '19']","[None, None]","['29', '26']"
363,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['33', '21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9']","['28', '10', '17', '18', '4', '31', '19']","['25', None]","['29', '26']"
363,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9']","['28', '10', '17', '18', '4', '31', '19']","['25', '33']","['29', '26']"
365,39 added to ready queue,enqueue,39,,"['21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39']","['28', '10', '17', '18', '4', '31', '19']","['25', '33']","['29', '26']"
365,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25']","['28', '10', '17', '18', '4', '31', '19']","[None, '33']","['29', '26']"
365,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['21', '37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33']","['28', '10', '17', '18', '4', '31', '19']","[None, None]","['29', '26']"
365,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['37', '7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33']","['28', '10', '17', '18', '4', '31', '19']","['21', None]","['29', '26']"
365,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33']","['28', '10', '17', '18', '4', '31', '19']","['21', '37']","['29', '26']"
366,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['7', '24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21']","['28', '10', '17', '18', '4', '31', '19']","[None, '37']","['29', '26']"
366,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21']","['28', '10', '17', '18', '4', '31', '19']","['7', '37']","['29', '26']"
367,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['24', '35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37']","['28', '10', '17', '18', '4', '31', '19']","['7', None]","['29', '26']"
367,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37']","['28', '10', '17', '18', '4', '31', '19']","['7', '24']","['29', '26']"
368,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['35', '13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7']","['28', '10', '17', '18', '4', '31', '19']","[None, '24']","['29', '26']"
368,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7']","['28', '10', '17', '18', '4', '31', '19']","['35', '24']","['29', '26']"
369,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24']","['28', '10', '17', '18', '4', '31', '19']","['35', None]","['29', '26']"
369,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24']","['28', '10', '17', '18', '4', '31', '19']","['35', '13']","['29', '26']"
370,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24']","['28', '10', '17', '18', '4', '31', '19', '35']","[None, '13']","['29', '26']"
370,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24']","['28', '10', '17', '18', '4', '31', '19', '35', '13']","[None, None]","['29', '26']"
370,26 finished I/O → ready queue,io_to_ready,26,IO1,"['12', '30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26']","['28', '10', '17', '18', '4', '31', '19', '35', '13']","[None, None]","['29', None]"
370,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['30', '20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26']","['28', '10', '17', '18', '4', '31', '19', '35', '13']","['12', None]","['29', None]"
370,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26']","['28', '10', '17', '18', '4', '31', '19', '35', '13']","['12', '30']","['29', None]"
370,28 dispatched to IO1,dispatch_io,28,IO1,"['20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26']","['10', '17', '18', '4', '31', '19', '35', '13']","['12', '30']","['29', '28']"
372,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12']","['10', '17', '18', '4', '31', '19', '35', '13']","[None, '30']","['29', '28']"
372,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['20', '8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30']","['10', '17', '18', '4', '31', '19', '35', '13']","[None, None]","['29', '28']"
372,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['8', '5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30']","['10', '17', '18', '4', '31', '19', '35', '13']","['20', None]","['29', '28']"
372,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30']","['10', '17', '18', '4', '31', '19', '35', '13']","['20', '8']","['29', '28']"
373,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['5', '34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30']","['10', '17', '18', '4', '31', '19', '35', '13', '8']","['20', None]","['29', '28']"
373,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30']","['10', '17', '18', '4', '31', '19', '35', '13', '8']","['20', '5']","['29', '28']"
374,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20']","['10', '17', '18', '4', '31', '19', '35', '13', '8']","[None, '5']","['29', '28']"
374,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['34', '22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20']","['10', '17', '18', '4', '31', '19', '35', '13', '8', '5']","[None, None]","['29', '28']"
374,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['22', '23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20']","['10', '17', '18', '4', '31', '19', '35', '13', '8', '5']","['34', None]","['29', '28']"
374,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20']","['10', '17', '18', '4', '31', '19', '35', '13', '8', '5']","['34', '22']","['29', '28']"
375,29 finished I/O → ready queue,io_to_ready,29,IO0,"['23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29']","['10', '17', '18', '4', '31', '19', '35', '13', '8', '5']","['34', '22']","[None, '28']"
375,10 dispatched to IO0,dispatch_io,10,IO0,"['23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29']","['17', '18', '4', '31', '19', '35', '13', '8', '5']","['34', '22']","['10', '28']"
376,40 added to ready queue,enqueue,40,,"['23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40']","['17', '18', '4', '31', '19', '35', '13', '8', '5']","['34', '22']","['10', '28']"
376,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34']","['17', '18', '4', '31', '19', '35', '13', '8', '5']","[None, '22']","['10', '28']"
376,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22']","['17', '18', '4', '31', '19', '35', '13', '8', '5']","[None, None]","['10', '28']"
376,28 finished I/O → ready queue,io_to_ready,28,IO1,"['23', '38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28']","['17', '18', '4', '31', '19', '35', '13', '8', '5']","[None, None]","['10', None]"
376,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['38', '15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28']","['17', '18', '4', '31', '19', '35', '13', '8', '5']","['23', None]","['10', None]"
376,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28']","['17', '18', '4', '31', '19', '35', '13', '8', '5']","['23', '38']","['10', None]"
376,17 dispatched to IO1,dispatch_io,17,IO1,"['15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28']","['18', '4', '31', '19', '35', '13', '8', '5']","['23', '38']","['10', '17']"
378,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, '38']","['10', '17']"
378,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['15', '36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, None]","['10', '17']"
378,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['36', '6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38']","['18', '4', '31', '19', '35', '13', '8', '5']","['15', None]","['10', '17']"
378,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38']","['18', '4', '31', '19', '35', '13', '8', '5']","['15', '36']","['10', '17']"
380,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, '36']","['10', '17']"
380,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['6', '27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, None]","['10', '17']"
380,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['27', '16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36']","['18', '4', '31', '19', '35', '13', '8', '5']","['6', None]","['10', '17']"
380,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36']","['18', '4', '31', '19', '35', '13', '8', '5']","['6', '27']","['10', '17']"
382,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, '27']","['10', '17']"
382,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['16', '32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, None]","['10', '17']"
382,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['32', '14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27']","['18', '4', '31', '19', '35', '13', '8', '5']","['16', None]","['10', '17']"
382,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27']","['18', '4', '31', '19', '35', '13', '8', '5']","['16', '32']","['10', '17']"
384,41 added to ready queue,enqueue,41,,"['14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41']","['18', '4', '31', '19', '35', '13', '8', '5']","['16', '32']","['10', '17']"
384,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, '32']","['10', '17']"
384,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['14', '9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, None]","['10', '17']"
384,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32']","['18', '4', '31', '19', '35', '13', '8', '5']","['14', None]","['10', '17']"
384,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32']","['18', '4', '31', '19', '35', '13', '8', '5']","['14', '9']","['10', '17']"
386,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, '9']","['10', '17']"
386,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['39', '25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, None]","['10', '17']"
386,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['25', '33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9']","['18', '4', '31', '19', '35', '13', '8', '5']","['39', None]","['10', '17']"
386,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9']","['18', '4', '31', '19', '35', '13', '8', '5']","['39', '25']","['10', '17']"
388,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, '25']","['10', '17']"
388,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['33', '21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, None]","['10', '17']"
388,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['21', '37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25']","['18', '4', '31', '19', '35', '13', '8', '5']","['33', None]","['10', '17']"
388,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25']","['18', '4', '31', '19', '35', '13', '8', '5']","['33', '21']","['10', '17']"
389,33 finished CPU → ready queue,cpu_to_ready,33,CPU0,"['37', '7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33']","['18', '4', '31', '19', '35', '13', '8', '5']","[None, '21']","['10', '17']"
389,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33']","['18', '4', '31', '19', '35', '13', '8', '5']","['37', '21']","['10', '17']"
390,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21']","['18', '4', '31', '19', '35', '13', '8', '5']","['37', None]","['10', '17']"
390,10 finished I/O → ready queue,io_to_ready,10,IO0,"['7', '24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10']","['18', '4', '31', '19', '35', '13', '8', '5']","['37', None]","[None, '17']"
390,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10']","['18', '4', '31', '19', '35', '13', '8', '5']","['37', '7']","[None, '17']"
390,18 dispatched to IO0,dispatch_io,18,IO0,"['24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10']","['4', '31', '19', '35', '13', '8', '5']","['37', '7']","['18', '17']"
391,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37']","['4', '31', '19', '35', '13', '8', '5']","[None, '7']","['18', '17']"
391,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['24', '26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37']","['4', '31', '19', '35', '13', '8', '5', '7']","[None, None]","['18', '17']"
391,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['26', '12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37']","['4', '31', '19', '35', '13', '8', '5', '7']","['24', None]","['18', '17']"
391,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37']","['4', '31', '19', '35', '13', '8', '5', '7']","['24', '26']","['18', '17']"
392,42 added to ready queue,enqueue,42,,"['12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42']","['4', '31', '19', '35', '13', '8', '5', '7']","['24', '26']","['18', '17']"
393,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24']","['4', '31', '19', '35', '13', '8', '5', '7']","[None, '26']","['18', '17']"
393,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26']","['4', '31', '19', '35', '13', '8', '5', '7']","[None, None]","['18', '17']"
393,17 finished I/O → ready queue,io_to_ready,17,IO1,"['12', '30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17']","['4', '31', '19', '35', '13', '8', '5', '7']","[None, None]","['18', None]"
393,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['30', '20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17']","['4', '31', '19', '35', '13', '8', '5', '7']","['12', None]","['18', None]"
393,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17']","['4', '31', '19', '35', '13', '8', '5', '7']","['12', '30']","['18', None]"
393,4 dispatched to IO1,dispatch_io,4,IO1,"['20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17']","['31', '19', '35', '13', '8', '5', '7']","['12', '30']","['18', '4']"
394,18 finished I/O → ready queue,io_to_ready,18,IO0,"['20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18']","['31', '19', '35', '13', '8', '5', '7']","['12', '30']","[None, '4']"
394,31 dispatched to IO0,dispatch_io,31,IO0,"['20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18']","['19', '35', '13', '8', '5', '7']","['12', '30']","['31', '4']"
395,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12']","['19', '35', '13', '8', '5', '7']","[None, '30']","['31', '4']"
395,30 finished CPU → wait queue,cpu_to_io,30,CPU1,"['20', '29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12']","['19', '35', '13', '8', '5', '7', '30']","[None, None]","['31', '4']"
395,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['29', '40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12']","['19', '35', '13', '8', '5', '7', '30']","['20', None]","['31', '4']"
395,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12']","['19', '35', '13', '8', '5', '7', '30']","['20', '29']","['31', '4']"
396,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['40', '34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12']","['19', '35', '13', '8', '5', '7', '30', '20']","[None, '29']","['31', '4']"
396,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12']","['19', '35', '13', '8', '5', '7', '30', '20']","['40', '29']","['31', '4']"
397,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['34', '22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29']","['19', '35', '13', '8', '5', '7', '30', '20']","['40', None]","['31', '4']"
397,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29']","['19', '35', '13', '8', '5', '7', '30', '20']","['40', '34']","['31', '4']"
398,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['22', '28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40']","['19', '35', '13', '8', '5', '7', '30', '20']","[None, '34']","['31', '4']"
398,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40']","['19', '35', '13', '8', '5', '7', '30', '20']","['22', '34']","['31', '4']"
399,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['28', '23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34']","['19', '35', '13', '8', '5', '7', '30', '20']","['22', None]","['31', '4']"
399,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34']","['19', '35', '13', '8', '5', '7', '30', '20']","['22', '28']","['31', '4']"
400,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22']","['19', '35', '13', '8', '5', '7', '30', '20']","[None, '28']","['31', '4']"
400,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22']","['19', '35', '13', '8', '5', '7', '30', '20']","['23', '28']","['31', '4']"
401,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['38', '15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28']","['19', '35', '13', '8', '5', '7', '30', '20']","['23', None]","['31', '4']"
401,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28']","['19', '35', '13', '8', '5', '7', '30', '20']","['23', '38']","['31', '4']"
402,43 added to ready queue,enqueue,43,,"['15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43']","['19', '35', '13', '8', '5', '7', '30', '20']","['23', '38']","['31', '4']"
402,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['15', '36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23']","['19', '35', '13', '8', '5', '7', '30', '20']","[None, '38']","['31', '4']"
402,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23']","['19', '35', '13', '8', '5', '7', '30', '20']","['15', '38']","['31', '4']"
403,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['36', '6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38']","['19', '35', '13', '8', '5', '7', '30', '20']","['15', None]","['31', '4']"
403,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38']","['19', '35', '13', '8', '5', '7', '30', '20']","['15', '36']","['31', '4']"
404,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['6', '27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15']","['19', '35', '13', '8', '5', '7', '30', '20']","[None, '36']","['31', '4']"
404,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15']","['19', '35', '13', '8', '5', '7', '30', '20']","['6', '36']","['31', '4']"
405,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15']","['19', '35', '13', '8', '5', '7', '30', '20', '6']","[None, '36']","['31', '4']"
405,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['27', '41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36']","['19', '35', '13', '8', '5', '7', '30', '20', '6']","[None, None]","['31', '4']"
405,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['41', '16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36']","['19', '35', '13', '8', '5', '7', '30', '20', '6']","['27', None]","['31', '4']"
405,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36']","['19', '35', '13', '8', '5', '7', '30', '20', '6']","['27', '41']","['31', '4']"
407,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27']","['19', '35', '13', '8', '5', '7', '30', '20', '6']","[None, '41']","['31', '4']"
407,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41']","['19', '35', '13', '8', '5', '7', '30', '20', '6']","[None, None]","['31', '4']"
407,31 finished I/O → ready queue,io_to_ready,31,IO0,"['16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31']","['19', '35', '13', '8', '5', '7', '30', '20', '6']","[None, None]","[None, '4']"
407,4 finished I/O → ready queue,io_to_ready,4,IO1,"['16', '32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4']","['19', '35', '13', '8', '5', '7', '30', '20', '6']","[None, None]","[None, None]"
407,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['32', '14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4']","['19', '35', '13', '8', '5', '7', '30', '20', '6']","['16', None]","[None, None]"
407,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4']","['19', '35', '13', '8', '5', '7', '30', '20', '6']","['16', '32']","[None, None]"
407,19 dispatched to IO0,dispatch_io,19,IO0,"['14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4']","['35', '13', '8', '5', '7', '30', '20', '6']","['16', '32']","['19', None]"
407,35 dispatched to IO1,dispatch_io,35,IO1,"['14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4']","['13', '8', '5', '7', '30', '20', '6']","['16', '32']","['19', '35']"
409,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16']","['13', '8', '5', '7', '30', '20', '6']","[None, '32']","['19', '35']"
409,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32']","['13', '8', '5', '7', '30', '20', '6']","[None, None]","['19', '35']"
409,35 finished I/O → ready queue,io_to_ready,35,IO1,"['14', '9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35']","['13', '8', '5', '7', '30', '20', '6']","[None, None]","['19', None]"
409,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['9', '39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35']","['13', '8', '5', '7', '30', '20', '6']","['14', None]","['19', None]"
409,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35']","['13', '8', '5', '7', '30', '20', '6']","['14', '9']","['19', None]"
409,13 dispatched to IO1,dispatch_io,13,IO1,"['39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35']","['8', '5', '7', '30', '20', '6']","['14', '9']","['19', '13']"
410,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['39', '25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35']","['8', '5', '7', '30', '20', '6', '14']","[None, '9']","['19', '13']"
410,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35']","['8', '5', '7', '30', '20', '6', '14']","['39', '9']","['19', '13']"
411,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9']","['8', '5', '7', '30', '20', '6', '14']","['39', None]","['19', '13']"
411,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9']","['8', '5', '7', '30', '20', '6', '14']","['39', '25']","['19', '13']"
412,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['33', '21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9']","['8', '5', '7', '30', '20', '6', '14', '39']","[None, '25']","['19', '13']"
412,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9']","['8', '5', '7', '30', '20', '6', '14', '39']","['33', '25']","['19', '13']"
413,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['21', '10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25']","['8', '5', '7', '30', '20', '6', '14', '39']","['33', None]","['19', '13']"
413,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25']","['8', '5', '7', '30', '20', '6', '14', '39']","['33', '21']","['19', '13']"
414,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['10', '37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33']","['8', '5', '7', '30', '20', '6', '14', '39']","[None, '21']","['19', '13']"
414,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33']","['8', '5', '7', '30', '20', '6', '14', '39']","['10', '21']","['19', '13']"
415,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['37', '42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21']","['8', '5', '7', '30', '20', '6', '14', '39']","['10', None]","['19', '13']"
415,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21']","['8', '5', '7', '30', '20', '6', '14', '39']","['10', '37']","['19', '13']"
416,44 added to ready queue,enqueue,44,,"['42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44']","['8', '5', '7', '30', '20', '6', '14', '39']","['10', '37']","['19', '13']"
416,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['42', '24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10']","['8', '5', '7', '30', '20', '6', '14', '39']","[None, '37']","['19', '13']"
416,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10']","['8', '5', '7', '30', '20', '6', '14', '39']","['42', '37']","['19', '13']"
417,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['24', '26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37']","['8', '5', '7', '30', '20', '6', '14', '39']","['42', None]","['19', '13']"
417,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37']","['8', '5', '7', '30', '20', '6', '14', '39']","['42', '24']","['19', '13']"
418,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['26', '17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42']","['8', '5', '7', '30', '20', '6', '14', '39']","[None, '24']","['19', '13']"
418,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42']","['8', '5', '7', '30', '20', '6', '14', '39']","['26', '24']","['19', '13']"
419,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24']","['8', '5', '7', '30', '20', '6', '14', '39']","['26', None]","['19', '13']"
419,13 finished I/O → ready queue,io_to_ready,13,IO1,"['17', '18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13']","['8', '5', '7', '30', '20', '6', '14', '39']","['26', None]","['19', None]"
419,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13']","['8', '5', '7', '30', '20', '6', '14', '39']","['26', '17']","['19', None]"
419,8 dispatched to IO1,dispatch_io,8,IO1,"['18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13']","['5', '7', '30', '20', '6', '14', '39']","['26', '17']","['19', '8']"
420,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['18', '12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26']","['5', '7', '30', '20', '6', '14', '39']","[None, '17']","['19', '8']"
420,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26']","['5', '7', '30', '20', '6', '14', '39']","['18', '17']","['19', '8']"
421,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17']","['5', '7', '30', '20', '6', '14', '39']","['18', None]","['19', '8']"
421,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17']","['5', '7', '30', '20', '6', '14', '39']","['18', '12']","['19', '8']"
422,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18']","['5', '7', '30', '20', '6', '14', '39']","[None, '12']","['19', '8']"
422,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['29', '40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12']","['5', '7', '30', '20', '6', '14', '39']","[None, None]","['19', '8']"
422,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['40', '34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12']","['5', '7', '30', '20', '6', '14', '39']","['29', None]","['19', '8']"
422,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12']","['5', '7', '30', '20', '6', '14', '39']","['29', '40']","['19', '8']"
424,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29']","['5', '7', '30', '20', '6', '14', '39']","[None, '40']","['19', '8']"
424,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,"['34', '22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40']","['5', '7', '30', '20', '6', '14', '39']","[None, None]","['19', '8']"
424,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['22', '28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40']","['5', '7', '30', '20', '6', '14', '39']","['34', None]","['19', '8']"
424,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40']","['5', '7', '30', '20', '6', '14', '39']","['34', '22']","['19', '8']"
425,45 added to ready queue,enqueue,45,,"['28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45']","['5', '7', '30', '20', '6', '14', '39']","['34', '22']","['19', '8']"
426,34 finished CPU → ready queue,cpu_to_ready,34,CPU0,"['28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34']","['5', '7', '30', '20', '6', '14', '39']","[None, '22']","['19', '8']"
426,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['28', '43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34']","['5', '7', '30', '20', '6', '14', '39', '22']","[None, None]","['19', '8']"
426,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['43', '23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34']","['5', '7', '30', '20', '6', '14', '39', '22']","['28', None]","['19', '8']"
426,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34']","['5', '7', '30', '20', '6', '14', '39', '22']","['28', '43']","['19', '8']"
427,19 finished I/O → ready queue,io_to_ready,19,IO0,"['23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19']","['5', '7', '30', '20', '6', '14', '39', '22']","['28', '43']","[None, '8']"
427,5 dispatched to IO0,dispatch_io,5,IO0,"['23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19']","['7', '30', '20', '6', '14', '39', '22']","['28', '43']","['5', '8']"
428,28 finished CPU → wait queue,cpu_to_io,28,CPU0,"['23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19']","['7', '30', '20', '6', '14', '39', '22', '28']","[None, '43']","['5', '8']"
428,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['23', '38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43']","['7', '30', '20', '6', '14', '39', '22', '28']","[None, None]","['5', '8']"
428,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['38', '15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43']","['7', '30', '20', '6', '14', '39', '22', '28']","['23', None]","['5', '8']"
428,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43']","['7', '30', '20', '6', '14', '39', '22', '28']","['23', '38']","['5', '8']"
430,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23']","['7', '30', '20', '6', '14', '39', '22', '28']","[None, '38']","['5', '8']"
430,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['15', '36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38']","['7', '30', '20', '6', '14', '39', '22', '28']","[None, None]","['5', '8']"
430,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['36', '27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38']","['7', '30', '20', '6', '14', '39', '22', '28']","['15', None]","['5', '8']"
430,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38']","['7', '30', '20', '6', '14', '39', '22', '28']","['15', '36']","['5', '8']"
431,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38']","['7', '30', '20', '6', '14', '39', '22', '28', '15']","[None, '36']","['5', '8']"
431,36 finished CPU → ready queue,cpu_to_ready,36,CPU1,"['27', '41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36']","['7', '30', '20', '6', '14', '39', '22', '28', '15']","[None, None]","['5', '8']"
431,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['41', '31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36']","['7', '30', '20', '6', '14', '39', '22', '28', '15']","['27', None]","['5', '8']"
431,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36']","['7', '30', '20', '6', '14', '39', '22', '28', '15']","['27', '41']","['5', '8']"
433,46 added to ready queue,enqueue,46,,"['31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46']","['7', '30', '20', '6', '14', '39', '22', '28', '15']","['27', '41']","['5', '8']"
433,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27']","['7', '30', '20', '6', '14', '39', '22', '28', '15']","[None, '41']","['5', '8']"
433,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41']","['7', '30', '20', '6', '14', '39', '22', '28', '15']","[None, None]","['5', '8']"
433,8 finished I/O → ready queue,io_to_ready,8,IO1,"['31', '4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8']","['7', '30', '20', '6', '14', '39', '22', '28', '15']","[None, None]","['5', None]"
433,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['4', '16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8']","['7', '30', '20', '6', '14', '39', '22', '28', '15']","['31', None]","['5', None]"
433,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8']","['7', '30', '20', '6', '14', '39', '22', '28', '15']","['31', '4']","['5', None]"
433,7 dispatched to IO1,dispatch_io,7,IO1,"['16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8']","['30', '20', '6', '14', '39', '22', '28', '15']","['31', '4']","['5', '7']"
435,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31']","['30', '20', '6', '14', '39', '22', '28', '15']","[None, '4']","['5', '7']"
435,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['16', '32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4']","['30', '20', '6', '14', '39', '22', '28', '15']","[None, None]","['5', '7']"
435,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['32', '35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4']","['30', '20', '6', '14', '39', '22', '28', '15']","['16', None]","['5', '7']"
435,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4']","['30', '20', '6', '14', '39', '22', '28', '15']","['16', '32']","['5', '7']"
437,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16']","['30', '20', '6', '14', '39', '22', '28', '15']","[None, '32']","['5', '7']"
437,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['35', '9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32']","['30', '20', '6', '14', '39', '22', '28', '15']","[None, None]","['5', '7']"
437,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['9', '25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32']","['30', '20', '6', '14', '39', '22', '28', '15']","['35', None]","['5', '7']"
437,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32']","['30', '20', '6', '14', '39', '22', '28', '15']","['35', '9']","['5', '7']"
438,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['25', '33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9']","['30', '20', '6', '14', '39', '22', '28', '15']","['35', None]","['5', '7']"
438,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9']","['30', '20', '6', '14', '39', '22', '28', '15']","['35', '25']","['5', '7']"
439,47 added to ready queue,enqueue,47,,"['33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47']","['30', '20', '6', '14', '39', '22', '28', '15']","['35', '25']","['5', '7']"
439,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['33', '21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","[None, '25']","['5', '7']"
439,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['33', '25']","['5', '7']"
440,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['21', '44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['33', None]","['5', '7']"
440,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['33', '21']","['5', '7']"
441,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['44', '10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","[None, '21']","['5', '7']"
441,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['44', '21']","['5', '7']"
442,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['10', '37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['44', None]","['5', '7']"
442,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['44', '10']","['5', '7']"
443,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['37', '42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","[None, '10']","['5', '7']"
443,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['37', '10']","['5', '7']"
444,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,"['42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","[None, '10']","['5', '7']"
444,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['42', '24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","[None, None]","['5', '7']"
444,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['24', '13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['42', None]","['5', '7']"
444,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['42', '24']","['5', '7']"
445,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['13', '26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['42', None]","['5', '7']"
445,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['42', '13']","['5', '7']"
446,42 finished CPU → ready queue,cpu_to_ready,42,CPU0,"['26', '17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","[None, '13']","['5', '7']"
446,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['26', '13']","['5', '7']"
447,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['26', None]","['5', '7']"
447,5 finished I/O → ready queue,io_to_ready,5,IO0,"['17', '18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['26', None]","[None, '7']"
447,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5']","['30', '20', '6', '14', '39', '22', '28', '15', '35']","['26', '17']","[None, '7']"
447,30 dispatched to IO0,dispatch_io,30,IO0,"['18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5']","['20', '6', '14', '39', '22', '28', '15', '35']","['26', '17']","['30', '7']"
448,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26']","['20', '6', '14', '39', '22', '28', '15', '35']","[None, '17']","['30', '7']"
448,7 finished I/O → ready queue,io_to_ready,7,IO1,"['18', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7']","['20', '6', '14', '39', '22', '28', '15', '35']","[None, '17']","['30', None]"
448,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7']","['20', '6', '14', '39', '22', '28', '15', '35']","['18', '17']","['30', None]"
448,20 dispatched to IO1,dispatch_io,20,IO1,"['12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7']","['6', '14', '39', '22', '28', '15', '35']","['18', '17']","['30', '20']"
449,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18']","['6', '14', '39', '22', '28', '15', '35']","[None, '17']","['30', '20']"
449,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17']","['6', '14', '39', '22', '28', '15', '35']","[None, None]","['30', '20']"
449,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17']","['6', '14', '39', '22', '28', '15', '35']","['12', None]","['30', '20']"
449,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17']","['6', '14', '39', '22', '28', '15', '35']","['12', '29']","['30', '20']"
451,48 added to ready queue,enqueue,48,,"['40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48']","['6', '14', '39', '22', '28', '15', '35']","['12', '29']","['30', '20']"
451,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12']","['6', '14', '39', '22', '28', '15', '35']","[None, '29']","['30', '20']"
451,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29']","['6', '14', '39', '22', '28', '15', '35']","[None, None]","['30', '20']"
451,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['45', '34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29']","['6', '14', '39', '22', '28', '15', '35']","['40', None]","['30', '20']"
451,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29']","['6', '14', '39', '22', '28', '15', '35']","['40', '45']","['30', '20']"
453,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40']","['6', '14', '39', '22', '28', '15', '35']","[None, '45']","['30', '20']"
453,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['34', '19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45']","['6', '14', '39', '22', '28', '15', '35']","[None, None]","['30', '20']"
453,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['19', '43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45']","['6', '14', '39', '22', '28', '15', '35']","['34', None]","['30', '20']"
453,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45']","['6', '14', '39', '22', '28', '15', '35']","['34', '19']","['30', '20']"
455,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34']","['6', '14', '39', '22', '28', '15', '35']","[None, '19']","['30', '20']"
455,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['43', '23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19']","['6', '14', '39', '22', '28', '15', '35']","[None, None]","['30', '20']"
455,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['23', '38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19']","['6', '14', '39', '22', '28', '15', '35']","['43', None]","['30', '20']"
455,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19']","['6', '14', '39', '22', '28', '15', '35']","['43', '23']","['30', '20']"
457,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43']","['6', '14', '39', '22', '28', '15', '35']","[None, '23']","['30', '20']"
457,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['38', '36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23']","['6', '14', '39', '22', '28', '15', '35']","[None, None]","['30', '20']"
457,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['36', '46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23']","['6', '14', '39', '22', '28', '15', '35']","['38', None]","['30', '20']"
457,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23']","['6', '14', '39', '22', '28', '15', '35']","['38', '36']","['30', '20']"
458,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['46', '27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38']","['6', '14', '39', '22', '28', '15', '35']","[None, '36']","['30', '20']"
458,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38']","['6', '14', '39', '22', '28', '15', '35']","['46', '36']","['30', '20']"
459,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['27', '41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36']","['6', '14', '39', '22', '28', '15', '35']","['46', None]","['30', '20']"
459,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36']","['6', '14', '39', '22', '28', '15', '35']","['46', '27']","['30', '20']"
460,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46']","['6', '14', '39', '22', '28', '15', '35']","[None, '27']","['30', '20']"
460,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27']","['6', '14', '39', '22', '28', '15', '35']","[None, None]","['30', '20']"
460,20 finished I/O → ready queue,io_to_ready,20,IO1,"['41', '8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20']","['6', '14', '39', '22', '28', '15', '35']","[None, None]","['30', None]"
460,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['8', '31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20']","['6', '14', '39', '22', '28', '15', '35']","['41', None]","['30', None]"
460,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20']","['6', '14', '39', '22', '28', '15', '35']","['41', '8']","['30', None]"
460,6 dispatched to IO1,dispatch_io,6,IO1,"['31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20']","['14', '39', '22', '28', '15', '35']","['41', '8']","['30', '6']"
462,49 added to ready queue,enqueue,49,,"['31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49']","['14', '39', '22', '28', '15', '35']","['41', '8']","['30', '6']"
462,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41']","['14', '39', '22', '28', '15', '35']","[None, '8']","['30', '6']"
462,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['31', '4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8']","['14', '39', '22', '28', '15', '35']","[None, None]","['30', '6']"
462,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['4', '16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8']","['14', '39', '22', '28', '15', '35']","['31', None]","['30', '6']"
462,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8']","['14', '39', '22', '28', '15', '35']","['31', '4']","['30', '6']"
463,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['16', '32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8']","['14', '39', '22', '28', '15', '35', '4']","['31', None]","['30', '6']"
463,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8']","['14', '39', '22', '28', '15', '35', '4']","['31', '16']","['30', '6']"
464,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['32', '9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31']","['14', '39', '22', '28', '15', '35', '4']","[None, '16']","['30', '6']"
464,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31']","['14', '39', '22', '28', '15', '35', '4']","['32', '16']","['30', '6']"
465,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16']","['14', '39', '22', '28', '15', '35', '4']","['32', None]","['30', '6']"
465,30 finished I/O → ready queue,io_to_ready,30,IO0,"['9', '47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30']","['14', '39', '22', '28', '15', '35', '4']","['32', None]","[None, '6']"
465,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30']","['14', '39', '22', '28', '15', '35', '4']","['32', '9']","[None, '6']"
465,14 dispatched to IO0,dispatch_io,14,IO0,"['47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30']","['39', '22', '28', '15', '35', '4']","['32', '9']","['14', '6']"
466,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['47', '25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32']","['39', '22', '28', '15', '35', '4']","[None, '9']","['14', '6']"
466,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32']","['39', '22', '28', '15', '35', '4']","['47', '9']","['14', '6']"
467,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9']","['39', '22', '28', '15', '35', '4']","['47', None]","['14', '6']"
467,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9']","['39', '22', '28', '15', '35', '4']","['47', '25']","['14', '6']"
468,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['33', '21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47']","['39', '22', '28', '15', '35', '4']","[None, '25']","['14', '6']"
468,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47']","['39', '22', '28', '15', '35', '4']","['33', '25']","['14', '6']"
469,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['21', '44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25']","['39', '22', '28', '15', '35', '4']","['33', None]","['14', '6']"
469,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25']","['39', '22', '28', '15', '35', '4']","['33', '21']","['14', '6']"
470,33 finished CPU → wait queue,cpu_to_io,33,CPU0,"['44', '37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25']","['39', '22', '28', '15', '35', '4', '33']","[None, '21']","['14', '6']"
470,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25']","['39', '22', '28', '15', '35', '4', '33']","['44', '21']","['14', '6']"
471,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['37', '10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21']","['39', '22', '28', '15', '35', '4', '33']","['44', None]","['14', '6']"
471,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21']","['39', '22', '28', '15', '35', '4', '33']","['44', '37']","['14', '6']"
472,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44']","['39', '22', '28', '15', '35', '4', '33']","[None, '37']","['14', '6']"
472,6 finished I/O → ready queue,io_to_ready,6,IO1,"['10', '24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6']","['39', '22', '28', '15', '35', '4', '33']","[None, '37']","['14', None]"
472,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6']","['39', '22', '28', '15', '35', '4', '33']","['10', '37']","['14', None]"
472,39 dispatched to IO1,dispatch_io,39,IO1,"['24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6']","['22', '28', '15', '35', '4', '33']","['10', '37']","['14', '39']"
473,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['24', '42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37']","['22', '28', '15', '35', '4', '33']","['10', None]","['14', '39']"
473,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37']","['22', '28', '15', '35', '4', '33']","['10', '24']","['14', '39']"
474,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['42', '13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10']","['22', '28', '15', '35', '4', '33']","[None, '24']","['14', '39']"
474,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10']","['22', '28', '15', '35', '4', '33']","['42', '24']","['14', '39']"
475,50 added to ready queue,enqueue,50,,"['13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50']","['22', '28', '15', '35', '4', '33']","['42', '24']","['14', '39']"
475,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24']","['22', '28', '15', '35', '4', '33']","['42', None]","['14', '39']"
475,14 finished I/O → ready queue,io_to_ready,14,IO0,"['13', '5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14']","['22', '28', '15', '35', '4', '33']","['42', None]","[None, '39']"
475,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14']","['22', '28', '15', '35', '4', '33']","['42', '13']","[None, '39']"
475,22 dispatched to IO0,dispatch_io,22,IO0,"['5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14']","['28', '15', '35', '4', '33']","['42', '13']","['22', '39']"
476,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['5', '26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42']","['28', '15', '35', '4', '33']","[None, '13']","['22', '39']"
476,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42']","['28', '15', '35', '4', '33']","['5', '13']","['22', '39']"
477,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['26', '7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13']","['28', '15', '35', '4', '33']","['5', None]","['22', '39']"
477,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13']","['28', '15', '35', '4', '33']","['5', '26']","['22', '39']"
478,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5']","['28', '15', '35', '4', '33']","[None, '26']","['22', '39']"
478,26 finished CPU → ready queue,cpu_to_ready,26,CPU1,"['7', '18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26']","['28', '15', '35', '4', '33']","[None, None]","['22', '39']"
478,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['18', '17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26']","['28', '15', '35', '4', '33']","['7', None]","['22', '39']"
478,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26']","['28', '15', '35', '4', '33']","['7', '18']","['22', '39']"
479,7 finished all bursts,finished,7,CPU0,"['17', '48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26']","['28', '15', '35', '4', '33']","[None, '18']","['22', '39']"
479,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26']","['28', '15', '35', '4', '33']","['17', '18']","['22', '39']"
480,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['48', '12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18']","['28', '15', '35', '4', '33']","['17', None]","['22', '39']"
480,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18']","['28', '15', '35', '4', '33']","['17', '48']","['22', '39']"
481,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['12', '29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17']","['28', '15', '35', '4', '33']","[None, '48']","['22', '39']"
481,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17']","['28', '15', '35', '4', '33']","['12', '48']","['22', '39']"
482,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['29', '40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48']","['28', '15', '35', '4', '33']","['12', None]","['22', '39']"
482,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48']","['28', '15', '35', '4', '33']","['12', '29']","['22', '39']"
483,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12']","['28', '15', '35', '4', '33']","[None, '29']","['22', '39']"
483,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['40', '45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12']","['28', '15', '35', '4', '33', '29']","[None, None]","['22', '39']"
483,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['45', '34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12']","['28', '15', '35', '4', '33', '29']","['40', None]","['22', '39']"
483,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12']","['28', '15', '35', '4', '33', '29']","['40', '45']","['22', '39']"
484,45 finished CPU → wait queue,cpu_to_io,45,CPU1,"['34', '19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12']","['28', '15', '35', '4', '33', '29', '45']","['40', None]","['22', '39']"
484,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12']","['28', '15', '35', '4', '33', '29', '45']","['40', '34']","['22', '39']"
485,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['19', '43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40']","['28', '15', '35', '4', '33', '29', '45']","[None, '34']","['22', '39']"
485,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40']","['28', '15', '35', '4', '33', '29', '45']","['19', '34']","['22', '39']"
486,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34']","['28', '15', '35', '4', '33', '29', '45']","['19', None]","['22', '39']"
486,22 finished I/O → ready queue,io_to_ready,22,IO0,"['43', '23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22']","['28', '15', '35', '4', '33', '29', '45']","['19', None]","[None, '39']"
486,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22']","['28', '15', '35', '4', '33', '29', '45']","['19', '43']","[None, '39']"
486,28 dispatched to IO0,dispatch_io,28,IO0,"['23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22']","['15', '35', '4', '33', '29', '45']","['19', '43']","['28', '39']"
487,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['23', '38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19']","['15', '35', '4', '33', '29', '45']","[None, '43']","['28', '39']"
487,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19']","['15', '35', '4', '33', '29', '45']","['23', '43']","['28', '39']"
488,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['38', '36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43']","['15', '35', '4', '33', '29', '45']","['23', None]","['28', '39']"
488,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43']","['15', '35', '4', '33', '29', '45']","['23', '38']","['28', '39']"
489,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['36', '46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23']","['15', '35', '4', '33', '29', '45']","[None, '38']","['28', '39']"
489,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23']","['15', '35', '4', '33', '29', '45']","['36', '38']","['28', '39']"
490,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['46', '27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38']","['15', '35', '4', '33', '29', '45']","['36', None]","['28', '39']"
490,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38']","['15', '35', '4', '33', '29', '45']","['36', '46']","['28', '39']"
491,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36']","['15', '35', '4', '33', '29', '45']","[None, '46']","['28', '39']"
491,28 finished I/O → ready queue,io_to_ready,28,IO0,"['27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28']","['15', '35', '4', '33', '29', '45']","[None, '46']","[None, '39']"
491,39 finished I/O → ready queue,io_to_ready,39,IO1,"['27', '20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39']","['15', '35', '4', '33', '29', '45']","[None, '46']","[None, None]"
491,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39']","['15', '35', '4', '33', '29', '45']","['27', '46']","[None, None]"
491,15 dispatched to IO0,dispatch_io,15,IO0,"['20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39']","['35', '4', '33', '29', '45']","['27', '46']","['15', None]"
491,35 dispatched to IO1,dispatch_io,35,IO1,"['20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39']","['4', '33', '29', '45']","['27', '46']","['15', '35']"
492,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['20', '49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46']","['4', '33', '29', '45']","['27', None]","['15', '35']"
492,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46']","['4', '33', '29', '45']","['27', '20']","['15', '35']"
493,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['49', '41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27']","['4', '33', '29', '45']","[None, '20']","['15', '35']"
493,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27']","['4', '33', '29', '45']","['49', '20']","['15', '35']"
494,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20']","['4', '33', '29', '45']","['49', None]","['15', '35']"
494,35 finished I/O → ready queue,io_to_ready,35,IO1,"['41', '8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35']","['4', '33', '29', '45']","['49', None]","['15', None]"
494,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35']","['4', '33', '29', '45']","['49', '41']","['15', None]"
494,4 dispatched to IO1,dispatch_io,4,IO1,"['8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35']","['33', '29', '45']","['49', '41']","['15', '4']"
495,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49']","['33', '29', '45']","[None, '41']","['15', '4']"
495,41 finished CPU → ready queue,cpu_to_ready,41,CPU1,"['8', '31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41']","['33', '29', '45']","[None, None]","['15', '4']"
495,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['31', '16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41']","['33', '29', '45']","['8', None]","['15', '4']"
495,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41']","['33', '29', '45']","['8', '31']","['15', '4']"
496,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['16', '30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8']","['33', '29', '45']","[None, '31']","['15', '4']"
496,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8']","['33', '29', '45']","['16', '31']","['15', '4']"
497,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8']","['33', '29', '45', '16']","[None, '31']","['15', '4']"
497,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['30', '32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31']","['33', '29', '45', '16']","[None, None]","['15', '4']"
497,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['32', '9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31']","['33', '29', '45', '16']","['30', None]","['15', '4']"
497,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31']","['33', '29', '45', '16']","['30', '32']","['15', '4']"
499,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30']","['33', '29', '45', '16']","[None, '32']","['15', '4']"
499,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['9', '47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32']","['33', '29', '45', '16']","[None, None]","['15', '4']"
499,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['47', '25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32']","['33', '29', '45', '16']","['9', None]","['15', '4']"
499,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32']","['33', '29', '45', '16']","['9', '47']","['15', '4']"
500,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['25', '21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47']","['33', '29', '45', '16']","['9', None]","['15', '4']"
500,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47']","['33', '29', '45', '16']","['9', '25']","['15', '4']"
501,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9']","['33', '29', '45', '16']","[None, '25']","['15', '4']"
501,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9']","['33', '29', '45', '16']","['21', '25']","['15', '4']"
502,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['44', '6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9']","['33', '29', '45', '16', '25']","['21', None]","['15', '4']"
502,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9']","['33', '29', '45', '16', '25']","['21', '44']","['15', '4']"
503,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['6', '37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21']","['33', '29', '45', '16', '25']","[None, '44']","['15', '4']"
503,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21']","['33', '29', '45', '16', '25']","['6', '44']","['15', '4']"
504,6 finished all bursts,finished,6,CPU0,"['37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21']","['33', '29', '45', '16', '25']","[None, '44']","['15', '4']"
504,44 finished CPU → ready queue,cpu_to_ready,44,CPU1,"['37', '10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44']","['33', '29', '45', '16', '25']","[None, None]","['15', '4']"
504,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['10', '50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44']","['33', '29', '45', '16', '25']","['37', None]","['15', '4']"
504,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44']","['33', '29', '45', '16', '25']","['37', '10']","['15', '4']"
506,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37']","['33', '29', '45', '16', '25']","[None, '10']","['15', '4']"
506,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['50', '24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10']","['33', '29', '45', '16', '25']","[None, None]","['15', '4']"
506,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['24', '14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10']","['33', '29', '45', '16', '25']","['50', None]","['15', '4']"
506,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10']","['33', '29', '45', '16', '25']","['50', '24']","['15', '4']"
507,15 finished I/O → ready queue,io_to_ready,15,IO0,"['14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15']","['33', '29', '45', '16', '25']","['50', '24']","[None, '4']"
507,33 dispatched to IO0,dispatch_io,33,IO0,"['14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15']","['29', '45', '16', '25']","['50', '24']","['33', '4']"
508,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50']","['29', '45', '16', '25']","[None, '24']","['33', '4']"
508,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['14', '42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24']","['29', '45', '16', '25']","[None, None]","['33', '4']"
508,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['42', '13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24']","['29', '45', '16', '25']","['14', None]","['33', '4']"
508,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24']","['29', '45', '16', '25']","['14', '42']","['33', '4']"
510,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14']","['29', '45', '16', '25']","[None, '42']","['33', '4']"
510,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['13', '5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42']","['29', '45', '16', '25']","[None, None]","['33', '4']"
510,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['5', '26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42']","['29', '45', '16', '25']","['13', None]","['33', '4']"
510,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42']","['29', '45', '16', '25']","['13', '5']","['33', '4']"
511,5 finished all bursts,finished,5,CPU1,"['26', '18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42']","['29', '45', '16', '25']","['13', None]","['33', '4']"
511,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42']","['29', '45', '16', '25']","['13', '26']","['33', '4']"
512,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['18', '17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13']","['29', '45', '16', '25']","[None, '26']","['33', '4']"
512,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13']","['29', '45', '16', '25']","['18', '26']","['33', '4']"
513,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13']","['29', '45', '16', '25', '18']","[None, '26']","['33', '4']"
513,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['17', '48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26']","['29', '45', '16', '25', '18']","[None, None]","['33', '4']"
513,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['48', '12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26']","['29', '45', '16', '25', '18']","['17', None]","['33', '4']"
513,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26']","['29', '45', '16', '25', '18']","['17', '48']","['33', '4']"
515,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17']","['29', '45', '16', '25', '18']","[None, '48']","['33', '4']"
515,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['12', '40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48']","['29', '45', '16', '25', '18']","[None, None]","['33', '4']"
515,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['40', '34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48']","['29', '45', '16', '25', '18']","['12', None]","['33', '4']"
515,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48']","['29', '45', '16', '25', '18']","['12', '40']","['33', '4']"
517,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12']","['29', '45', '16', '25', '18']","[None, '40']","['33', '4']"
517,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,"['34', '22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40']","['29', '45', '16', '25', '18']","[None, None]","['33', '4']"
517,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['22', '19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40']","['29', '45', '16', '25', '18']","['34', None]","['33', '4']"
517,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40']","['29', '45', '16', '25', '18']","['34', '22']","['33', '4']"
518,34 finished CPU → ready queue,cpu_to_ready,34,CPU0,"['19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34']","['29', '45', '16', '25', '18']","[None, '22']","['33', '4']"
518,4 finished I/O → ready queue,io_to_ready,4,IO1,"['19', '43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4']","['29', '45', '16', '25', '18']","[None, '22']","['33', None]"
518,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4']","['29', '45', '16', '25', '18']","['19', '22']","['33', None]"
518,29 dispatched to IO1,dispatch_io,29,IO1,"['43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4']","['45', '16', '25', '18']","['19', '22']","['33', '29']"
519,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['43', '23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22']","['45', '16', '25', '18']","['19', None]","['33', '29']"
519,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22']","['45', '16', '25', '18']","['19', '43']","['33', '29']"
520,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['23', '38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22']","['45', '16', '25', '18', '19']","[None, '43']","['33', '29']"
520,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22']","['45', '16', '25', '18', '19']","['23', '43']","['33', '29']"
521,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['38', '36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43']","['45', '16', '25', '18', '19']","['23', None]","['33', '29']"
521,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43']","['45', '16', '25', '18', '19']","['23', '38']","['33', '29']"
522,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['36', '28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23']","['45', '16', '25', '18', '19']","[None, '38']","['33', '29']"
522,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23']","['45', '16', '25', '18', '19']","['36', '38']","['33', '29']"
523,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['28', '39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23']","['45', '16', '25', '18', '19', '38']","['36', None]","['33', '29']"
523,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23']","['45', '16', '25', '18', '19', '38']","['36', '28']","['33', '29']"
524,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['39', '46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36']","['45', '16', '25', '18', '19', '38']","[None, '28']","['33', '29']"
524,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36']","['45', '16', '25', '18', '19', '38']","['39', '28']","['33', '29']"
525,28 finished all bursts,finished,28,CPU1,"['46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36']","['45', '16', '25', '18', '19', '38']","['39', None]","['33', '29']"
525,33 finished I/O → ready queue,io_to_ready,33,IO0,"['46', '27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33']","['45', '16', '25', '18', '19', '38']","['39', None]","[None, '29']"
525,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33']","['45', '16', '25', '18', '19', '38']","['39', '46']","[None, '29']"
525,45 dispatched to IO0,dispatch_io,45,IO0,"['27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33']","['16', '25', '18', '19', '38']","['39', '46']","['45', '29']"
526,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['27', '20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39']","['16', '25', '18', '19', '38']","[None, '46']","['45', '29']"
526,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39']","['16', '25', '18', '19', '38']","['27', '46']","['45', '29']"
527,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['20', '35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46']","['16', '25', '18', '19', '38']","['27', None]","['45', '29']"
527,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46']","['16', '25', '18', '19', '38']","['27', '20']","['45', '29']"
528,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['35', '49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27']","['16', '25', '18', '19', '38']","[None, '20']","['45', '29']"
528,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27']","['16', '25', '18', '19', '38']","['35', '20']","['45', '29']"
529,35 finished all bursts,finished,35,CPU0,"['49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27']","['16', '25', '18', '19', '38']","[None, '20']","['45', '29']"
529,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['49', '41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20']","['16', '25', '18', '19', '38']","[None, None]","['45', '29']"
529,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['41', '8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20']","['16', '25', '18', '19', '38']","['49', None]","['45', '29']"
529,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20']","['16', '25', '18', '19', '38']","['49', '41']","['45', '29']"
531,49 finished CPU → ready queue,cpu_to_ready,49,CPU0,"['8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49']","['16', '25', '18', '19', '38']","[None, '41']","['45', '29']"
531,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['8', '31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41']","['16', '25', '18', '19', '38']","[None, None]","['45', '29']"
531,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['31', '30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41']","['16', '25', '18', '19', '38']","['8', None]","['45', '29']"
531,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41']","['16', '25', '18', '19', '38']","['8', '31']","['45', '29']"
532,29 finished I/O → ready queue,io_to_ready,29,IO1,"['30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29']","['16', '25', '18', '19', '38']","['8', '31']","['45', None]"
532,16 dispatched to IO1,dispatch_io,16,IO1,"['30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29']","['25', '18', '19', '38']","['8', '31']","['45', '16']"
533,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8']","['25', '18', '19', '38']","[None, '31']","['45', '16']"
533,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['30', '32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31']","['25', '18', '19', '38']","[None, None]","['45', '16']"
533,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['32', '47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31']","['25', '18', '19', '38']","['30', None]","['45', '16']"
533,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31']","['25', '18', '19', '38']","['30', '32']","['45', '16']"
534,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['47', '9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31']","['25', '18', '19', '38', '32']","['30', None]","['45', '16']"
534,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31']","['25', '18', '19', '38', '32']","['30', '47']","['45', '16']"
535,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['9', '21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31']","['25', '18', '19', '38', '32', '30']","[None, '47']","['45', '16']"
535,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31']","['25', '18', '19', '38', '32', '30']","['9', '47']","['45', '16']"
536,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['21', '44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47']","['25', '18', '19', '38', '32', '30']","['9', None]","['45', '16']"
536,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47']","['25', '18', '19', '38', '32', '30']","['9', '21']","['45', '16']"
537,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['44', '37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9']","['25', '18', '19', '38', '32', '30']","[None, '21']","['45', '16']"
537,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9']","['25', '18', '19', '38', '32', '30']","['44', '21']","['45', '16']"
538,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['37', '10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21']","['25', '18', '19', '38', '32', '30']","['44', None]","['45', '16']"
538,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21']","['25', '18', '19', '38', '32', '30']","['44', '37']","['45', '16']"
539,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['10', '15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44']","['25', '18', '19', '38', '32', '30']","[None, '37']","['45', '16']"
539,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44']","['25', '18', '19', '38', '32', '30']","['10', '37']","['45', '16']"
540,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['15', '50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37']","['25', '18', '19', '38', '32', '30']","['10', None]","['45', '16']"
540,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37']","['25', '18', '19', '38', '32', '30']","['10', '15']","['45', '16']"
541,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['50', '24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10']","['25', '18', '19', '38', '32', '30']","[None, '15']","['45', '16']"
541,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10']","['25', '18', '19', '38', '32', '30']","['50', '15']","['45', '16']"
542,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['24', '14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15']","['25', '18', '19', '38', '32', '30']","['50', None]","['45', '16']"
542,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15']","['25', '18', '19', '38', '32', '30']","['50', '24']","['45', '16']"
543,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['14', '42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15']","['25', '18', '19', '38', '32', '30', '50']","[None, '24']","['45', '16']"
543,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15']","['25', '18', '19', '38', '32', '30', '50']","['14', '24']","['45', '16']"
544,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24']","['25', '18', '19', '38', '32', '30', '50']","['14', None]","['45', '16']"
544,45 finished I/O → ready queue,io_to_ready,45,IO0,"['42', '13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45']","['25', '18', '19', '38', '32', '30', '50']","['14', None]","[None, '16']"
544,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45']","['25', '18', '19', '38', '32', '30', '50']","['14', '42']","[None, '16']"
544,25 dispatched to IO0,dispatch_io,25,IO0,"['13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45']","['18', '19', '38', '32', '30', '50']","['14', '42']","['25', '16']"
545,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['13', '26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14']","['18', '19', '38', '32', '30', '50']","[None, '42']","['25', '16']"
545,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14']","['18', '19', '38', '32', '30', '50']","['13', '42']","['25', '16']"
546,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['26', '17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14']","['18', '19', '38', '32', '30', '50', '42']","['13', None]","['25', '16']"
546,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14']","['18', '19', '38', '32', '30', '50', '42']","['13', '26']","['25', '16']"
547,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13']","['18', '19', '38', '32', '30', '50', '42']","[None, '26']","['25', '16']"
547,26 finished CPU → ready queue,cpu_to_ready,26,CPU1,"['17', '48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26']","['18', '19', '38', '32', '30', '50', '42']","[None, None]","['25', '16']"
547,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['48', '12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26']","['18', '19', '38', '32', '30', '50', '42']","['17', None]","['25', '16']"
547,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26']","['18', '19', '38', '32', '30', '50', '42']","['17', '48']","['25', '16']"
548,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['12', '40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48']","['18', '19', '38', '32', '30', '50', '42']","['17', None]","['25', '16']"
548,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48']","['18', '19', '38', '32', '30', '50', '42']","['17', '12']","['25', '16']"
549,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48']","['18', '19', '38', '32', '30', '50', '42', '17']","[None, '12']","['25', '16']"
549,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['40', '34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12']","['18', '19', '38', '32', '30', '50', '42', '17']","[None, None]","['25', '16']"
549,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['34', '4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12']","['18', '19', '38', '32', '30', '50', '42', '17']","['40', None]","['25', '16']"
549,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12']","['18', '19', '38', '32', '30', '50', '42', '17']","['40', '34']","['25', '16']"
550,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,"['4', '22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40']","['18', '19', '38', '32', '30', '50', '42', '17']","[None, '34']","['25', '16']"
550,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40']","['18', '19', '38', '32', '30', '50', '42', '17']","['4', '34']","['25', '16']"
551,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['22', '43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34']","['18', '19', '38', '32', '30', '50', '42', '17']","['4', None]","['25', '16']"
551,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34']","['18', '19', '38', '32', '30', '50', '42', '17']","['4', '22']","['25', '16']"
552,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4']","['18', '19', '38', '32', '30', '50', '42', '17']","[None, '22']","['25', '16']"
552,16 finished I/O → ready queue,io_to_ready,16,IO1,"['43', '23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16']","['18', '19', '38', '32', '30', '50', '42', '17']","[None, '22']","['25', None]"
552,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16']","['18', '19', '38', '32', '30', '50', '42', '17']","['43', '22']","['25', None]"
552,18 dispatched to IO1,dispatch_io,18,IO1,"['23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16']","['19', '38', '32', '30', '50', '42', '17']","['43', '22']","['25', '18']"
553,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,"['23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43']","['19', '38', '32', '30', '50', '42', '17']","[None, '22']","['25', '18']"
553,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['23', '36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22']","['19', '38', '32', '30', '50', '42', '17']","[None, None]","['25', '18']"
553,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['36', '33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22']","['19', '38', '32', '30', '50', '42', '17']","['23', None]","['25', '18']"
553,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22']","['19', '38', '32', '30', '50', '42', '17']","['23', '36']","['25', '18']"
554,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['33', '39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23']","['19', '38', '32', '30', '50', '42', '17']","[None, '36']","['25', '18']"
554,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23']","['19', '38', '32', '30', '50', '42', '17']","['33', '36']","['25', '18']"
555,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['39', '46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23']","['19', '38', '32', '30', '50', '42', '17', '36']","['33', None]","['25', '18']"
555,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23']","['19', '38', '32', '30', '50', '42', '17', '36']","['33', '39']","['25', '18']"
556,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33']","['19', '38', '32', '30', '50', '42', '17', '36']","[None, '39']","['25', '18']"
556,25 finished I/O → ready queue,io_to_ready,25,IO0,"['46', '27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25']","['19', '38', '32', '30', '50', '42', '17', '36']","[None, '39']","[None, '18']"
556,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25']","['19', '38', '32', '30', '50', '42', '17', '36']","['46', '39']","[None, '18']"
556,19 dispatched to IO0,dispatch_io,19,IO0,"['27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25']","['38', '32', '30', '50', '42', '17', '36']","['46', '39']","['19', '18']"
557,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39']","['38', '32', '30', '50', '42', '17', '36']","['46', None]","['19', '18']"
557,18 finished I/O → ready queue,io_to_ready,18,IO1,"['27', '20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18']","['38', '32', '30', '50', '42', '17', '36']","['46', None]","['19', None]"
557,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18']","['38', '32', '30', '50', '42', '17', '36']","['46', '27']","['19', None]"
557,38 dispatched to IO1,dispatch_io,38,IO1,"['20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18']","['32', '30', '50', '42', '17', '36']","['46', '27']","['19', '38']"
558,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18']","['32', '30', '50', '42', '17', '36', '46']","[None, '27']","['19', '38']"
558,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['20', '49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27']","['32', '30', '50', '42', '17', '36', '46']","[None, None]","['19', '38']"
558,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['49', '41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27']","['32', '30', '50', '42', '17', '36', '46']","['20', None]","['19', '38']"
558,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27']","['32', '30', '50', '42', '17', '36', '46']","['20', '49']","['19', '38']"
560,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27']","['32', '30', '50', '42', '17', '36', '46', '20']","[None, '49']","['19', '38']"
560,49 finished CPU → wait queue,cpu_to_io,49,CPU1,"['41', '29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","[None, None]","['19', '38']"
560,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['29', '8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","['41', None]","['19', '38']"
560,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","['41', '29']","['19', '38']"
562,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","[None, '29']","['19', '38']"
562,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['8', '31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","[None, None]","['19', '38']"
562,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['31', '47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","['8', None]","['19', '38']"
562,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","['8', '31']","['19', '38']"
564,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","[None, '31']","['19', '38']"
564,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['47', '9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","[None, None]","['19', '38']"
564,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['9', '21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","['47', None]","['19', '38']"
564,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","['47', '9']","['19', '38']"
566,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","[None, '9']","['19', '38']"
566,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['21', '44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","[None, None]","['19', '38']"
566,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['44', '37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","['21', None]","['19', '38']"
566,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","['21', '44']","['19', '38']"
567,38 finished I/O → ready queue,io_to_ready,38,IO1,"['37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38']","['32', '30', '50', '42', '17', '36', '46', '20', '49']","['21', '44']","['19', None]"
567,32 dispatched to IO1,dispatch_io,32,IO1,"['37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38']","['30', '50', '42', '17', '36', '46', '20', '49']","['21', '44']","['19', '32']"
568,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21']","['30', '50', '42', '17', '36', '46', '20', '49']","[None, '44']","['19', '32']"
568,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['37', '10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44']","['30', '50', '42', '17', '36', '46', '20', '49']","[None, None]","['19', '32']"
568,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['10', '15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44']","['30', '50', '42', '17', '36', '46', '20', '49']","['37', None]","['19', '32']"
568,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44']","['30', '50', '42', '17', '36', '46', '20', '49']","['37', '10']","['19', '32']"
570,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37']","['30', '50', '42', '17', '36', '46', '20', '49']","[None, '10']","['19', '32']"
570,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['15', '24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10']","['30', '50', '42', '17', '36', '46', '20', '49']","[None, None]","['19', '32']"
570,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10']","['30', '50', '42', '17', '36', '46', '20', '49']","['15', None]","['19', '32']"
570,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10']","['30', '50', '42', '17', '36', '46', '20', '49']","['15', '24']","['19', '32']"
571,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24']","['30', '50', '42', '17', '36', '46', '20', '49']","['15', None]","['19', '32']"
571,19 finished I/O → ready queue,io_to_ready,19,IO0,"['45', '14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19']","['30', '50', '42', '17', '36', '46', '20', '49']","['15', None]","[None, '32']"
571,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19']","['30', '50', '42', '17', '36', '46', '20', '49']","['15', '45']","[None, '32']"
571,30 dispatched to IO0,dispatch_io,30,IO0,"['14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19']","['50', '42', '17', '36', '46', '20', '49']","['15', '45']","['30', '32']"
572,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['14', '13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15']","['50', '42', '17', '36', '46', '20', '49']","[None, '45']","['30', '32']"
572,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15']","['50', '42', '17', '36', '46', '20', '49']","['14', '45']","['30', '32']"
573,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14']","['50', '42', '17', '36', '46', '20', '49']","[None, '45']","['30', '32']"
573,45 finished CPU → ready queue,cpu_to_ready,45,CPU1,"['13', '26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45']","['50', '42', '17', '36', '46', '20', '49']","[None, None]","['30', '32']"
573,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['26', '48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45']","['50', '42', '17', '36', '46', '20', '49']","['13', None]","['30', '32']"
573,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45']","['50', '42', '17', '36', '46', '20', '49']","['13', '26']","['30', '32']"
575,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13']","['50', '42', '17', '36', '46', '20', '49']","[None, '26']","['30', '32']"
575,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['48', '12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26']","['50', '42', '17', '36', '46', '20', '49']","[None, None]","['30', '32']"
575,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['12', '40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26']","['50', '42', '17', '36', '46', '20', '49']","['48', None]","['30', '32']"
575,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26']","['50', '42', '17', '36', '46', '20', '49']","['48', '12']","['30', '32']"
576,12 finished all bursts,finished,12,CPU1,"['40', '34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26']","['50', '42', '17', '36', '46', '20', '49']","['48', None]","['30', '32']"
576,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26']","['50', '42', '17', '36', '46', '20', '49']","['48', '40']","['30', '32']"
577,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['34', '4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48']","['50', '42', '17', '36', '46', '20', '49']","[None, '40']","['30', '32']"
577,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48']","['50', '42', '17', '36', '46', '20', '49']","['34', '40']","['30', '32']"
578,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['4', '16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40']","['50', '42', '17', '36', '46', '20', '49']","['34', None]","['30', '32']"
578,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40']","['50', '42', '17', '36', '46', '20', '49']","['34', '4']","['30', '32']"
579,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['16', '43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34']","['50', '42', '17', '36', '46', '20', '49']","[None, '4']","['30', '32']"
579,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34']","['50', '42', '17', '36', '46', '20', '49']","['16', '4']","['30', '32']"
580,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['43', '22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4']","['50', '42', '17', '36', '46', '20', '49']","['16', None]","['30', '32']"
580,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4']","['50', '42', '17', '36', '46', '20', '49']","['16', '43']","['30', '32']"
581,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['22', '23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16']","['50', '42', '17', '36', '46', '20', '49']","[None, '43']","['30', '32']"
581,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16']","['50', '42', '17', '36', '46', '20', '49']","['22', '43']","['30', '32']"
582,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43']","['50', '42', '17', '36', '46', '20', '49']","['22', None]","['30', '32']"
582,32 finished I/O → ready queue,io_to_ready,32,IO1,"['23', '33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32']","['50', '42', '17', '36', '46', '20', '49']","['22', None]","['30', None]"
582,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32']","['50', '42', '17', '36', '46', '20', '49']","['22', '23']","['30', None]"
582,50 dispatched to IO1,dispatch_io,50,IO1,"['33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32']","['42', '17', '36', '46', '20', '49']","['22', '23']","['30', '50']"
583,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['33', '25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22']","['42', '17', '36', '46', '20', '49']","[None, '23']","['30', '50']"
583,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22']","['42', '17', '36', '46', '20', '49']","['33', '23']","['30', '50']"
584,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['25', '39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23']","['42', '17', '36', '46', '20', '49']","['33', None]","['30', '50']"
584,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23']","['42', '17', '36', '46', '20', '49']","['33', '25']","['30', '50']"
585,33 finished CPU → ready queue,cpu_to_ready,33,CPU0,"['39', '18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33']","['42', '17', '36', '46', '20', '49']","[None, '25']","['30', '50']"
585,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33']","['42', '17', '36', '46', '20', '49']","['39', '25']","['30', '50']"
586,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25']","['42', '17', '36', '46', '20', '49']","['39', None]","['30', '50']"
586,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25']","['42', '17', '36', '46', '20', '49']","['39', '18']","['30', '50']"
587,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39']","['42', '17', '36', '46', '20', '49']","[None, '18']","['30', '50']"
587,18 finished all bursts,finished,18,CPU1,"['27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39']","['42', '17', '36', '46', '20', '49']","[None, None]","['30', '50']"
587,30 finished I/O → ready queue,io_to_ready,30,IO0,"['27', '41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30']","['42', '17', '36', '46', '20', '49']","[None, None]","[None, '50']"
587,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['41', '29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30']","['42', '17', '36', '46', '20', '49']","['27', None]","[None, '50']"
587,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30']","['42', '17', '36', '46', '20', '49']","['27', '41']","[None, '50']"
587,42 dispatched to IO0,dispatch_io,42,IO0,"['29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30']","['17', '36', '46', '20', '49']","['27', '41']","['42', '50']"
588,41 finished CPU → ready queue,cpu_to_ready,41,CPU1,"['29', '8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41']","['17', '36', '46', '20', '49']","['27', None]","['42', '50']"
588,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41']","['17', '36', '46', '20', '49']","['27', '29']","['42', '50']"
589,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27']","['17', '36', '46', '20', '49']","[None, '29']","['42', '50']"
589,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['8', '31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27']","['17', '36', '46', '20', '49', '29']","[None, None]","['42', '50']"
589,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['31', '47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27']","['17', '36', '46', '20', '49', '29']","['8', None]","['42', '50']"
589,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27']","['17', '36', '46', '20', '49', '29']","['8', '31']","['42', '50']"
590,31 finished all bursts,finished,31,CPU1,"['47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27']","['17', '36', '46', '20', '49', '29']","['8', None]","['42', '50']"
590,50 finished I/O → ready queue,io_to_ready,50,IO1,"['47', '9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50']","['17', '36', '46', '20', '49', '29']","['8', None]","['42', None]"
590,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50']","['17', '36', '46', '20', '49', '29']","['8', '47']","['42', None]"
590,17 dispatched to IO1,dispatch_io,17,IO1,"['9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50']","['36', '46', '20', '49', '29']","['8', '47']","['42', '17']"
591,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['9', '38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50']","['36', '46', '20', '49', '29', '8']","[None, '47']","['42', '17']"
591,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50']","['36', '46', '20', '49', '29', '8']","['9', '47']","['42', '17']"
592,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['38', '21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47']","['36', '46', '20', '49', '29', '8']","['9', None]","['42', '17']"
592,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47']","['36', '46', '20', '49', '29', '8']","['9', '38']","['42', '17']"
593,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9']","['36', '46', '20', '49', '29', '8']","[None, '38']","['42', '17']"
593,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9']","['36', '46', '20', '49', '29', '8']","['21', '38']","['42', '17']"
594,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21']","['36', '46', '20', '49', '29', '8']","[None, '38']","['42', '17']"
594,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['44', '37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38']","['36', '46', '20', '49', '29', '8']","[None, None]","['42', '17']"
594,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['37', '10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38']","['36', '46', '20', '49', '29', '8']","['44', None]","['42', '17']"
594,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38']","['36', '46', '20', '49', '29', '8']","['44', '37']","['42', '17']"
596,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44']","['36', '46', '20', '49', '29', '8']","[None, '37']","['42', '17']"
596,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['10', '24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37']","['36', '46', '20', '49', '29', '8']","[None, None]","['42', '17']"
596,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['24', '19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37']","['36', '46', '20', '49', '29', '8']","['10', None]","['42', '17']"
596,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37']","['36', '46', '20', '49', '29', '8']","['10', '24']","['42', '17']"
597,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['19', '15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37']","['36', '46', '20', '49', '29', '8', '10']","[None, '24']","['42', '17']"
597,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37']","['36', '46', '20', '49', '29', '8', '10']","['19', '24']","['42', '17']"
598,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24']","['36', '46', '20', '49', '29', '8', '10']","['19', None]","['42', '17']"
598,42 finished I/O → ready queue,io_to_ready,42,IO0,"['15', '14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42']","['36', '46', '20', '49', '29', '8', '10']","['19', None]","[None, '17']"
598,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42']","['36', '46', '20', '49', '29', '8', '10']","['19', '15']","[None, '17']"
598,36 dispatched to IO0,dispatch_io,36,IO0,"['14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42']","['46', '20', '49', '29', '8', '10']","['19', '15']","['36', '17']"
599,19 finished all bursts,finished,19,CPU0,"['14', '45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42']","['46', '20', '49', '29', '8', '10']","[None, '15']","['36', '17']"
599,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42']","['46', '20', '49', '29', '8', '10']","['14', '15']","['36', '17']"
600,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['45', '13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15']","['46', '20', '49', '29', '8', '10']","['14', None]","['36', '17']"
600,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15']","['46', '20', '49', '29', '8', '10']","['14', '45']","['36', '17']"
601,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['13', '26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14']","['46', '20', '49', '29', '8', '10']","[None, '45']","['36', '17']"
601,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14']","['46', '20', '49', '29', '8', '10']","['13', '45']","['36', '17']"
602,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['26', '48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45']","['46', '20', '49', '29', '8', '10']","['13', None]","['36', '17']"
602,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45']","['46', '20', '49', '29', '8', '10']","['13', '26']","['36', '17']"
603,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['48', '40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13']","['46', '20', '49', '29', '8', '10']","[None, '26']","['36', '17']"
603,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13']","['46', '20', '49', '29', '8', '10']","['48', '26']","['36', '17']"
604,26 finished CPU → ready queue,cpu_to_ready,26,CPU1,"['40', '34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26']","['46', '20', '49', '29', '8', '10']","['48', None]","['36', '17']"
604,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26']","['46', '20', '49', '29', '8', '10']","['48', '40']","['36', '17']"
605,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48']","['46', '20', '49', '29', '8', '10']","[None, '40']","['36', '17']"
605,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,"['34', '4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40']","['46', '20', '49', '29', '8', '10']","[None, None]","['36', '17']"
605,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['4', '16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40']","['46', '20', '49', '29', '8', '10']","['34', None]","['36', '17']"
605,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40']","['46', '20', '49', '29', '8', '10']","['34', '4']","['36', '17']"
607,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34']","['46', '20', '49', '29', '8', '10']","[None, '4']","['36', '17']"
607,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['16', '43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4']","['46', '20', '49', '29', '8', '10']","[None, None]","['36', '17']"
607,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['43', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4']","['46', '20', '49', '29', '8', '10']","['16', None]","['36', '17']"
607,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4']","['46', '20', '49', '29', '8', '10']","['16', '43']","['36', '17']"
609,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4']","['46', '20', '49', '29', '8', '10', '16']","[None, '43']","['36', '17']"
609,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43']","['46', '20', '49', '29', '8', '10', '16']","[None, None]","['36', '17']"
609,17 finished I/O → ready queue,io_to_ready,17,IO1,"['32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17']","['46', '20', '49', '29', '8', '10', '16']","[None, None]","['36', None]"
609,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17']","['46', '20', '49', '29', '8', '10', '16']","['32', None]","['36', None]"
609,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17']","['46', '20', '49', '29', '8', '10', '16']","['32', '22']","['36', None]"
609,46 dispatched to IO1,dispatch_io,46,IO1,"['23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17']","['20', '49', '29', '8', '10', '16']","['32', '22']","['36', '46']"
611,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32']","['20', '49', '29', '8', '10', '16']","[None, '22']","['36', '46']"
611,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22']","['20', '49', '29', '8', '10', '16']","[None, None]","['36', '46']"
611,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['33', '25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22']","['20', '49', '29', '8', '10', '16']","['23', None]","['36', '46']"
611,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22']","['20', '49', '29', '8', '10', '16']","['23', '33']","['36', '46']"
613,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23']","['20', '49', '29', '8', '10', '16']","[None, '33']","['36', '46']"
613,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['25', '39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33']","['20', '49', '29', '8', '10', '16']","[None, None]","['36', '46']"
613,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['39', '30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33']","['20', '49', '29', '8', '10', '16']","['25', None]","['36', '46']"
613,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33']","['20', '49', '29', '8', '10', '16']","['25', '39']","['36', '46']"
615,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25']","['20', '49', '29', '8', '10', '16']","[None, '39']","['36', '46']"
615,39 finished CPU → ready queue,cpu_to_ready,39,CPU1,"['30', '41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39']","['20', '49', '29', '8', '10', '16']","[None, None]","['36', '46']"
615,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['41', '27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39']","['20', '49', '29', '8', '10', '16']","['30', None]","['36', '46']"
615,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39']","['20', '49', '29', '8', '10', '16']","['30', '41']","['36', '46']"
617,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30']","['20', '49', '29', '8', '10', '16']","[None, '41']","['36', '46']"
617,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['27', '50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41']","['20', '49', '29', '8', '10', '16']","[None, None]","['36', '46']"
617,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['50', '47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41']","['20', '49', '29', '8', '10', '16']","['27', None]","['36', '46']"
617,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41']","['20', '49', '29', '8', '10', '16']","['27', '50']","['36', '46']"
619,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27']","['20', '49', '29', '8', '10', '16']","[None, '50']","['36', '46']"
619,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['47', '9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50']","['20', '49', '29', '8', '10', '16']","[None, None]","['36', '46']"
619,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['9', '21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50']","['20', '49', '29', '8', '10', '16']","['47', None]","['36', '46']"
619,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50']","['20', '49', '29', '8', '10', '16']","['47', '9']","['36', '46']"
621,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47']","['20', '49', '29', '8', '10', '16']","[None, '9']","['36', '46']"
621,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9']","['20', '49', '29', '8', '10', '16']","[None, None]","['36', '46']"
621,36 finished I/O → ready queue,io_to_ready,36,IO0,"['21', '38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36']","['20', '49', '29', '8', '10', '16']","[None, None]","[None, '46']"
621,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['38', '44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36']","['20', '49', '29', '8', '10', '16']","['21', None]","[None, '46']"
621,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36']","['20', '49', '29', '8', '10', '16']","['21', '38']","[None, '46']"
621,20 dispatched to IO0,dispatch_io,20,IO0,"['44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36']","['49', '29', '8', '10', '16']","['21', '38']","['20', '46']"
623,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21']","['49', '29', '8', '10', '16']","[None, '38']","['20', '46']"
623,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['44', '37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38']","['49', '29', '8', '10', '16']","[None, None]","['20', '46']"
623,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['37', '24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38']","['49', '29', '8', '10', '16']","['44', None]","['20', '46']"
623,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38']","['49', '29', '8', '10', '16']","['44', '37']","['20', '46']"
624,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['24', '42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44']","['49', '29', '8', '10', '16']","[None, '37']","['20', '46']"
624,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44']","['49', '29', '8', '10', '16']","['24', '37']","['20', '46']"
625,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['42', '15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37']","['49', '29', '8', '10', '16']","['24', None]","['20', '46']"
625,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37']","['49', '29', '8', '10', '16']","['24', '42']","['20', '46']"
626,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24']","['49', '29', '8', '10', '16']","[None, '42']","['20', '46']"
626,46 finished I/O → ready queue,io_to_ready,46,IO1,"['15', '14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46']","['49', '29', '8', '10', '16']","[None, '42']","['20', None]"
626,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46']","['49', '29', '8', '10', '16']","['15', '42']","['20', None]"
626,49 dispatched to IO1,dispatch_io,49,IO1,"['14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46']","['29', '8', '10', '16']","['15', '42']","['20', '49']"
627,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42']","['29', '8', '10', '16']","['15', None]","['20', '49']"
627,20 finished I/O → ready queue,io_to_ready,20,IO0,"['14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20']","['29', '8', '10', '16']","['15', None]","[None, '49']"
627,49 finished I/O → ready queue,io_to_ready,49,IO1,"['14', '45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49']","['29', '8', '10', '16']","['15', None]","[None, None]"
627,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49']","['29', '8', '10', '16']","['15', '14']","[None, None]"
627,29 dispatched to IO0,dispatch_io,29,IO0,"['45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49']","['8', '10', '16']","['15', '14']","['29', None]"
627,8 dispatched to IO1,dispatch_io,8,IO1,"['45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49']","['10', '16']","['15', '14']","['29', '8']"
628,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['45', '13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15']","['10', '16']","[None, '14']","['29', '8']"
628,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15']","['10', '16']","['45', '14']","['29', '8']"
629,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['13', '26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14']","['10', '16']","['45', None]","['29', '8']"
629,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14']","['10', '16']","['45', '13']","['29', '8']"
630,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['26', '48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45']","['10', '16']","[None, '13']","['29', '8']"
630,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45']","['10', '16']","['26', '13']","['29', '8']"
631,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['48', '40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13']","['10', '16']","['26', None]","['29', '8']"
631,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13']","['10', '16']","['26', '48']","['29', '8']"
632,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26']","['10', '16']","[None, '48']","['29', '8']"
632,48 finished CPU → wait queue,cpu_to_io,48,CPU1,"['40', '34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26']","['10', '16', '48']","[None, None]","['29', '8']"
632,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['34', '4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26']","['10', '16', '48']","['40', None]","['29', '8']"
632,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26']","['10', '16', '48']","['40', '34']","['29', '8']"
634,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40']","['10', '16', '48']","[None, '34']","['29', '8']"
634,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34']","['10', '16', '48']","[None, None]","['29', '8']"
634,29 finished I/O → ready queue,io_to_ready,29,IO0,"['4', '43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29']","['10', '16', '48']","[None, None]","[None, '8']"
634,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['43', '17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29']","['10', '16', '48']","['4', None]","[None, '8']"
634,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29']","['10', '16', '48']","['4', '43']","[None, '8']"
634,10 dispatched to IO0,dispatch_io,10,IO0,"['17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29']","['16', '48']","['4', '43']","['10', '8']"
636,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4']","['16', '48']","[None, '43']","['10', '8']"
636,43 finished CPU → ready queue,cpu_to_ready,43,CPU1,"['17', '32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43']","['16', '48']","[None, None]","['10', '8']"
636,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['32', '22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43']","['16', '48']","['17', None]","['10', '8']"
636,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43']","['16', '48']","['17', '32']","['10', '8']"
638,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17']","['16', '48']","[None, '32']","['10', '8']"
638,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32']","['16', '48']","[None, None]","['10', '8']"
638,8 finished I/O → ready queue,io_to_ready,8,IO1,"['22', '23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8']","['16', '48']","[None, None]","['10', None]"
638,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8']","['16', '48']","['22', None]","['10', None]"
638,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8']","['16', '48']","['22', '23']","['10', None]"
638,16 dispatched to IO1,dispatch_io,16,IO1,"['33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8']",['48'],"['22', '23']","['10', '16']"
640,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22']",['48'],"[None, '23']","['10', '16']"
640,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['33', '25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23']",['48'],"[None, None]","['10', '16']"
640,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['25', '39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23']",['48'],"['33', None]","['10', '16']"
640,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23']",['48'],"['33', '25']","['10', '16']"
642,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33']",['48'],"[None, '25']","['10', '16']"
642,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['39', '30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25']",['48'],"[None, None]","['10', '16']"
642,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['30', '41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25']",['48'],"['39', None]","['10', '16']"
642,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25']",['48'],"['39', '30']","['10', '16']"
644,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39']",['48'],"[None, '30']","['10', '16']"
644,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['41', '27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30']",['48'],"[None, None]","['10', '16']"
644,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['27', '50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30']",['48'],"['41', None]","['10', '16']"
644,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30']",['48'],"['41', '27']","['10', '16']"
646,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41']",['48'],"[None, '27']","['10', '16']"
646,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['50', '47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27']",['48'],"[None, None]","['10', '16']"
646,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['47', '9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27']",['48'],"['50', None]","['10', '16']"
646,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27']",['48'],"['50', '47']","['10', '16']"
647,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['9', '36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47']",['48'],"['50', None]","['10', '16']"
647,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47']",['48'],"['50', '9']","['10', '16']"
648,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['36', '21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50']",['48'],"[None, '9']","['10', '16']"
648,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50']",['48'],"['36', '9']","['10', '16']"
649,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['21', '38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9']",['48'],"['36', None]","['10', '16']"
649,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9']",['48'],"['36', '21']","['10', '16']"
650,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['38', '44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36']",['48'],"[None, '21']","['10', '16']"
650,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36']",['48'],"['38', '21']","['10', '16']"
651,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['44', '37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21']",['48'],"['38', None]","['10', '16']"
651,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21']",['48'],"['38', '44']","['10', '16']"
652,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38']",['48'],"[None, '44']","['10', '16']"
652,16 finished I/O → ready queue,io_to_ready,16,IO1,"['37', '24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16']",['48'],"[None, '44']","['10', None]"
652,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16']",['48'],"['37', '44']","['10', None]"
652,48 dispatched to IO1,dispatch_io,48,IO1,"['24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16']",[],"['37', '44']","['10', '48']"
653,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['24', '46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44']",[],"['37', None]","['10', '48']"
653,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44']",[],"['37', '24']","['10', '48']"
654,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37']",[],"[None, '24']","['10', '48']"
654,10 finished I/O → ready queue,io_to_ready,10,IO0,"['46', '42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10']",[],"[None, '24']","[None, '48']"
654,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10']",[],"['46', '24']","[None, '48']"
655,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['42', '20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24']",[],"['46', None]","[None, '48']"
655,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24']",[],"['46', '42']","[None, '48']"
656,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46']",[],"[None, '42']","[None, '48']"
656,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['20', '49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46']",['42'],"[None, None]","[None, '48']"
656,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['49', '15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46']",['42'],"['20', None]","[None, '48']"
656,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46']",['42'],"['20', '49']","[None, '48']"
656,42 dispatched to IO0,dispatch_io,42,IO0,"['15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46']",[],"['20', '49']","['42', '48']"
658,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20']",[],"[None, '49']","['42', '48']"
658,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['15', '14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49']",[],"[None, None]","['42', '48']"
658,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49']",[],"['15', None]","['42', '48']"
658,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49']",[],"['15', '14']","['42', '48']"
659,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['45', '13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49']",['15'],"[None, '14']","['42', '48']"
659,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49']",['15'],"['45', '14']","['42', '48']"
660,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['13', '26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14']",['15'],"['45', None]","['42', '48']"
660,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14']",['15'],"['45', '13']","['42', '48']"
661,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['26', '40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45']",['15'],"[None, '13']","['42', '48']"
661,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45']",['15'],"['26', '13']","['42', '48']"
662,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['40', '34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13']",['15'],"['26', None]","['42', '48']"
662,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13']",['15'],"['26', '40']","['42', '48']"
663,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26']",['15'],"[None, '40']","['42', '48']"
663,40 finished CPU → wait queue,cpu_to_io,40,CPU1,"['34', '29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26']","['15', '40']","[None, None]","['42', '48']"
663,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['29', '4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26']","['15', '40']","['34', None]","['42', '48']"
663,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26']","['15', '40']","['34', '29']","['42', '48']"
665,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34']","['15', '40']","[None, '29']","['42', '48']"
665,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['4', '43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29']","['15', '40']","[None, None]","['42', '48']"
665,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['43', '17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29']","['15', '40']","['4', None]","['42', '48']"
665,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29']","['15', '40']","['4', '43']","['42', '48']"
667,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4']","['15', '40']","[None, '43']","['42', '48']"
667,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['17', '32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43']","['15', '40']","[None, None]","['42', '48']"
667,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['32', '8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43']","['15', '40']","['17', None]","['42', '48']"
667,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43']","['15', '40']","['17', '32']","['42', '48']"
669,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17']","['15', '40']","[None, '32']","['42', '48']"
669,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['8', '22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32']","['15', '40']","[None, None]","['42', '48']"
669,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['22', '23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32']","['15', '40']","['8', None]","['42', '48']"
669,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32']","['15', '40']","['8', '22']","['42', '48']"
671,8 finished all bursts,finished,8,CPU0,"['23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32']","['15', '40']","[None, '22']","['42', '48']"
671,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['23', '33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32']","['15', '40', '22']","[None, None]","['42', '48']"
671,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['33', '25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32']","['15', '40', '22']","['23', None]","['42', '48']"
671,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32']","['15', '40', '22']","['23', '33']","['42', '48']"
672,42 finished I/O → ready queue,io_to_ready,42,IO0,"['25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42']","['15', '40', '22']","['23', '33']","[None, '48']"
672,48 finished I/O → ready queue,io_to_ready,48,IO1,"['25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48']","['15', '40', '22']","['23', '33']","[None, None]"
672,15 dispatched to IO0,dispatch_io,15,IO0,"['25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48']","['40', '22']","['23', '33']","['15', None]"
672,40 dispatched to IO1,dispatch_io,40,IO1,"['25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48']",['22'],"['23', '33']","['15', '40']"
673,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23']",['22'],"[None, '33']","['15', '40']"
673,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['25', '39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33']",['22'],"[None, None]","['15', '40']"
673,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['39', '30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33']",['22'],"['25', None]","['15', '40']"
673,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33']",['22'],"['25', '39']","['15', '40']"
674,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['30', '41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33']","['22', '25']","[None, '39']","['15', '40']"
674,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33']","['22', '25']","['30', '39']","['15', '40']"
675,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,"['41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30']","['22', '25']","[None, '39']","['15', '40']"
675,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['41', '27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39']","['22', '25']","[None, None]","['15', '40']"
675,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['27', '47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39']","['22', '25']","['41', None]","['15', '40']"
675,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39']","['22', '25']","['41', '27']","['15', '40']"
677,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41']","['22', '25']","[None, '27']","['15', '40']"
677,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['47', '50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27']","['22', '25']","[None, None]","['15', '40']"
677,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['50', '9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27']","['22', '25']","['47', None]","['15', '40']"
677,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27']","['22', '25']","['47', '50']","['15', '40']"
679,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47']","['22', '25']","[None, '50']","['15', '40']"
679,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['9', '36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47']","['22', '25', '50']","[None, None]","['15', '40']"
679,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['36', '21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47']","['22', '25', '50']","['9', None]","['15', '40']"
679,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47']","['22', '25', '50']","['9', '36']","['15', '40']"
681,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9']","['22', '25', '50']","[None, '36']","['15', '40']"
681,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['21', '38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36']","['22', '25', '50']","[None, None]","['15', '40']"
681,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['38', '16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36']","['22', '25', '50']","['21', None]","['15', '40']"
681,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36']","['22', '25', '50']","['21', '38']","['15', '40']"
682,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['16', '44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38']","['22', '25', '50']","['21', None]","['15', '40']"
682,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38']","['22', '25', '50']","['21', '16']","['15', '40']"
683,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38']","['22', '25', '50', '21']","[None, '16']","['15', '40']"
683,15 finished I/O → ready queue,io_to_ready,15,IO0,"['44', '37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15']","['22', '25', '50', '21']","[None, '16']","[None, '40']"
683,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15']","['22', '25', '50', '21']","['44', '16']","[None, '40']"
683,22 dispatched to IO0,dispatch_io,22,IO0,"['37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15']","['25', '50', '21']","['44', '16']","['22', '40']"
684,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['37', '10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16']","['25', '50', '21']","['44', None]","['22', '40']"
684,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16']","['25', '50', '21']","['44', '37']","['22', '40']"
685,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['10', '24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44']","['25', '50', '21']","[None, '37']","['22', '40']"
685,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44']","['25', '50', '21']","['10', '37']","['22', '40']"
686,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44']","['25', '50', '21', '37']","['10', None]","['22', '40']"
686,40 finished I/O → ready queue,io_to_ready,40,IO1,"['24', '46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40']","['25', '50', '21', '37']","['10', None]","['22', None]"
686,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40']","['25', '50', '21', '37']","['10', '24']","['22', None]"
686,25 dispatched to IO1,dispatch_io,25,IO1,"['46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40']","['50', '21', '37']","['10', '24']","['22', '25']"
687,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['46', '20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10']","['50', '21', '37']","[None, '24']","['22', '25']"
687,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10']","['50', '21', '37']","['46', '24']","['22', '25']"
688,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24']","['50', '21', '37']","['46', None]","['22', '25']"
688,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24']","['50', '21', '37']","['46', '20']","['22', '25']"
689,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['49', '14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24']","['50', '21', '37', '46']","[None, '20']","['22', '25']"
689,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24']","['50', '21', '37', '46']","['49', '20']","['22', '25']"
690,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['14', '45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20']","['50', '21', '37', '46']","['49', None]","['22', '25']"
690,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20']","['50', '21', '37', '46']","['49', '14']","['22', '25']"
691,49 finished CPU → ready queue,cpu_to_ready,49,CPU0,"['45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49']","['50', '21', '37', '46']","[None, '14']","['22', '25']"
691,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['45', '13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14']","['50', '21', '37', '46']","[None, None]","['22', '25']"
691,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['13', '26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14']","['50', '21', '37', '46']","['45', None]","['22', '25']"
691,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14']","['50', '21', '37', '46']","['45', '13']","['22', '25']"
693,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45']","['50', '21', '37', '46']","[None, '13']","['22', '25']"
693,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['26', '34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13']","['50', '21', '37', '46']","[None, None]","['22', '25']"
693,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['34', '29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13']","['50', '21', '37', '46']","['26', None]","['22', '25']"
693,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13']","['50', '21', '37', '46']","['26', '34']","['22', '25']"
695,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26']","['50', '21', '37', '46']","[None, '34']","['22', '25']"
695,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['29', '4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34']","['50', '21', '37', '46']","[None, None]","['22', '25']"
695,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['4', '43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34']","['50', '21', '37', '46']","['29', None]","['22', '25']"
695,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34']","['50', '21', '37', '46']","['29', '4']","['22', '25']"
696,22 finished I/O → ready queue,io_to_ready,22,IO0,"['43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22']","['50', '21', '37', '46']","['29', '4']","[None, '25']"
696,25 finished I/O → ready queue,io_to_ready,25,IO1,"['43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25']","['50', '21', '37', '46']","['29', '4']","[None, None]"
696,50 dispatched to IO0,dispatch_io,50,IO0,"['43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25']","['21', '37', '46']","['29', '4']","['50', None]"
696,21 dispatched to IO1,dispatch_io,21,IO1,"['43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25']","['37', '46']","['29', '4']","['50', '21']"
697,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29']","['37', '46']","[None, '4']","['50', '21']"
697,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['43', '17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4']","['37', '46']","[None, None]","['50', '21']"
697,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['17', '32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4']","['37', '46']","['43', None]","['50', '21']"
697,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4']","['37', '46']","['43', '17']","['50', '21']"
699,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43']","['37', '46']","[None, '17']","['50', '21']"
699,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['32', '42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17']","['37', '46']","[None, None]","['50', '21']"
699,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['42', '48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17']","['37', '46']","['32', None]","['50', '21']"
699,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17']","['37', '46']","['32', '42']","['50', '21']"
701,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32']","['37', '46']","[None, '42']","['50', '21']"
701,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['48', '23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42']","['37', '46']","[None, None]","['50', '21']"
701,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['23', '33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42']","['37', '46']","['48', None]","['50', '21']"
701,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42']","['37', '46']","['48', '23']","['50', '21']"
703,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48']","['37', '46']","[None, '23']","['50', '21']"
703,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['33', '30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23']","['37', '46']","[None, None]","['50', '21']"
703,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['30', '39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23']","['37', '46']","['33', None]","['50', '21']"
703,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23']","['37', '46']","['33', '30']","['50', '21']"
704,33 finished all bursts,finished,33,CPU0,"['39', '41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23']","['37', '46']","[None, '30']","['50', '21']"
704,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23']","['37', '46']","['39', '30']","['50', '21']"
705,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['41', '27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30']","['37', '46']","['39', None]","['50', '21']"
705,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30']","['37', '46']","['39', '41']","['50', '21']"
706,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39']","['37', '46']","[None, '41']","['50', '21']"
706,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['27', '47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39']","['37', '46', '41']","[None, None]","['50', '21']"
706,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['47', '9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39']","['37', '46', '41']","['27', None]","['50', '21']"
706,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39']","['37', '46', '41']","['27', '47']","['50', '21']"
708,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27']","['37', '46', '41']","[None, '47']","['50', '21']"
708,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['9', '36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47']","['37', '46', '41']","[None, None]","['50', '21']"
708,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['36', '38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47']","['37', '46', '41']","['9', None]","['50', '21']"
708,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47']","['37', '46', '41']","['9', '36']","['50', '21']"
709,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['38', '15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9']","['37', '46', '41']","[None, '36']","['50', '21']"
709,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9']","['37', '46', '41']","['38', '36']","['50', '21']"
710,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['15', '16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36']","['37', '46', '41']","['38', None]","['50', '21']"
710,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36']","['37', '46', '41']","['38', '15']","['50', '21']"
711,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38']","['37', '46', '41']","[None, '15']","['50', '21']"
711,50 finished I/O → ready queue,io_to_ready,50,IO0,"['16', '44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50']","['37', '46', '41']","[None, '15']","[None, '21']"
711,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50']","['37', '46', '41']","['16', '15']","[None, '21']"
711,37 dispatched to IO0,dispatch_io,37,IO0,"['44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50']","['46', '41']","['16', '15']","['37', '21']"
712,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['44', '40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15']","['46', '41']","['16', None]","['37', '21']"
712,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15']","['46', '41']","['16', '44']","['37', '21']"
713,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['40', '10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16']","['46', '41']","[None, '44']","['37', '21']"
713,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16']","['46', '41']","['40', '44']","['37', '21']"
714,44 finished CPU → wait queue,cpu_to_io,44,CPU1,"['10', '24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16']","['46', '41', '44']","['40', None]","['37', '21']"
714,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16']","['46', '41', '44']","['40', '10']","['37', '21']"
715,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['24', '20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40']","['46', '41', '44']","[None, '10']","['37', '21']"
715,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40']","['46', '41', '44']","['24', '10']","['37', '21']"
716,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10']","['46', '41', '44']","['24', None]","['37', '21']"
716,21 finished I/O → ready queue,io_to_ready,21,IO1,"['20', '49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21']","['46', '41', '44']","['24', None]","['37', None]"
716,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21']","['46', '41', '44']","['24', '20']","['37', None]"
716,46 dispatched to IO1,dispatch_io,46,IO1,"['49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21']","['41', '44']","['24', '20']","['37', '46']"
717,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24']","['41', '44']","[None, '20']","['37', '46']"
717,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['49', '14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24']","['41', '44', '20']","[None, None]","['37', '46']"
717,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['14', '45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24']","['41', '44', '20']","['49', None]","['37', '46']"
717,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24']","['41', '44', '20']","['49', '14']","['37', '46']"
719,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49']","['41', '44', '20']","[None, '14']","['37', '46']"
719,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['45', '13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14']","['41', '44', '20']","[None, None]","['37', '46']"
719,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['13', '26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14']","['41', '44', '20']","['45', None]","['37', '46']"
719,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14']","['41', '44', '20']","['45', '13']","['37', '46']"
720,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['26', '34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14']","['41', '44', '20', '45']","[None, '13']","['37', '46']"
720,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14']","['41', '44', '20', '45']","['26', '13']","['37', '46']"
721,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['34', '22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13']","['41', '44', '20', '45']","['26', None]","['37', '46']"
721,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13']","['41', '44', '20', '45']","['26', '34']","['37', '46']"
722,26 finished CPU → ready queue,cpu_to_ready,26,CPU0,"['22', '25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26']","['41', '44', '20', '45']","[None, '34']","['37', '46']"
722,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26']","['41', '44', '20', '45']","['22', '34']","['37', '46']"
723,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['25', '29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34']","['41', '44', '20', '45']","['22', None]","['37', '46']"
723,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34']","['41', '44', '20', '45']","['22', '25']","['37', '46']"
724,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['29', '4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22']","['41', '44', '20', '45']","[None, '25']","['37', '46']"
724,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22']","['41', '44', '20', '45']","['29', '25']","['37', '46']"
725,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29']","['41', '44', '20', '45']","[None, '25']","['37', '46']"
725,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['4', '43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25']","['41', '44', '20', '45']","[None, None]","['37', '46']"
725,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['43', '17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25']","['41', '44', '20', '45']","['4', None]","['37', '46']"
725,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25']","['41', '44', '20', '45']","['4', '43']","['37', '46']"
726,43 finished CPU → wait queue,cpu_to_io,43,CPU1,"['17', '32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25']","['41', '44', '20', '45', '43']","['4', None]","['37', '46']"
726,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25']","['41', '44', '20', '45', '43']","['4', '17']","['37', '46']"
727,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4']","['41', '44', '20', '45', '43']","[None, '17']","['37', '46']"
727,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['32', '42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4']","['41', '44', '20', '45', '43', '17']","[None, None]","['37', '46']"
727,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['42', '48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4']","['41', '44', '20', '45', '43', '17']","['32', None]","['37', '46']"
727,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4']","['41', '44', '20', '45', '43', '17']","['32', '42']","['37', '46']"
728,46 finished I/O → ready queue,io_to_ready,46,IO1,"['48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46']","['41', '44', '20', '45', '43', '17']","['32', '42']","['37', None]"
728,41 dispatched to IO1,dispatch_io,41,IO1,"['48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46']","['44', '20', '45', '43', '17']","['32', '42']","['37', '41']"
729,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46']","['44', '20', '45', '43', '17', '32']","[None, '42']","['37', '41']"
729,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['48', '23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42']","['44', '20', '45', '43', '17', '32']","[None, None]","['37', '41']"
729,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['23', '30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42']","['44', '20', '45', '43', '17', '32']","['48', None]","['37', '41']"
729,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42']","['44', '20', '45', '43', '17', '32']","['48', '23']","['37', '41']"
730,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23']","['44', '20', '45', '43', '17', '32']","['48', None]","['37', '41']"
730,37 finished I/O → ready queue,io_to_ready,37,IO0,"['30', '39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37']","['44', '20', '45', '43', '17', '32']","['48', None]","[None, '41']"
730,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37']","['44', '20', '45', '43', '17', '32']","['48', '30']","[None, '41']"
730,44 dispatched to IO0,dispatch_io,44,IO0,"['39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37']","['20', '45', '43', '17', '32']","['48', '30']","['44', '41']"
731,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['39', '27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48']","['20', '45', '43', '17', '32']","[None, '30']","['44', '41']"
731,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48']","['20', '45', '43', '17', '32']","['39', '30']","['44', '41']"
732,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['27', '47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30']","['20', '45', '43', '17', '32']","['39', None]","['44', '41']"
732,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30']","['20', '45', '43', '17', '32']","['39', '27']","['44', '41']"
733,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['47', '9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39']","['20', '45', '43', '17', '32']","[None, '27']","['44', '41']"
733,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39']","['20', '45', '43', '17', '32']","['47', '27']","['44', '41']"
734,47 finished CPU → ready queue,cpu_to_ready,47,CPU0,"['9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47']","['20', '45', '43', '17', '32']","[None, '27']","['44', '41']"
734,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['9', '36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27']","['20', '45', '43', '17', '32']","[None, None]","['44', '41']"
734,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['36', '38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27']","['20', '45', '43', '17', '32']","['9', None]","['44', '41']"
734,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27']","['20', '45', '43', '17', '32']","['9', '36']","['44', '41']"
736,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9']","['20', '45', '43', '17', '32']","[None, '36']","['44', '41']"
736,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['38', '50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9']","['20', '45', '43', '17', '32', '36']","[None, None]","['44', '41']"
736,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['50', '15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9']","['20', '45', '43', '17', '32', '36']","['38', None]","['44', '41']"
736,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9']","['20', '45', '43', '17', '32', '36']","['38', '50']","['44', '41']"
738,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38']","['20', '45', '43', '17', '32', '36']","[None, '50']","['44', '41']"
738,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['15', '16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50']","['20', '45', '43', '17', '32', '36']","[None, None]","['44', '41']"
738,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50']","['20', '45', '43', '17', '32', '36']","['15', None]","['44', '41']"
738,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50']","['20', '45', '43', '17', '32', '36']","['15', '16']","['44', '41']"
740,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15']","['20', '45', '43', '17', '32', '36']","[None, '16']","['44', '41']"
740,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['40', '10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16']","['20', '45', '43', '17', '32', '36']","[None, None]","['44', '41']"
740,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['10', '21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16']","['20', '45', '43', '17', '32', '36']","['40', None]","['44', '41']"
740,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16']","['20', '45', '43', '17', '32', '36']","['40', '10']","['44', '41']"
742,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40']","['20', '45', '43', '17', '32', '36']","[None, '10']","['44', '41']"
742,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10']","['20', '45', '43', '17', '32', '36']","[None, None]","['44', '41']"
742,41 finished I/O → ready queue,io_to_ready,41,IO1,"['21', '24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41']","['20', '45', '43', '17', '32', '36']","[None, None]","['44', None]"
742,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['24', '49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41']","['20', '45', '43', '17', '32', '36']","['21', None]","['44', None]"
742,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41']","['20', '45', '43', '17', '32', '36']","['21', '24']","['44', None]"
742,20 dispatched to IO1,dispatch_io,20,IO1,"['49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41']","['45', '43', '17', '32', '36']","['21', '24']","['44', '20']"
743,21 finished all bursts,finished,21,CPU0,"['49', '14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41']","['45', '43', '17', '32', '36']","[None, '24']","['44', '20']"
743,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41']","['45', '43', '17', '32', '36']","['49', '24']","['44', '20']"
744,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['14', '13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24']","['45', '43', '17', '32', '36']","['49', None]","['44', '20']"
744,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24']","['45', '43', '17', '32', '36']","['49', '14']","['44', '20']"
745,49 finished all bursts,finished,49,CPU0,"['13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24']","['45', '43', '17', '32', '36']","[None, '14']","['44', '20']"
745,44 finished I/O → ready queue,io_to_ready,44,IO0,"['13', '26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44']","['45', '43', '17', '32', '36']","[None, '14']","[None, '20']"
745,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44']","['45', '43', '17', '32', '36']","['13', '14']","[None, '20']"
745,45 dispatched to IO0,dispatch_io,45,IO0,"['26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44']","['43', '17', '32', '36']","['13', '14']","['45', '20']"
746,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['26', '34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14']","['43', '17', '32', '36']","['13', None]","['45', '20']"
746,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14']","['43', '17', '32', '36']","['13', '26']","['45', '20']"
747,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['34', '22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13']","['43', '17', '32', '36']","[None, '26']","['45', '20']"
747,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13']","['43', '17', '32', '36']","['34', '26']","['45', '20']"
748,34 finished CPU → wait queue,cpu_to_io,34,CPU0,"['22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13']","['43', '17', '32', '36', '34']","[None, '26']","['45', '20']"
748,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['22', '29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26']","['43', '17', '32', '36', '34']","[None, None]","['45', '20']"
748,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['29', '25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26']","['43', '17', '32', '36', '34']","['22', None]","['45', '20']"
748,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26']","['43', '17', '32', '36', '34']","['22', '29']","['45', '20']"
750,22 finished all bursts,finished,22,CPU0,"['25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26']","['43', '17', '32', '36', '34']","[None, '29']","['45', '20']"
750,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['25', '4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29']","['43', '17', '32', '36', '34']","[None, None]","['45', '20']"
750,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['4', '46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29']","['43', '17', '32', '36', '34']","['25', None]","['45', '20']"
750,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29']","['43', '17', '32', '36', '34']","['25', '4']","['45', '20']"
752,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25']","['43', '17', '32', '36', '34']","[None, '4']","['45', '20']"
752,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['46', '42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4']","['43', '17', '32', '36', '34']","[None, None]","['45', '20']"
752,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['42', '23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4']","['43', '17', '32', '36', '34']","['46', None]","['45', '20']"
752,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4']","['43', '17', '32', '36', '34']","['46', '42']","['45', '20']"
754,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46']","['43', '17', '32', '36', '34']","[None, '42']","['45', '20']"
754,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42']","['43', '17', '32', '36', '34']","[None, None]","['45', '20']"
754,20 finished I/O → ready queue,io_to_ready,20,IO1,"['23', '37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20']","['43', '17', '32', '36', '34']","[None, None]","['45', None]"
754,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['37', '48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20']","['43', '17', '32', '36', '34']","['23', None]","['45', None]"
754,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20']","['43', '17', '32', '36', '34']","['23', '37']","['45', None]"
754,43 dispatched to IO1,dispatch_io,43,IO1,"['48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20']","['17', '32', '36', '34']","['23', '37']","['45', '43']"
756,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23']","['17', '32', '36', '34']","[None, '37']","['45', '43']"
756,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['48', '30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37']","['17', '32', '36', '34']","[None, None]","['45', '43']"
756,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['30', '39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37']","['17', '32', '36', '34']","['48', None]","['45', '43']"
756,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37']","['17', '32', '36', '34']","['48', '30']","['45', '43']"
757,30 finished CPU → wait queue,cpu_to_io,30,CPU1,"['39', '47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37']","['17', '32', '36', '34', '30']","['48', None]","['45', '43']"
757,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37']","['17', '32', '36', '34', '30']","['48', '39']","['45', '43']"
758,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['47', '27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48']","['17', '32', '36', '34', '30']","[None, '39']","['45', '43']"
758,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48']","['17', '32', '36', '34', '30']","['47', '39']","['45', '43']"
759,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['27', '9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39']","['17', '32', '36', '34', '30']","['47', None]","['45', '43']"
759,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39']","['17', '32', '36', '34', '30']","['47', '27']","['45', '43']"
760,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['9', '38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47']","['17', '32', '36', '34', '30']","[None, '27']","['45', '43']"
760,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47']","['17', '32', '36', '34', '30']","['9', '27']","['45', '43']"
761,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27']","['17', '32', '36', '34', '30']","['9', None]","['45', '43']"
761,45 finished I/O → ready queue,io_to_ready,45,IO0,"['38', '50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45']","['17', '32', '36', '34', '30']","['9', None]","[None, '43']"
761,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45']","['17', '32', '36', '34', '30']","['9', '38']","[None, '43']"
761,17 dispatched to IO0,dispatch_io,17,IO0,"['50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45']","['32', '36', '34', '30']","['9', '38']","['17', '43']"
762,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['50', '15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9']","['32', '36', '34', '30']","[None, '38']","['17', '43']"
762,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9']","['32', '36', '34', '30']","['50', '38']","['17', '43']"
763,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['15', '16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38']","['32', '36', '34', '30']","['50', None]","['17', '43']"
763,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38']","['32', '36', '34', '30']","['50', '15']","['17', '43']"
764,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['16', '40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50']","['32', '36', '34', '30']","[None, '15']","['17', '43']"
764,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50']","['32', '36', '34', '30']","['16', '15']","['17', '43']"
765,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50']","['32', '36', '34', '30', '16']","[None, '15']","['17', '43']"
765,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['40', '10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15']","['32', '36', '34', '30', '16']","[None, None]","['17', '43']"
765,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['10', '41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15']","['32', '36', '34', '30', '16']","['40', None]","['17', '43']"
765,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15']","['32', '36', '34', '30', '16']","['40', '10']","['17', '43']"
767,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15']","['32', '36', '34', '30', '16', '40']","[None, '10']","['17', '43']"
767,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['41', '24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10']","['32', '36', '34', '30', '16', '40']","[None, None]","['17', '43']"
767,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['24', '44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10']","['32', '36', '34', '30', '16', '40']","['41', None]","['17', '43']"
767,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10']","['32', '36', '34', '30', '16', '40']","['41', '24']","['17', '43']"
769,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41']","['32', '36', '34', '30', '16', '40']","[None, '24']","['17', '43']"
769,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['44', '14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41']","['32', '36', '34', '30', '16', '40', '24']","[None, None]","['17', '43']"
769,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['14', '13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41']","['32', '36', '34', '30', '16', '40', '24']","['44', None]","['17', '43']"
769,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41']","['32', '36', '34', '30', '16', '40', '24']","['44', '14']","['17', '43']"
771,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44']","['32', '36', '34', '30', '16', '40', '24']","[None, '14']","['17', '43']"
771,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['13', '26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44']","['32', '36', '34', '30', '16', '40', '24', '14']","[None, None]","['17', '43']"
771,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['26', '29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44']","['32', '36', '34', '30', '16', '40', '24', '14']","['13', None]","['17', '43']"
771,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44']","['32', '36', '34', '30', '16', '40', '24', '14']","['13', '26']","['17', '43']"
773,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13']","['32', '36', '34', '30', '16', '40', '24', '14']","[None, '26']","['17', '43']"
773,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['29', '25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26']","['32', '36', '34', '30', '16', '40', '24', '14']","[None, None]","['17', '43']"
773,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['25', '4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26']","['32', '36', '34', '30', '16', '40', '24', '14']","['29', None]","['17', '43']"
773,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26']","['32', '36', '34', '30', '16', '40', '24', '14']","['29', '25']","['17', '43']"
775,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29']","['32', '36', '34', '30', '16', '40', '24', '14']","[None, '25']","['17', '43']"
775,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['4', '46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25']","['32', '36', '34', '30', '16', '40', '24', '14']","[None, None]","['17', '43']"
775,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['46', '42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25']","['32', '36', '34', '30', '16', '40', '24', '14']","['4', None]","['17', '43']"
775,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25']","['32', '36', '34', '30', '16', '40', '24', '14']","['4', '46']","['17', '43']"
776,46 finished CPU → wait queue,cpu_to_io,46,CPU1,"['42', '20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25']","['32', '36', '34', '30', '16', '40', '24', '14', '46']","['4', None]","['17', '43']"
776,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25']","['32', '36', '34', '30', '16', '40', '24', '14', '46']","['4', '42']","['17', '43']"
777,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['20', '23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4']","['32', '36', '34', '30', '16', '40', '24', '14', '46']","[None, '42']","['17', '43']"
777,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4']","['32', '36', '34', '30', '16', '40', '24', '14', '46']","['20', '42']","['17', '43']"
778,42 finished CPU → ready queue,cpu_to_ready,42,CPU1,"['23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42']","['32', '36', '34', '30', '16', '40', '24', '14', '46']","['20', None]","['17', '43']"
778,43 finished I/O → ready queue,io_to_ready,43,IO1,"['23', '37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43']","['32', '36', '34', '30', '16', '40', '24', '14', '46']","['20', None]","['17', None]"
778,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43']","['32', '36', '34', '30', '16', '40', '24', '14', '46']","['20', '23']","['17', None]"
778,32 dispatched to IO1,dispatch_io,32,IO1,"['37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43']","['36', '34', '30', '16', '40', '24', '14', '46']","['20', '23']","['17', '32']"
779,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20']","['36', '34', '30', '16', '40', '24', '14', '46']","[None, '23']","['17', '32']"
779,17 finished I/O → ready queue,io_to_ready,17,IO0,"['37', '48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17']","['36', '34', '30', '16', '40', '24', '14', '46']","[None, '23']","[None, '32']"
779,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17']","['36', '34', '30', '16', '40', '24', '14', '46']","['37', '23']","[None, '32']"
779,36 dispatched to IO0,dispatch_io,36,IO0,"['48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17']","['34', '30', '16', '40', '24', '14', '46']","['37', '23']","['36', '32']"
780,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['48', '39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23']","['34', '30', '16', '40', '24', '14', '46']","['37', None]","['36', '32']"
780,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23']","['34', '30', '16', '40', '24', '14', '46']","['37', '48']","['36', '32']"
781,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37']","['34', '30', '16', '40', '24', '14', '46']","[None, '48']","['36', '32']"
781,48 finished CPU → wait queue,cpu_to_io,48,CPU1,"['39', '47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37']","['34', '30', '16', '40', '24', '14', '46', '48']","[None, None]","['36', '32']"
781,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['47', '27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37']","['34', '30', '16', '40', '24', '14', '46', '48']","['39', None]","['36', '32']"
781,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37']","['34', '30', '16', '40', '24', '14', '46', '48']","['39', '47']","['36', '32']"
783,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39']","['34', '30', '16', '40', '24', '14', '46', '48']","[None, '47']","['36', '32']"
783,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['27', '45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47']","['34', '30', '16', '40', '24', '14', '46', '48']","[None, None]","['36', '32']"
783,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['45', '9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47']","['34', '30', '16', '40', '24', '14', '46', '48']","['27', None]","['36', '32']"
783,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47']","['34', '30', '16', '40', '24', '14', '46', '48']","['27', '45']","['36', '32']"
785,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27']","['34', '30', '16', '40', '24', '14', '46', '48']","[None, '45']","['36', '32']"
785,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['9', '38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45']","['34', '30', '16', '40', '24', '14', '46', '48']","[None, None]","['36', '32']"
785,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['38', '50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45']","['34', '30', '16', '40', '24', '14', '46', '48']","['9', None]","['36', '32']"
785,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45']","['34', '30', '16', '40', '24', '14', '46', '48']","['9', '38']","['36', '32']"
787,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9']","['34', '30', '16', '40', '24', '14', '46', '48']","[None, '38']","['36', '32']"
787,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['50', '15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","[None, None]","['36', '32']"
787,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['15', '10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","['50', None]","['36', '32']"
787,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","['50', '15']","['36', '32']"
789,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","[None, '15']","['36', '32']"
789,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['10', '41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","[None, None]","['36', '32']"
789,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['41', '44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","['10', None]","['36', '32']"
789,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","['10', '41']","['36', '32']"
791,10 finished all bursts,finished,10,CPU0,"['44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","[None, '41']","['36', '32']"
791,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['44', '13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","[None, None]","['36', '32']"
791,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['13', '26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","['44', None]","['36', '32']"
791,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","['44', '13']","['36', '32']"
793,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","[None, '13']","['36', '32']"
793,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['26', '29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","[None, None]","['36', '32']"
793,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['29', '25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","['26', None]","['36', '32']"
793,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","['26', '29']","['36', '32']"
794,36 finished I/O → ready queue,io_to_ready,36,IO0,"['25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36']","['34', '30', '16', '40', '24', '14', '46', '48', '38']","['26', '29']","[None, '32']"
794,34 dispatched to IO0,dispatch_io,34,IO0,"['25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36']","['30', '16', '40', '24', '14', '46', '48', '38']","['26', '29']","['34', '32']"
795,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26']","['30', '16', '40', '24', '14', '46', '48', '38']","[None, '29']","['34', '32']"
795,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['25', '4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29']","['30', '16', '40', '24', '14', '46', '48', '38']","[None, None]","['34', '32']"
795,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['4', '42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29']","['30', '16', '40', '24', '14', '46', '48', '38']","['25', None]","['34', '32']"
795,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29']","['30', '16', '40', '24', '14', '46', '48', '38']","['25', '4']","['34', '32']"
796,25 finished all bursts,finished,25,CPU0,"['42', '43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29']","['30', '16', '40', '24', '14', '46', '48', '38']","[None, '4']","['34', '32']"
796,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29']","['30', '16', '40', '24', '14', '46', '48', '38']","['42', '4']","['34', '32']"
797,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['43', '20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4']","['30', '16', '40', '24', '14', '46', '48', '38']","['42', None]","['34', '32']"
797,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4']","['30', '16', '40', '24', '14', '46', '48', '38']","['42', '43']","['34', '32']"
798,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['20', '17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42']","['30', '16', '40', '24', '14', '46', '48', '38']","[None, '43']","['34', '32']"
798,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42']","['30', '16', '40', '24', '14', '46', '48', '38']","['20', '43']","['34', '32']"
799,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['17', '23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43']","['30', '16', '40', '24', '14', '46', '48', '38']","['20', None]","['34', '32']"
799,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43']","['30', '16', '40', '24', '14', '46', '48', '38']","['20', '17']","['34', '32']"
800,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20']","['30', '16', '40', '24', '14', '46', '48', '38']","[None, '17']","['34', '32']"
800,32 finished I/O → ready queue,io_to_ready,32,IO1,"['23', '37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32']","['30', '16', '40', '24', '14', '46', '48', '38']","[None, '17']","['34', None]"
800,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32']","['30', '16', '40', '24', '14', '46', '48', '38']","['23', '17']","['34', None]"
800,30 dispatched to IO1,dispatch_io,30,IO1,"['37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32']","['16', '40', '24', '14', '46', '48', '38']","['23', '17']","['34', '30']"
801,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['37', '39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17']","['16', '40', '24', '14', '46', '48', '38']","['23', None]","['34', '30']"
801,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17']","['16', '40', '24', '14', '46', '48', '38']","['23', '37']","['34', '30']"
802,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['39', '47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23']","['16', '40', '24', '14', '46', '48', '38']","[None, '37']","['34', '30']"
802,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23']","['16', '40', '24', '14', '46', '48', '38']","['39', '37']","['34', '30']"
803,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['47', '27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37']","['16', '40', '24', '14', '46', '48', '38']","['39', None]","['34', '30']"
803,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37']","['16', '40', '24', '14', '46', '48', '38']","['39', '47']","['34', '30']"
804,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39']","['16', '40', '24', '14', '46', '48', '38']","[None, '47']","['34', '30']"
804,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['27', '45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47']","['16', '40', '24', '14', '46', '48', '38']","[None, None]","['34', '30']"
804,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['45', '9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47']","['16', '40', '24', '14', '46', '48', '38']","['27', None]","['34', '30']"
804,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47']","['16', '40', '24', '14', '46', '48', '38']","['27', '45']","['34', '30']"
805,27 finished all bursts,finished,27,CPU0,"['9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47']","['16', '40', '24', '14', '46', '48', '38']","[None, '45']","['34', '30']"
805,45 finished CPU → wait queue,cpu_to_io,45,CPU1,"['9', '50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47']","['16', '40', '24', '14', '46', '48', '38', '45']","[None, None]","['34', '30']"
805,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['50', '15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47']","['16', '40', '24', '14', '46', '48', '38', '45']","['9', None]","['34', '30']"
805,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47']","['16', '40', '24', '14', '46', '48', '38', '45']","['9', '50']","['34', '30']"
807,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9']","['16', '40', '24', '14', '46', '48', '38', '45']","[None, '50']","['34', '30']"
807,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['15', '41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9']","['16', '40', '24', '14', '46', '48', '38', '45', '50']","[None, None]","['34', '30']"
807,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['41', '44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9']","['16', '40', '24', '14', '46', '48', '38', '45', '50']","['15', None]","['34', '30']"
807,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9']","['16', '40', '24', '14', '46', '48', '38', '45', '50']","['15', '41']","['34', '30']"
808,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['44', '13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9']","['16', '40', '24', '14', '46', '48', '38', '45', '50', '41']","['15', None]","['34', '30']"
808,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9']","['16', '40', '24', '14', '46', '48', '38', '45', '50', '41']","['15', '44']","['34', '30']"
809,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['13', '36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15']","['16', '40', '24', '14', '46', '48', '38', '45', '50', '41']","[None, '44']","['34', '30']"
809,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15']","['16', '40', '24', '14', '46', '48', '38', '45', '50', '41']","['13', '44']","['34', '30']"
810,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['36', '26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44']","['16', '40', '24', '14', '46', '48', '38', '45', '50', '41']","['13', None]","['34', '30']"
810,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44']","['16', '40', '24', '14', '46', '48', '38', '45', '50', '41']","['13', '36']","['34', '30']"
811,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13']","['16', '40', '24', '14', '46', '48', '38', '45', '50', '41']","[None, '36']","['34', '30']"
811,34 finished I/O → ready queue,io_to_ready,34,IO0,"['26', '29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34']","['16', '40', '24', '14', '46', '48', '38', '45', '50', '41']","[None, '36']","[None, '30']"
811,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34']","['16', '40', '24', '14', '46', '48', '38', '45', '50', '41']","['26', '36']","[None, '30']"
811,16 dispatched to IO0,dispatch_io,16,IO0,"['29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34']","['40', '24', '14', '46', '48', '38', '45', '50', '41']","['26', '36']","['16', '30']"
812,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['29', '4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36']","['40', '24', '14', '46', '48', '38', '45', '50', '41']","['26', None]","['16', '30']"
812,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36']","['40', '24', '14', '46', '48', '38', '45', '50', '41']","['26', '29']","['16', '30']"
813,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26']","['40', '24', '14', '46', '48', '38', '45', '50', '41']","[None, '29']","['16', '30']"
813,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['4', '42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26']","['40', '24', '14', '46', '48', '38', '45', '50', '41', '29']","[None, None]","['16', '30']"
813,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['42', '43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26']","['40', '24', '14', '46', '48', '38', '45', '50', '41', '29']","['4', None]","['16', '30']"
813,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26']","['40', '24', '14', '46', '48', '38', '45', '50', '41', '29']","['4', '42']","['16', '30']"
814,30 finished I/O → ready queue,io_to_ready,30,IO1,"['43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30']","['40', '24', '14', '46', '48', '38', '45', '50', '41', '29']","['4', '42']","['16', None]"
814,40 dispatched to IO1,dispatch_io,40,IO1,"['43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30']","['24', '14', '46', '48', '38', '45', '50', '41', '29']","['4', '42']","['16', '40']"
815,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4']","['24', '14', '46', '48', '38', '45', '50', '41', '29']","[None, '42']","['16', '40']"
815,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['43', '20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, None]","['16', '40']"
815,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['20', '32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['43', None]","['16', '40']"
815,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['43', '20']","['16', '40']"
817,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4', '43']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, '20']","['16', '40']"
817,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['32', '17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, None]","['16', '40']"
817,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['17', '23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['32', None]","['16', '40']"
817,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['32', '17']","['16', '40']"
819,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20', '32']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, '17']","['16', '40']"
819,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, None]","['16', '40']"
819,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['37', '39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['23', None]","['16', '40']"
819,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['23', '37']","['16', '40']"
821,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, '37']","['16', '40']"
821,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['39', '47', '9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, None]","['16', '40']"
821,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['47', '9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['39', None]","['16', '40']"
821,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['39', '47']","['16', '40']"
823,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37', '39']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, '47']","['16', '40']"
823,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['9', '15', '44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, None]","['16', '40']"
823,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['15', '44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['9', None]","['16', '40']"
823,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['9', '15']","['16', '40']"
824,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['44', '13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['9', None]","['16', '40']"
824,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['9', '44']","['16', '40']"
825,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15', '9']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, '44']","['16', '40']"
825,44 finished CPU → ready queue,cpu_to_ready,44,CPU1,"['13', '34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, None]","['16', '40']"
825,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['34', '36', '26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['13', None]","['16', '40']"
825,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['36', '26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['13', '34']","['16', '40']"
826,34 finished CPU → ready queue,cpu_to_ready,34,CPU1,"['36', '26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['13', None]","['16', '40']"
826,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['13', '36']","['16', '40']"
827,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['26', '30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","[None, '36']","['16', '40']"
827,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42']","['26', '36']","['16', '40']"
828,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, '36']","['16', '40']"
828,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['30', '4', '43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, None]","['16', '40']"
828,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['4', '43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42', '26']","['30', None]","['16', '40']"
828,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42', '26']","['30', '4']","['16', '40']"
830,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, '4']","['16', '40']"
830,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, None]","['16', '40']"
830,16 finished I/O → ready queue,io_to_ready,16,IO0,"['43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, None]","[None, '40']"
830,40 finished I/O → ready queue,io_to_ready,40,IO1,"['43', '20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, None]","[None, None]"
830,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['20', '32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42', '26']","['43', None]","[None, None]"
830,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40']","['24', '14', '46', '48', '38', '45', '50', '41', '29', '42', '26']","['43', '20']","[None, None]"
830,24 dispatched to IO0,dispatch_io,24,IO0,"['32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40']","['14', '46', '48', '38', '45', '50', '41', '29', '42', '26']","['43', '20']","['24', None]"
830,14 dispatched to IO1,dispatch_io,14,IO1,"['32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","['43', '20']","['24', '14']"
832,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, '20']","['24', '14']"
832,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['32', '17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, None]","['24', '14']"
832,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['17', '23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","['32', None]","['24', '14']"
832,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","['32', '17']","['24', '14']"
834,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, '17']","['24', '14']"
834,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, None]","['24', '14']"
834,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['37', '39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","['23', None]","['24', '14']"
834,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","['23', '37']","['24', '14']"
836,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, '37']","['24', '14']"
836,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['39', '47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, None]","['24', '14']"
836,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['47', '15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","['39', None]","['24', '14']"
836,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","['39', '47']","['24', '14']"
838,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, '47']","['24', '14']"
838,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['15', '9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","[None, None]","['24', '14']"
838,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","['15', None]","['24', '14']"
838,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47']","['46', '48', '38', '45', '50', '41', '29', '42', '26']","['15', '9']","['24', '14']"
839,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['44', '34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47']","['46', '48', '38', '45', '50', '41', '29', '42', '26', '9']","['15', None]","['24', '14']"
839,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47']","['46', '48', '38', '45', '50', '41', '29', '42', '26', '9']","['15', '44']","['24', '14']"
840,15 finished all bursts,finished,15,CPU0,"['34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47']","['46', '48', '38', '45', '50', '41', '29', '42', '26', '9']","[None, '44']","['24', '14']"
840,24 finished I/O → ready queue,io_to_ready,24,IO0,"['34', '13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24']","['46', '48', '38', '45', '50', '41', '29', '42', '26', '9']","[None, '44']","[None, '14']"
840,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24']","['46', '48', '38', '45', '50', '41', '29', '42', '26', '9']","['34', '44']","[None, '14']"
840,46 dispatched to IO0,dispatch_io,46,IO0,"['13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","['34', '44']","['46', '14']"
841,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['13', '36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24', '44']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","['34', None]","['46', '14']"
841,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24', '44']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","['34', '13']","['46', '14']"
842,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['36', '30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","[None, '13']","['46', '14']"
842,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","['36', '13']","['46', '14']"
843,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['30', '4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","['36', None]","['46', '14']"
843,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","['36', '30']","['46', '14']"
844,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['4', '16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","[None, '30']","['46', '14']"
844,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","['4', '30']","['46', '14']"
845,4 finished all bursts,finished,4,CPU0,"['16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","[None, '30']","['46', '14']"
845,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['16', '40', '43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","[None, None]","['46', '14']"
845,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['40', '43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","['16', None]","['46', '14']"
845,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","['16', '40']","['46', '14']"
847,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30', '16']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","[None, '40']","['46', '14']"
847,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","[None, None]","['46', '14']"
847,14 finished I/O → ready queue,io_to_ready,14,IO1,"['43', '20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","[None, None]","['46', None]"
847,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['20', '32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","['43', None]","['46', None]"
847,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14']","['48', '38', '45', '50', '41', '29', '42', '26', '9']","['43', '20']","['46', None]"
847,48 dispatched to IO1,dispatch_io,48,IO1,"['32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14']","['38', '45', '50', '41', '29', '42', '26', '9']","['43', '20']","['46', '48']"
849,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14', '43']","['38', '45', '50', '41', '29', '42', '26', '9']","[None, '20']","['46', '48']"
849,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['32', '17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20']","['38', '45', '50', '41', '29', '42', '26', '9']","[None, None]","['46', '48']"
849,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['17', '23', '37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20']","['38', '45', '50', '41', '29', '42', '26', '9']","['32', None]","['46', '48']"
849,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20']","['38', '45', '50', '41', '29', '42', '26', '9']","['32', '17']","['46', '48']"
850,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['23', '37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32']","['38', '45', '50', '41', '29', '42', '26', '9']","[None, '17']","['46', '48']"
850,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32']","['38', '45', '50', '41', '29', '42', '26', '9']","['23', '17']","['46', '48']"
851,17 finished all bursts,finished,17,CPU1,"['37', '39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32']","['38', '45', '50', '41', '29', '42', '26', '9']","['23', None]","['46', '48']"
851,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32']","['38', '45', '50', '41', '29', '42', '26', '9']","['23', '37']","['46', '48']"
852,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['39', '47', '24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32', '23']","['38', '45', '50', '41', '29', '42', '26', '9']","[None, '37']","['46', '48']"
852,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['47', '24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32', '23']","['38', '45', '50', '41', '29', '42', '26', '9']","['39', '37']","['46', '48']"
853,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['47', '24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32', '23', '37']","['38', '45', '50', '41', '29', '42', '26', '9']","['39', None]","['46', '48']"
853,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32', '23', '37']","['38', '45', '50', '41', '29', '42', '26', '9']","['39', '47']","['46', '48']"
854,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['24', '44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32', '23', '37']","['38', '45', '50', '41', '29', '42', '26', '9', '39']","[None, '47']","['46', '48']"
854,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32', '23', '37']","['38', '45', '50', '41', '29', '42', '26', '9', '39']","['24', '47']","['46', '48']"
855,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32', '23', '37', '47']","['38', '45', '50', '41', '29', '42', '26', '9', '39']","['24', None]","['46', '48']"
855,46 finished I/O → ready queue,io_to_ready,46,IO0,"['44', '34', '13', '36', '30', '16', '40', '14', '43', '20', '32', '23', '37', '47', '46']","['38', '45', '50', '41', '29', '42', '26', '9', '39']","['24', None]","[None, '48']"
855,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['34', '13', '36', '30', '16', '40', '14', '43', '20', '32', '23', '37', '47', '46']","['38', '45', '50', '41', '29', '42', '26', '9', '39']","['24', '44']","[None, '48']"
855,38 dispatched to IO0,dispatch_io,38,IO0,"['34', '13', '36', '30', '16', '40', '14', '43', '20', '32', '23', '37', '47', '46']","['45', '50', '41', '29', '42', '26', '9', '39']","['24', '44']","['38', '48']"
856,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['34', '13', '36', '30', '16', '40', '14', '43', '20', '32', '23', '37', '47', '46', '24']","['45', '50', '41', '29', '42', '26', '9', '39']","[None, '44']","['38', '48']"
856,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['13', '36', '30', '16', '40', '14', '43', '20', '32', '23', '37', '47', '46', '24']","['45', '50', '41', '29', '42', '26', '9', '39']","['34', '44']","['38', '48']"
857,44 finished CPU → ready queue,cpu_to_ready,44,CPU1,"['13', '36', '30', '16', '40', '14', '43', '20', '32', '23', '37', '47', '46', '24', '44']","['45', '50', '41', '29', '42', '26', '9', '39']","['34', None]","['38', '48']"
857,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['36', '30', '16', '40', '14', '43', '20', '32', '23', '37', '47', '46', '24', '44']","['45', '50', '41', '29', '42', '26', '9', '39']","['34', '13']","['38', '48']"
858,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['36', '30', '16', '40', '14', '43', '20', '32', '23', '37', '47', '46', '24', '44', '34']","['45', '50', '41', '29', '42', '26', '9', '39']","[None, '13']","['38', '48']"
858,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['30', '16', '40', '14', '43', '20', '32', '23', '37', '47', '46', '24', '44', '34']","['45', '50', '41', '29', '42', '26', '9', '39']","['36', '13']","['38', '48']"
859,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['30', '16', '40', '14', '43', '20', '32', '23', '37', '47', '46', '24', '44', '34', '36']","['45', '50', '41', '29', '42', '26', '9', '39']","[None, '13']","['38', '48']"
859,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['30', '16', '40', '14', '43', '20', '32', '23', '37', '47', '46', '24', '44', '34', '36', '13']","['45', '50', '41', '29', '42', '26', '9', '39']","[None, None]","['38', '48']"
859,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['16', '40', '14', '43', '20', '32', '23', '37', '47', '46', '24', '44', '34', '36', '13']","['45', '50', '41', '29', '42', '26', '9', '39']","['30', None]","['38', '48']"
859,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['40', '14', '43', '20', '32', '23', '37', '47', '46', '24', '44', '34', '36', '13']","['45', '50', '41', '29', '42', '26', '9', '39']","['30', '16']","['38', '48']"
861,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['40', '14', '43', '20', '32', '23', '37', '47', '46', '24', '44', '34', '36', '13', '30']","['45', '50', '41', '29', '42', '26', '9', '39']","[None, '16']","['38', '48']"
861,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['40', '14', '43', '20', '32', '23', '37', '47', '46', '24', '44', '34', '36', '13', '30', '16']","['45', '50', '41', '29', '42', '26', '9', '39']","[None, None]","['38', '48']"
861,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['14', '43', '20', '32', '23', '37', '47', '46', '24', '44', '34', '36', '13', '30', '16']","['45', '50', '41', '29', '42', '26', '9', '39']","['40', None]","['38', '48']"
861,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['43', '20', '32', '23', '37', '47', '46', '24', '44', '34', '36', '13', '30', '16']","['45', '50', '41', '29', '42', '26', '9', '39']","['40', '14']","['38', '48']"
863,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['43', '20', '32', '23', '37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40']","['45', '50', '41', '29', '42', '26', '9', '39']","[None, '14']","['38', '48']"
863,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['43', '20', '32', '23', '37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14']","['45', '50', '41', '29', '42', '26', '9', '39']","[None, None]","['38', '48']"
863,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['20', '32', '23', '37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14']","['45', '50', '41', '29', '42', '26', '9', '39']","['43', None]","['38', '48']"
863,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['32', '23', '37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14']","['45', '50', '41', '29', '42', '26', '9', '39']","['43', '20']","['38', '48']"
865,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['32', '23', '37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43']","['45', '50', '41', '29', '42', '26', '9', '39']","[None, '20']","['38', '48']"
865,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['32', '23', '37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20']","['45', '50', '41', '29', '42', '26', '9', '39']","[None, None]","['38', '48']"
865,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['23', '37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20']","['45', '50', '41', '29', '42', '26', '9', '39']","['32', None]","['38', '48']"
865,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20']","['45', '50', '41', '29', '42', '26', '9', '39']","['32', '23']","['38', '48']"
866,48 finished I/O → ready queue,io_to_ready,48,IO1,"['37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48']","['45', '50', '41', '29', '42', '26', '9', '39']","['32', '23']","['38', None]"
866,45 dispatched to IO1,dispatch_io,45,IO1,"['37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48']","['50', '41', '29', '42', '26', '9', '39']","['32', '23']","['38', '45']"
867,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32']","['50', '41', '29', '42', '26', '9', '39']","[None, '23']","['38', '45']"
867,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['37', '47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23']","['50', '41', '29', '42', '26', '9', '39']","[None, None]","['38', '45']"
867,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['47', '46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23']","['50', '41', '29', '42', '26', '9', '39']","['37', None]","['38', '45']"
867,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23']","['50', '41', '29', '42', '26', '9', '39']","['37', '47']","['38', '45']"
869,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37']","['50', '41', '29', '42', '26', '9', '39']","[None, '47']","['38', '45']"
869,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47']","['50', '41', '29', '42', '26', '9', '39']","[None, None]","['38', '45']"
869,38 finished I/O → ready queue,io_to_ready,38,IO0,"['46', '24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38']","['50', '41', '29', '42', '26', '9', '39']","[None, None]","[None, '45']"
869,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['24', '44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38']","['50', '41', '29', '42', '26', '9', '39']","['46', None]","[None, '45']"
869,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38']","['50', '41', '29', '42', '26', '9', '39']","['46', '24']","[None, '45']"
869,50 dispatched to IO0,dispatch_io,50,IO0,"['44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38']","['41', '29', '42', '26', '9', '39']","['46', '24']","['50', '45']"
871,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46']","['41', '29', '42', '26', '9', '39']","[None, '24']","['50', '45']"
871,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['44', '34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24']","['41', '29', '42', '26', '9', '39']","[None, None]","['50', '45']"
871,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['34', '36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24']","['41', '29', '42', '26', '9', '39']","['44', None]","['50', '45']"
871,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24']","['41', '29', '42', '26', '9', '39']","['44', '34']","['50', '45']"
872,34 finished all bursts,finished,34,CPU1,"['36', '13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24']","['41', '29', '42', '26', '9', '39']","['44', None]","['50', '45']"
872,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24']","['41', '29', '42', '26', '9', '39']","['44', '36']","['50', '45']"
873,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['13', '30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44']","['41', '29', '42', '26', '9', '39']","[None, '36']","['50', '45']"
873,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44']","['41', '29', '42', '26', '9', '39']","['13', '36']","['50', '45']"
874,36 finished all bursts,finished,36,CPU1,"['30', '16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44']","['41', '29', '42', '26', '9', '39']","['13', None]","['50', '45']"
874,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44']","['41', '29', '42', '26', '9', '39']","['13', '30']","['50', '45']"
875,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44', '13']","['41', '29', '42', '26', '9', '39']","[None, '30']","['50', '45']"
875,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['16', '40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44', '13', '30']","['41', '29', '42', '26', '9', '39']","[None, None]","['50', '45']"
875,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['40', '14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44', '13', '30']","['41', '29', '42', '26', '9', '39']","['16', None]","['50', '45']"
875,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44', '13', '30']","['41', '29', '42', '26', '9', '39']","['16', '40']","['50', '45']"
876,16 finished all bursts,finished,16,CPU0,"['14', '43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44', '13', '30']","['41', '29', '42', '26', '9', '39']","[None, '40']","['50', '45']"
876,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44', '13', '30']","['41', '29', '42', '26', '9', '39']","['14', '40']","['50', '45']"
877,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44', '13', '30']","['41', '29', '42', '26', '9', '39', '14']","[None, '40']","['50', '45']"
877,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['43', '20', '48', '32', '23', '37', '47', '38', '46', '24', '44', '13', '30', '40']","['41', '29', '42', '26', '9', '39', '14']","[None, None]","['50', '45']"
877,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['20', '48', '32', '23', '37', '47', '38', '46', '24', '44', '13', '30', '40']","['41', '29', '42', '26', '9', '39', '14']","['43', None]","['50', '45']"
877,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['48', '32', '23', '37', '47', '38', '46', '24', '44', '13', '30', '40']","['41', '29', '42', '26', '9', '39', '14']","['43', '20']","['50', '45']"
878,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,"['48', '32', '23', '37', '47', '38', '46', '24', '44', '13', '30', '40', '43']","['41', '29', '42', '26', '9', '39', '14']","[None, '20']","['50', '45']"
878,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['48', '32', '23', '37', '47', '38', '46', '24', '44', '13', '30', '40', '43', '20']","['41', '29', '42', '26', '9', '39', '14']","[None, None]","['50', '45']"
878,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['32', '23', '37', '47', '38', '46', '24', '44', '13', '30', '40', '43', '20']","['41', '29', '42', '26', '9', '39', '14']","['48', None]","['50', '45']"
878,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['23', '37', '47', '38', '46', '24', '44', '13', '30', '40', '43', '20']","['41', '29', '42', '26', '9', '39', '14']","['48', '32']","['50', '45']"
880,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['23', '37', '47', '38', '46', '24', '44', '13', '30', '40', '43', '20', '48']","['41', '29', '42', '26', '9', '39', '14']","[None, '32']","['50', '45']"
880,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['23', '37', '47', '38', '46', '24', '44', '13', '30', '40', '43', '20', '48', '32']","['41', '29', '42', '26', '9', '39', '14']","[None, None]","['50', '45']"
880,50 finished I/O → ready queue,io_to_ready,50,IO0,"['23', '37', '47', '38', '46', '24', '44', '13', '30', '40', '43', '20', '48', '32', '50']","['41', '29', '42', '26', '9', '39', '14']","[None, None]","[None, '45']"
880,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['37', '47', '38', '46', '24', '44', '13', '30', '40', '43', '20', '48', '32', '50']","['41', '29', '42', '26', '9', '39', '14']","['23', None]","[None, '45']"
880,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['47', '38', '46', '24', '44', '13', '30', '40', '43', '20', '48', '32', '50']","['41', '29', '42', '26', '9', '39', '14']","['23', '37']","[None, '45']"
880,41 dispatched to IO0,dispatch_io,41,IO0,"['47', '38', '46', '24', '44', '13', '30', '40', '43', '20', '48', '32', '50']","['29', '42', '26', '9', '39', '14']","['23', '37']","['41', '45']"
882,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['47', '38', '46', '24', '44', '13', '30', '40', '43', '20', '48', '32', '50']","['29', '42', '26', '9', '39', '14', '23']","[None, '37']","['41', '45']"
882,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['47', '38', '46', '24', '44', '13', '30', '40', '43', '20', '48', '32', '50', '37']","['29', '42', '26', '9', '39', '14', '23']","[None, None]","['41', '45']"
882,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['38', '46', '24', '44', '13', '30', '40', '43', '20', '48', '32', '50', '37']","['29', '42', '26', '9', '39', '14', '23']","['47', None]","['41', '45']"
882,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['46', '24', '44', '13', '30', '40', '43', '20', '48', '32', '50', '37']","['29', '42', '26', '9', '39', '14', '23']","['47', '38']","['41', '45']"
884,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['46', '24', '44', '13', '30', '40', '43', '20', '48', '32', '50', '37', '47']","['29', '42', '26', '9', '39', '14', '23']","[None, '38']","['41', '45']"
884,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['46', '24', '44', '13', '30', '40', '43', '20', '48', '32', '50', '37', '47', '38']","['29', '42', '26', '9', '39', '14', '23']","[None, None]","['41', '45']"
884,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['24', '44', '13', '30', '40', '43', '20', '48', '32', '50', '37', '47', '38']","['29', '42', '26', '9', '39', '14', '23']","['46', None]","['41', '45']"
884,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['44', '13', '30', '40', '43', '20', '48', '32', '50', '37', '47', '38']","['29', '42', '26', '9', '39', '14', '23']","['46', '24']","['41', '45']"
885,45 finished I/O → ready queue,io_to_ready,45,IO1,"['44', '13', '30', '40', '43', '20', '48', '32', '50', '37', '47', '38', '45']","['29', '42', '26', '9', '39', '14', '23']","['46', '24']","['41', None]"
885,29 dispatched to IO1,dispatch_io,29,IO1,"['44', '13', '30', '40', '43', '20', '48', '32', '50', '37', '47', '38', '45']","['42', '26', '9', '39', '14', '23']","['46', '24']","['41', '29']"
886,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['44', '13', '30', '40', '43', '20', '48', '32', '50', '37', '47', '38', '45', '46']","['42', '26', '9', '39', '14', '23']","[None, '24']","['41', '29']"
886,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['44', '13', '30', '40', '43', '20', '48', '32', '50', '37', '47', '38', '45', '46', '24']","['42', '26', '9', '39', '14', '23']","[None, None]","['41', '29']"
886,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['13', '30', '40', '43', '20', '48', '32', '50', '37', '47', '38', '45', '46', '24']","['42', '26', '9', '39', '14', '23']","['44', None]","['41', '29']"
886,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['30', '40', '43', '20', '48', '32', '50', '37', '47', '38', '45', '46', '24']","['42', '26', '9', '39', '14', '23']","['44', '13']","['41', '29']"
887,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['30', '40', '43', '20', '48', '32', '50', '37', '47', '38', '45', '46', '24']","['42', '26', '9', '39', '14', '23', '13']","['44', None]","['41', '29']"
887,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['40', '43', '20', '48', '32', '50', '37', '47', '38', '45', '46', '24']","['42', '26', '9', '39', '14', '23', '13']","['44', '30']","['41', '29']"
888,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['40', '43', '20', '48', '32', '50', '37', '47', '38', '45', '46', '24', '44']","['42', '26', '9', '39', '14', '23', '13']","[None, '30']","['41', '29']"
888,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['43', '20', '48', '32', '50', '37', '47', '38', '45', '46', '24', '44']","['42', '26', '9', '39', '14', '23', '13']","['40', '30']","['41', '29']"
889,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['43', '20', '48', '32', '50', '37', '47', '38', '45', '46', '24', '44']","['42', '26', '9', '39', '14', '23', '13', '40']","[None, '30']","['41', '29']"
889,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['43', '20', '48', '32', '50', '37', '47', '38', '45', '46', '24', '44', '30']","['42', '26', '9', '39', '14', '23', '13', '40']","[None, None]","['41', '29']"
889,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['20', '48', '32', '50', '37', '47', '38', '45', '46', '24', '44', '30']","['42', '26', '9', '39', '14', '23', '13', '40']","['43', None]","['41', '29']"
889,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['48', '32', '50', '37', '47', '38', '45', '46', '24', '44', '30']","['42', '26', '9', '39', '14', '23', '13', '40']","['43', '20']","['41', '29']"
891,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['48', '32', '50', '37', '47', '38', '45', '46', '24', '44', '30', '43']","['42', '26', '9', '39', '14', '23', '13', '40']","[None, '20']","['41', '29']"
891,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['48', '32', '50', '37', '47', '38', '45', '46', '24', '44', '30', '43', '20']","['42', '26', '9', '39', '14', '23', '13', '40']","[None, None]","['41', '29']"
891,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['32', '50', '37', '47', '38', '45', '46', '24', '44', '30', '43', '20']","['42', '26', '9', '39', '14', '23', '13', '40']","['48', None]","['41', '29']"
891,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['50', '37', '47', '38', '45', '46', '24', '44', '30', '43', '20']","['42', '26', '9', '39', '14', '23', '13', '40']","['48', '32']","['41', '29']"
892,41 finished I/O → ready queue,io_to_ready,41,IO0,"['50', '37', '47', '38', '45', '46', '24', '44', '30', '43', '20', '41']","['42', '26', '9', '39', '14', '23', '13', '40']","['48', '32']","[None, '29']"
892,42 dispatched to IO0,dispatch_io,42,IO0,"['50', '37', '47', '38', '45', '46', '24', '44', '30', '43', '20', '41']","['26', '9', '39', '14', '23', '13', '40']","['48', '32']","['42', '29']"
893,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['50', '37', '47', '38', '45', '46', '24', '44', '30', '43', '20', '41', '48']","['26', '9', '39', '14', '23', '13', '40']","[None, '32']","['42', '29']"
893,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['50', '37', '47', '38', '45', '46', '24', '44', '30', '43', '20', '41', '48', '32']","['26', '9', '39', '14', '23', '13', '40']","[None, None]","['42', '29']"
893,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['37', '47', '38', '45', '46', '24', '44', '30', '43', '20', '41', '48', '32']","['26', '9', '39', '14', '23', '13', '40']","['50', None]","['42', '29']"
893,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['47', '38', '45', '46', '24', '44', '30', '43', '20', '41', '48', '32']","['26', '9', '39', '14', '23', '13', '40']","['50', '37']","['42', '29']"
895,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['47', '38', '45', '46', '24', '44', '30', '43', '20', '41', '48', '32', '50']","['26', '9', '39', '14', '23', '13', '40']","[None, '37']","['42', '29']"
895,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['47', '38', '45', '46', '24', '44', '30', '43', '20', '41', '48', '32', '50', '37']","['26', '9', '39', '14', '23', '13', '40']","[None, None]","['42', '29']"
895,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['38', '45', '46', '24', '44', '30', '43', '20', '41', '48', '32', '50', '37']","['26', '9', '39', '14', '23', '13', '40']","['47', None]","['42', '29']"
895,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['45', '46', '24', '44', '30', '43', '20', '41', '48', '32', '50', '37']","['26', '9', '39', '14', '23', '13', '40']","['47', '38']","['42', '29']"
897,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['45', '46', '24', '44', '30', '43', '20', '41', '48', '32', '50', '37', '47']","['26', '9', '39', '14', '23', '13', '40']","[None, '38']","['42', '29']"
897,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['45', '46', '24', '44', '30', '43', '20', '41', '48', '32', '50', '37', '47', '38']","['26', '9', '39', '14', '23', '13', '40']","[None, None]","['42', '29']"
897,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['46', '24', '44', '30', '43', '20', '41', '48', '32', '50', '37', '47', '38']","['26', '9', '39', '14', '23', '13', '40']","['45', None]","['42', '29']"
897,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['24', '44', '30', '43', '20', '41', '48', '32', '50', '37', '47', '38']","['26', '9', '39', '14', '23', '13', '40']","['45', '46']","['42', '29']"
899,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['24', '44', '30', '43', '20', '41', '48', '32', '50', '37', '47', '38', '45']","['26', '9', '39', '14', '23', '13', '40']","[None, '46']","['42', '29']"
899,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['24', '44', '30', '43', '20', '41', '48', '32', '50', '37', '47', '38', '45', '46']","['26', '9', '39', '14', '23', '13', '40']","[None, None]","['42', '29']"
899,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['44', '30', '43', '20', '41', '48', '32', '50', '37', '47', '38', '45', '46']","['26', '9', '39', '14', '23', '13', '40']","['24', None]","['42', '29']"
899,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['30', '43', '20', '41', '48', '32', '50', '37', '47', '38', '45', '46']","['26', '9', '39', '14', '23', '13', '40']","['24', '44']","['42', '29']"
900,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['30', '43', '20', '41', '48', '32', '50', '37', '47', '38', '45', '46', '24']","['26', '9', '39', '14', '23', '13', '40']","[None, '44']","['42', '29']"
900,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['43', '20', '41', '48', '32', '50', '37', '47', '38', '45', '46', '24']","['26', '9', '39', '14', '23', '13', '40']","['30', '44']","['42', '29']"
901,44 finished all bursts,finished,44,CPU1,"['43', '20', '41', '48', '32', '50', '37', '47', '38', '45', '46', '24']","['26', '9', '39', '14', '23', '13', '40']","['30', None]","['42', '29']"
901,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['20', '41', '48', '32', '50', '37', '47', '38', '45', '46', '24']","['26', '9', '39', '14', '23', '13', '40']","['30', '43']","['42', '29']"
902,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['20', '41', '48', '32', '50', '37', '47', '38', '45', '46', '24', '30']","['26', '9', '39', '14', '23', '13', '40']","[None, '43']","['42', '29']"
902,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['41', '48', '32', '50', '37', '47', '38', '45', '46', '24', '30']","['26', '9', '39', '14', '23', '13', '40']","['20', '43']","['42', '29']"
903,20 finished all bursts,finished,20,CPU0,"['41', '48', '32', '50', '37', '47', '38', '45', '46', '24', '30']","['26', '9', '39', '14', '23', '13', '40']","[None, '43']","['42', '29']"
903,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['41', '48', '32', '50', '37', '47', '38', '45', '46', '24', '30', '43']","['26', '9', '39', '14', '23', '13', '40']","[None, None]","['42', '29']"
903,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['48', '32', '50', '37', '47', '38', '45', '46', '24', '30', '43']","['26', '9', '39', '14', '23', '13', '40']","['41', None]","['42', '29']"
903,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['32', '50', '37', '47', '38', '45', '46', '24', '30', '43']","['26', '9', '39', '14', '23', '13', '40']","['41', '48']","['42', '29']"
905,41 finished all bursts,finished,41,CPU0,"['32', '50', '37', '47', '38', '45', '46', '24', '30', '43']","['26', '9', '39', '14', '23', '13', '40']","[None, '48']","['42', '29']"
905,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['32', '50', '37', '47', '38', '45', '46', '24', '30', '43', '48']","['26', '9', '39', '14', '23', '13', '40']","[None, None]","['42', '29']"
905,29 finished I/O → ready queue,io_to_ready,29,IO1,"['32', '50', '37', '47', '38', '45', '46', '24', '30', '43', '48', '29']","['26', '9', '39', '14', '23', '13', '40']","[None, None]","['42', None]"
905,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['50', '37', '47', '38', '45', '46', '24', '30', '43', '48', '29']","['26', '9', '39', '14', '23', '13', '40']","['32', None]","['42', None]"
905,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['37', '47', '38', '45', '46', '24', '30', '43', '48', '29']","['26', '9', '39', '14', '23', '13', '40']","['32', '50']","['42', None]"
905,26 dispatched to IO1,dispatch_io,26,IO1,"['37', '47', '38', '45', '46', '24', '30', '43', '48', '29']","['9', '39', '14', '23', '13', '40']","['32', '50']","['42', '26']"
907,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['37', '47', '38', '45', '46', '24', '30', '43', '48', '29', '32']","['9', '39', '14', '23', '13', '40']","[None, '50']","['42', '26']"
907,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['37', '47', '38', '45', '46', '24', '30', '43', '48', '29', '32', '50']","['9', '39', '14', '23', '13', '40']","[None, None]","['42', '26']"
907,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['47', '38', '45', '46', '24', '30', '43', '48', '29', '32', '50']","['9', '39', '14', '23', '13', '40']","['37', None]","['42', '26']"
907,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['38', '45', '46', '24', '30', '43', '48', '29', '32', '50']","['9', '39', '14', '23', '13', '40']","['37', '47']","['42', '26']"
909,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['38', '45', '46', '24', '30', '43', '48', '29', '32', '50', '37']","['9', '39', '14', '23', '13', '40']","[None, '47']","['42', '26']"
909,47 finished all bursts,finished,47,CPU1,"['38', '45', '46', '24', '30', '43', '48', '29', '32', '50', '37']","['9', '39', '14', '23', '13', '40']","[None, None]","['42', '26']"
909,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['45', '46', '24', '30', '43', '48', '29', '32', '50', '37']","['9', '39', '14', '23', '13', '40']","['38', None]","['42', '26']"
909,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['46', '24', '30', '43', '48', '29', '32', '50', '37']","['9', '39', '14', '23', '13', '40']","['38', '45']","['42', '26']"
911,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['46', '24', '30', '43', '48', '29', '32', '50', '37', '38']","['9', '39', '14', '23', '13', '40']","[None, '45']","['42', '26']"
911,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['46', '24', '30', '43', '48', '29', '32', '50', '37', '38', '45']","['9', '39', '14', '23', '13', '40']","[None, None]","['42', '26']"
911,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['24', '30', '43', '48', '29', '32', '50', '37', '38', '45']","['9', '39', '14', '23', '13', '40']","['46', None]","['42', '26']"
911,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['30', '43', '48', '29', '32', '50', '37', '38', '45']","['9', '39', '14', '23', '13', '40']","['46', '24']","['42', '26']"
912,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['30', '43', '48', '29', '32', '50', '37', '38', '45']","['9', '39', '14', '23', '13', '40', '46']","[None, '24']","['42', '26']"
912,42 finished I/O → ready queue,io_to_ready,42,IO0,"['30', '43', '48', '29', '32', '50', '37', '38', '45', '42']","['9', '39', '14', '23', '13', '40', '46']","[None, '24']","[None, '26']"
912,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['43', '48', '29', '32', '50', '37', '38', '45', '42']","['9', '39', '14', '23', '13', '40', '46']","['30', '24']","[None, '26']"
912,9 dispatched to IO0,dispatch_io,9,IO0,"['43', '48', '29', '32', '50', '37', '38', '45', '42']","['39', '14', '23', '13', '40', '46']","['30', '24']","['9', '26']"
913,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['43', '48', '29', '32', '50', '37', '38', '45', '42', '24']","['39', '14', '23', '13', '40', '46']","['30', None]","['9', '26']"
913,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['48', '29', '32', '50', '37', '38', '45', '42', '24']","['39', '14', '23', '13', '40', '46']","['30', '43']","['9', '26']"
914,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['48', '29', '32', '50', '37', '38', '45', '42', '24', '30']","['39', '14', '23', '13', '40', '46']","[None, '43']","['9', '26']"
914,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['29', '32', '50', '37', '38', '45', '42', '24', '30']","['39', '14', '23', '13', '40', '46']","['48', '43']","['9', '26']"
915,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['29', '32', '50', '37', '38', '45', '42', '24', '30', '43']","['39', '14', '23', '13', '40', '46']","['48', None]","['9', '26']"
915,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['32', '50', '37', '38', '45', '42', '24', '30', '43']","['39', '14', '23', '13', '40', '46']","['48', '29']","['9', '26']"
916,48 finished CPU → wait queue,cpu_to_io,48,CPU0,"['32', '50', '37', '38', '45', '42', '24', '30', '43']","['39', '14', '23', '13', '40', '46', '48']","[None, '29']","['9', '26']"
916,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['50', '37', '38', '45', '42', '24', '30', '43']","['39', '14', '23', '13', '40', '46', '48']","['32', '29']","['9', '26']"
917,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['50', '37', '38', '45', '42', '24', '30', '43', '32']","['39', '14', '23', '13', '40', '46', '48']","[None, '29']","['9', '26']"
917,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['50', '37', '38', '45', '42', '24', '30', '43', '32', '29']","['39', '14', '23', '13', '40', '46', '48']","[None, None]","['9', '26']"
917,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['37', '38', '45', '42', '24', '30', '43', '32', '29']","['39', '14', '23', '13', '40', '46', '48']","['50', None]","['9', '26']"
917,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['38', '45', '42', '24', '30', '43', '32', '29']","['39', '14', '23', '13', '40', '46', '48']","['50', '37']","['9', '26']"
918,26 finished I/O → ready queue,io_to_ready,26,IO1,"['38', '45', '42', '24', '30', '43', '32', '29', '26']","['39', '14', '23', '13', '40', '46', '48']","['50', '37']","['9', None]"
918,39 dispatched to IO1,dispatch_io,39,IO1,"['38', '45', '42', '24', '30', '43', '32', '29', '26']","['14', '23', '13', '40', '46', '48']","['50', '37']","['9', '39']"
919,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['38', '45', '42', '24', '30', '43', '32', '29', '26', '50']","['14', '23', '13', '40', '46', '48']","[None, '37']","['9', '39']"
919,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['38', '45', '42', '24', '30', '43', '32', '29', '26', '50', '37']","['14', '23', '13', '40', '46', '48']","[None, None]","['9', '39']"
919,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['45', '42', '24', '30', '43', '32', '29', '26', '50', '37']","['14', '23', '13', '40', '46', '48']","['38', None]","['9', '39']"
919,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['42', '24', '30', '43', '32', '29', '26', '50', '37']","['14', '23', '13', '40', '46', '48']","['38', '45']","['9', '39']"
920,45 finished CPU → ready queue,cpu_to_ready,45,CPU1,"['42', '24', '30', '43', '32', '29', '26', '50', '37', '45']","['14', '23', '13', '40', '46', '48']","['38', None]","['9', '39']"
920,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['24', '30', '43', '32', '29', '26', '50', '37', '45']","['14', '23', '13', '40', '46', '48']","['38', '42']","['9', '39']"
921,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['24', '30', '43', '32', '29', '26', '50', '37', '45', '38']","['14', '23', '13', '40', '46', '48']","[None, '42']","['9', '39']"
921,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['30', '43', '32', '29', '26', '50', '37', '45', '38']","['14', '23', '13', '40', '46', '48']","['24', '42']","['9', '39']"
922,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['30', '43', '32', '29', '26', '50', '37', '45', '38', '24']","['14', '23', '13', '40', '46', '48']","[None, '42']","['9', '39']"
922,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['30', '43', '32', '29', '26', '50', '37', '45', '38', '24', '42']","['14', '23', '13', '40', '46', '48']","[None, None]","['9', '39']"
922,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['43', '32', '29', '26', '50', '37', '45', '38', '24', '42']","['14', '23', '13', '40', '46', '48']","['30', None]","['9', '39']"
922,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['32', '29', '26', '50', '37', '45', '38', '24', '42']","['14', '23', '13', '40', '46', '48']","['30', '43']","['9', '39']"
923,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['32', '29', '26', '50', '37', '45', '38', '24', '42']","['14', '23', '13', '40', '46', '48', '30']","[None, '43']","['9', '39']"
923,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['29', '26', '50', '37', '45', '38', '24', '42']","['14', '23', '13', '40', '46', '48', '30']","['32', '43']","['9', '39']"
924,43 finished CPU → wait queue,cpu_to_io,43,CPU1,"['29', '26', '50', '37', '45', '38', '24', '42']","['14', '23', '13', '40', '46', '48', '30', '43']","['32', None]","['9', '39']"
924,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['26', '50', '37', '45', '38', '24', '42']","['14', '23', '13', '40', '46', '48', '30', '43']","['32', '29']","['9', '39']"
925,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['26', '50', '37', '45', '38', '24', '42', '32']","['14', '23', '13', '40', '46', '48', '30', '43']","[None, '29']","['9', '39']"
925,39 finished I/O → ready queue,io_to_ready,39,IO1,"['26', '50', '37', '45', '38', '24', '42', '32', '39']","['14', '23', '13', '40', '46', '48', '30', '43']","[None, '29']","['9', None]"
925,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['50', '37', '45', '38', '24', '42', '32', '39']","['14', '23', '13', '40', '46', '48', '30', '43']","['26', '29']","['9', None]"
925,14 dispatched to IO1,dispatch_io,14,IO1,"['50', '37', '45', '38', '24', '42', '32', '39']","['23', '13', '40', '46', '48', '30', '43']","['26', '29']","['9', '14']"
926,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['50', '37', '45', '38', '24', '42', '32', '39', '29']","['23', '13', '40', '46', '48', '30', '43']","['26', None]","['9', '14']"
926,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['37', '45', '38', '24', '42', '32', '39', '29']","['23', '13', '40', '46', '48', '30', '43']","['26', '50']","['9', '14']"
927,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['37', '45', '38', '24', '42', '32', '39', '29', '26']","['23', '13', '40', '46', '48', '30', '43']","[None, '50']","['9', '14']"
927,50 finished CPU → ready queue,cpu_to_ready,50,CPU1,"['37', '45', '38', '24', '42', '32', '39', '29', '26', '50']","['23', '13', '40', '46', '48', '30', '43']","[None, None]","['9', '14']"
927,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['45', '38', '24', '42', '32', '39', '29', '26', '50']","['23', '13', '40', '46', '48', '30', '43']","['37', None]","['9', '14']"
927,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['38', '24', '42', '32', '39', '29', '26', '50']","['23', '13', '40', '46', '48', '30', '43']","['37', '45']","['9', '14']"
929,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['38', '24', '42', '32', '39', '29', '26', '50', '37']","['23', '13', '40', '46', '48', '30', '43']","[None, '45']","['9', '14']"
929,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['38', '24', '42', '32', '39', '29', '26', '50', '37', '45']","['23', '13', '40', '46', '48', '30', '43']","[None, None]","['9', '14']"
929,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['24', '42', '32', '39', '29', '26', '50', '37', '45']","['23', '13', '40', '46', '48', '30', '43']","['38', None]","['9', '14']"
929,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['42', '32', '39', '29', '26', '50', '37', '45']","['23', '13', '40', '46', '48', '30', '43']","['38', '24']","['9', '14']"
930,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['42', '32', '39', '29', '26', '50', '37', '45', '38']","['23', '13', '40', '46', '48', '30', '43']","[None, '24']","['9', '14']"
930,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['32', '39', '29', '26', '50', '37', '45', '38']","['23', '13', '40', '46', '48', '30', '43']","['42', '24']","['9', '14']"
931,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['32', '39', '29', '26', '50', '37', '45', '38', '24']","['23', '13', '40', '46', '48', '30', '43']","['42', None]","['9', '14']"
931,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['39', '29', '26', '50', '37', '45', '38', '24']","['23', '13', '40', '46', '48', '30', '43']","['42', '32']","['9', '14']"
932,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['39', '29', '26', '50', '37', '45', '38', '24', '42']","['23', '13', '40', '46', '48', '30', '43']","[None, '32']","['9', '14']"
932,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['29', '26', '50', '37', '45', '38', '24', '42']","['23', '13', '40', '46', '48', '30', '43']","['39', '32']","['9', '14']"
933,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['29', '26', '50', '37', '45', '38', '24', '42', '32']","['23', '13', '40', '46', '48', '30', '43']","['39', None]","['9', '14']"
933,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['26', '50', '37', '45', '38', '24', '42', '32']","['23', '13', '40', '46', '48', '30', '43']","['39', '29']","['9', '14']"
934,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['26', '50', '37', '45', '38', '24', '42', '32', '39']","['23', '13', '40', '46', '48', '30', '43']","[None, '29']","['9', '14']"
934,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['50', '37', '45', '38', '24', '42', '32', '39']","['23', '13', '40', '46', '48', '30', '43']","['26', '29']","['9', '14']"
935,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['50', '37', '45', '38', '24', '42', '32', '39', '29']","['23', '13', '40', '46', '48', '30', '43']","['26', None]","['9', '14']"
935,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['37', '45', '38', '24', '42', '32', '39', '29']","['23', '13', '40', '46', '48', '30', '43']","['26', '50']","['9', '14']"
936,26 finished all bursts,finished,26,CPU0,"['37', '45', '38', '24', '42', '32', '39', '29']","['23', '13', '40', '46', '48', '30', '43']","[None, '50']","['9', '14']"
936,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['45', '38', '24', '42', '32', '39', '29']","['23', '13', '40', '46', '48', '30', '43']","['37', '50']","['9', '14']"
937,37 finished CPU → wait queue,cpu_to_io,37,CPU0,"['45', '38', '24', '42', '32', '39', '29']","['23', '13', '40', '46', '48', '30', '43', '37']","[None, '50']","['9', '14']"
937,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['45', '38', '24', '42', '32', '39', '29', '50']","['23', '13', '40', '46', '48', '30', '43', '37']","[None, None]","['9', '14']"
937,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['38', '24', '42', '32', '39', '29', '50']","['23', '13', '40', '46', '48', '30', '43', '37']","['45', None]","['9', '14']"
937,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['24', '42', '32', '39', '29', '50']","['23', '13', '40', '46', '48', '30', '43', '37']","['45', '38']","['9', '14']"
939,45 finished CPU → wait queue,cpu_to_io,45,CPU0,"['24', '42', '32', '39', '29', '50']","['23', '13', '40', '46', '48', '30', '43', '37', '45']","[None, '38']","['9', '14']"
939,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['24', '42', '32', '39', '29', '50', '38']","['23', '13', '40', '46', '48', '30', '43', '37', '45']","[None, None]","['9', '14']"
939,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['42', '32', '39', '29', '50', '38']","['23', '13', '40', '46', '48', '30', '43', '37', '45']","['24', None]","['9', '14']"
939,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['32', '39', '29', '50', '38']","['23', '13', '40', '46', '48', '30', '43', '37', '45']","['24', '42']","['9', '14']"
941,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['32', '39', '29', '50', '38', '24']","['23', '13', '40', '46', '48', '30', '43', '37', '45']","[None, '42']","['9', '14']"
941,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['32', '39', '29', '50', '38', '24']","['23', '13', '40', '46', '48', '30', '43', '37', '45', '42']","[None, None]","['9', '14']"
941,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['39', '29', '50', '38', '24']","['23', '13', '40', '46', '48', '30', '43', '37', '45', '42']","['32', None]","['9', '14']"
941,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['29', '50', '38', '24']","['23', '13', '40', '46', '48', '30', '43', '37', '45', '42']","['32', '39']","['9', '14']"
942,39 finished CPU → ready queue,cpu_to_ready,39,CPU1,"['29', '50', '38', '24', '39']","['23', '13', '40', '46', '48', '30', '43', '37', '45', '42']","['32', None]","['9', '14']"
942,14 finished I/O → ready queue,io_to_ready,14,IO1,"['29', '50', '38', '24', '39', '14']","['23', '13', '40', '46', '48', '30', '43', '37', '45', '42']","['32', None]","['9', None]"
942,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['50', '38', '24', '39', '14']","['23', '13', '40', '46', '48', '30', '43', '37', '45', '42']","['32', '29']","['9', None]"
942,23 dispatched to IO1,dispatch_io,23,IO1,"['50', '38', '24', '39', '14']","['13', '40', '46', '48', '30', '43', '37', '45', '42']","['32', '29']","['9', '23']"
943,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['50', '38', '24', '39', '14', '32']","['13', '40', '46', '48', '30', '43', '37', '45', '42']","[None, '29']","['9', '23']"
943,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['38', '24', '39', '14', '32']","['13', '40', '46', '48', '30', '43', '37', '45', '42']","['50', '29']","['9', '23']"
944,29 finished CPU → ready queue,cpu_to_ready,29,CPU1,"['38', '24', '39', '14', '32', '29']","['13', '40', '46', '48', '30', '43', '37', '45', '42']","['50', None]","['9', '23']"
944,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['24', '39', '14', '32', '29']","['13', '40', '46', '48', '30', '43', '37', '45', '42']","['50', '38']","['9', '23']"
945,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['24', '39', '14', '32', '29']","['13', '40', '46', '48', '30', '43', '37', '45', '42', '50']","[None, '38']","['9', '23']"
945,9 finished I/O → ready queue,io_to_ready,9,IO0,"['24', '39', '14', '32', '29', '9']","['13', '40', '46', '48', '30', '43', '37', '45', '42', '50']","[None, '38']","[None, '23']"
945,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['39', '14', '32', '29', '9']","['13', '40', '46', '48', '30', '43', '37', '45', '42', '50']","['24', '38']","[None, '23']"
945,13 dispatched to IO0,dispatch_io,13,IO0,"['39', '14', '32', '29', '9']","['40', '46', '48', '30', '43', '37', '45', '42', '50']","['24', '38']","['13', '23']"
946,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['39', '14', '32', '29', '9', '38']","['40', '46', '48', '30', '43', '37', '45', '42', '50']","['24', None]","['13', '23']"
946,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['14', '32', '29', '9', '38']","['40', '46', '48', '30', '43', '37', '45', '42', '50']","['24', '39']","['13', '23']"
947,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['14', '32', '29', '9', '38', '24']","['40', '46', '48', '30', '43', '37', '45', '42', '50']","[None, '39']","['13', '23']"
947,23 finished I/O → ready queue,io_to_ready,23,IO1,"['14', '32', '29', '9', '38', '24', '23']","['40', '46', '48', '30', '43', '37', '45', '42', '50']","[None, '39']","['13', None]"
947,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['32', '29', '9', '38', '24', '23']","['40', '46', '48', '30', '43', '37', '45', '42', '50']","['14', '39']","['13', None]"
947,40 dispatched to IO1,dispatch_io,40,IO1,"['32', '29', '9', '38', '24', '23']","['46', '48', '30', '43', '37', '45', '42', '50']","['14', '39']","['13', '40']"
948,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['32', '29', '9', '38', '24', '23', '39']","['46', '48', '30', '43', '37', '45', '42', '50']","['14', None]","['13', '40']"
948,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['29', '9', '38', '24', '23', '39']","['46', '48', '30', '43', '37', '45', '42', '50']","['14', '32']","['13', '40']"
949,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['29', '9', '38', '24', '23', '39', '14']","['46', '48', '30', '43', '37', '45', '42', '50']","[None, '32']","['13', '40']"
949,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['9', '38', '24', '23', '39', '14']","['46', '48', '30', '43', '37', '45', '42', '50']","['29', '32']","['13', '40']"
950,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['9', '38', '24', '23', '39', '14', '32']","['46', '48', '30', '43', '37', '45', '42', '50']","['29', None]","['13', '40']"
950,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['38', '24', '23', '39', '14', '32']","['46', '48', '30', '43', '37', '45', '42', '50']","['29', '9']","['13', '40']"
951,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['38', '24', '23', '39', '14', '32', '29']","['46', '48', '30', '43', '37', '45', '42', '50']","[None, '9']","['13', '40']"
951,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['24', '23', '39', '14', '32', '29']","['46', '48', '30', '43', '37', '45', '42', '50']","['38', '9']","['13', '40']"
952,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['24', '23', '39', '14', '32', '29', '38']","['46', '48', '30', '43', '37', '45', '42', '50']","[None, '9']","['13', '40']"
952,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '23', '39', '14', '32', '29', '38', '9']","['46', '48', '30', '43', '37', '45', '42', '50']","[None, None]","['13', '40']"
952,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '39', '14', '32', '29', '38', '9']","['46', '48', '30', '43', '37', '45', '42', '50']","['24', None]","['13', '40']"
952,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['39', '14', '32', '29', '38', '9']","['46', '48', '30', '43', '37', '45', '42', '50']","['24', '23']","['13', '40']"
954,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['39', '14', '32', '29', '38', '9', '24']","['46', '48', '30', '43', '37', '45', '42', '50']","[None, '23']","['13', '40']"
954,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['39', '14', '32', '29', '38', '9', '24', '23']","['46', '48', '30', '43', '37', '45', '42', '50']","[None, None]","['13', '40']"
954,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['14', '32', '29', '38', '9', '24', '23']","['46', '48', '30', '43', '37', '45', '42', '50']","['39', None]","['13', '40']"
954,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['32', '29', '38', '9', '24', '23']","['46', '48', '30', '43', '37', '45', '42', '50']","['39', '14']","['13', '40']"
956,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['32', '29', '38', '9', '24', '23', '39']","['46', '48', '30', '43', '37', '45', '42', '50']","[None, '14']","['13', '40']"
956,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['32', '29', '38', '9', '24', '23', '39', '14']","['46', '48', '30', '43', '37', '45', '42', '50']","[None, None]","['13', '40']"
956,13 finished I/O → ready queue,io_to_ready,13,IO0,"['32', '29', '38', '9', '24', '23', '39', '14', '13']","['46', '48', '30', '43', '37', '45', '42', '50']","[None, None]","[None, '40']"
956,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['29', '38', '9', '24', '23', '39', '14', '13']","['46', '48', '30', '43', '37', '45', '42', '50']","['32', None]","[None, '40']"
956,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['38', '9', '24', '23', '39', '14', '13']","['46', '48', '30', '43', '37', '45', '42', '50']","['32', '29']","[None, '40']"
956,46 dispatched to IO0,dispatch_io,46,IO0,"['38', '9', '24', '23', '39', '14', '13']","['48', '30', '43', '37', '45', '42', '50']","['32', '29']","['46', '40']"
958,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['38', '9', '24', '23', '39', '14', '13', '32']","['48', '30', '43', '37', '45', '42', '50']","[None, '29']","['46', '40']"
958,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['38', '9', '24', '23', '39', '14', '13', '32', '29']","['48', '30', '43', '37', '45', '42', '50']","[None, None]","['46', '40']"
958,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['9', '24', '23', '39', '14', '13', '32', '29']","['48', '30', '43', '37', '45', '42', '50']","['38', None]","['46', '40']"
958,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['24', '23', '39', '14', '13', '32', '29']","['48', '30', '43', '37', '45', '42', '50']","['38', '9']","['46', '40']"
960,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['24', '23', '39', '14', '13', '32', '29', '38']","['48', '30', '43', '37', '45', '42', '50']","[None, '9']","['46', '40']"
960,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '23', '39', '14', '13', '32', '29', '38', '9']","['48', '30', '43', '37', '45', '42', '50']","[None, None]","['46', '40']"
960,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '39', '14', '13', '32', '29', '38', '9']","['48', '30', '43', '37', '45', '42', '50']","['24', None]","['46', '40']"
960,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['39', '14', '13', '32', '29', '38', '9']","['48', '30', '43', '37', '45', '42', '50']","['24', '23']","['46', '40']"
962,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['39', '14', '13', '32', '29', '38', '9', '24']","['48', '30', '43', '37', '45', '42', '50']","[None, '23']","['46', '40']"
962,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['39', '14', '13', '32', '29', '38', '9', '24', '23']","['48', '30', '43', '37', '45', '42', '50']","[None, None]","['46', '40']"
962,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['14', '13', '32', '29', '38', '9', '24', '23']","['48', '30', '43', '37', '45', '42', '50']","['39', None]","['46', '40']"
962,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '32', '29', '38', '9', '24', '23']","['48', '30', '43', '37', '45', '42', '50']","['39', '14']","['46', '40']"
964,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['13', '32', '29', '38', '9', '24', '23', '39']","['48', '30', '43', '37', '45', '42', '50']","[None, '14']","['46', '40']"
964,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['13', '32', '29', '38', '9', '24', '23', '39', '14']","['48', '30', '43', '37', '45', '42', '50']","[None, None]","['46', '40']"
964,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['32', '29', '38', '9', '24', '23', '39', '14']","['48', '30', '43', '37', '45', '42', '50']","['13', None]","['46', '40']"
964,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['29', '38', '9', '24', '23', '39', '14']","['48', '30', '43', '37', '45', '42', '50']","['13', '32']","['46', '40']"
965,40 finished I/O → ready queue,io_to_ready,40,IO1,"['29', '38', '9', '24', '23', '39', '14', '40']","['48', '30', '43', '37', '45', '42', '50']","['13', '32']","['46', None]"
965,48 dispatched to IO1,dispatch_io,48,IO1,"['29', '38', '9', '24', '23', '39', '14', '40']","['30', '43', '37', '45', '42', '50']","['13', '32']","['46', '48']"
966,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['29', '38', '9', '24', '23', '39', '14', '40', '13']","['30', '43', '37', '45', '42', '50']","[None, '32']","['46', '48']"
966,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['29', '38', '9', '24', '23', '39', '14', '40', '13', '32']","['30', '43', '37', '45', '42', '50']","[None, None]","['46', '48']"
966,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['38', '9', '24', '23', '39', '14', '40', '13', '32']","['30', '43', '37', '45', '42', '50']","['29', None]","['46', '48']"
966,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['9', '24', '23', '39', '14', '40', '13', '32']","['30', '43', '37', '45', '42', '50']","['29', '38']","['46', '48']"
967,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['9', '24', '23', '39', '14', '40', '13', '32', '29']","['30', '43', '37', '45', '42', '50']","[None, '38']","['46', '48']"
967,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['24', '23', '39', '14', '40', '13', '32', '29']","['30', '43', '37', '45', '42', '50']","['9', '38']","['46', '48']"
968,38 finished all bursts,finished,38,CPU1,"['24', '23', '39', '14', '40', '13', '32', '29']","['30', '43', '37', '45', '42', '50']","['9', None]","['46', '48']"
968,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '39', '14', '40', '13', '32', '29']","['30', '43', '37', '45', '42', '50']","['9', '24']","['46', '48']"
969,9 finished all bursts,finished,9,CPU0,"['23', '39', '14', '40', '13', '32', '29']","['30', '43', '37', '45', '42', '50']","[None, '24']","['46', '48']"
969,24 finished all bursts,finished,24,CPU1,"['23', '39', '14', '40', '13', '32', '29']","['30', '43', '37', '45', '42', '50']","[None, None]","['46', '48']"
969,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['39', '14', '40', '13', '32', '29']","['30', '43', '37', '45', '42', '50']","['23', None]","['46', '48']"
969,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['14', '40', '13', '32', '29']","['30', '43', '37', '45', '42', '50']","['23', '39']","['46', '48']"
971,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['14', '40', '13', '32', '29', '23']","['30', '43', '37', '45', '42', '50']","[None, '39']","['46', '48']"
971,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['14', '40', '13', '32', '29', '23', '39']","['30', '43', '37', '45', '42', '50']","[None, None]","['46', '48']"
971,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['40', '13', '32', '29', '23', '39']","['30', '43', '37', '45', '42', '50']","['14', None]","['46', '48']"
971,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['13', '32', '29', '23', '39']","['30', '43', '37', '45', '42', '50']","['14', '40']","['46', '48']"
972,14 finished all bursts,finished,14,CPU0,"['13', '32', '29', '23', '39']","['30', '43', '37', '45', '42', '50']","[None, '40']","['46', '48']"
972,46 finished I/O → ready queue,io_to_ready,46,IO0,"['13', '32', '29', '23', '39', '46']","['30', '43', '37', '45', '42', '50']","[None, '40']","[None, '48']"
972,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['32', '29', '23', '39', '46']","['30', '43', '37', '45', '42', '50']","['13', '40']","[None, '48']"
972,30 dispatched to IO0,dispatch_io,30,IO0,"['32', '29', '23', '39', '46']","['43', '37', '45', '42', '50']","['13', '40']","['30', '48']"
973,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['32', '29', '23', '39', '46', '40']","['43', '37', '45', '42', '50']","['13', None]","['30', '48']"
973,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['29', '23', '39', '46', '40']","['43', '37', '45', '42', '50']","['13', '32']","['30', '48']"
974,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['29', '23', '39', '46', '40', '13']","['43', '37', '45', '42', '50']","[None, '32']","['30', '48']"
974,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['29', '23', '39', '46', '40', '13']","['43', '37', '45', '42', '50', '32']","[None, None]","['30', '48']"
974,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['23', '39', '46', '40', '13']","['43', '37', '45', '42', '50', '32']","['29', None]","['30', '48']"
974,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['39', '46', '40', '13']","['43', '37', '45', '42', '50', '32']","['29', '23']","['30', '48']"
976,29 finished all bursts,finished,29,CPU0,"['39', '46', '40', '13']","['43', '37', '45', '42', '50', '32']","[None, '23']","['30', '48']"
976,23 finished all bursts,finished,23,CPU1,"['39', '46', '40', '13']","['43', '37', '45', '42', '50', '32']","[None, None]","['30', '48']"
976,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['46', '40', '13']","['43', '37', '45', '42', '50', '32']","['39', None]","['30', '48']"
976,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['40', '13']","['43', '37', '45', '42', '50', '32']","['39', '46']","['30', '48']"
978,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['40', '13', '39']","['43', '37', '45', '42', '50', '32']","[None, '46']","['30', '48']"
978,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['40', '13', '39', '46']","['43', '37', '45', '42', '50', '32']","[None, None]","['30', '48']"
978,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['13', '39', '46']","['43', '37', '45', '42', '50', '32']","['40', None]","['30', '48']"
978,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['39', '46']","['43', '37', '45', '42', '50', '32']","['40', '13']","['30', '48']"
980,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['39', '46', '40']","['43', '37', '45', '42', '50', '32']","[None, '13']","['30', '48']"
980,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['39', '46', '40', '13']","['43', '37', '45', '42', '50', '32']","[None, None]","['30', '48']"
980,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['46', '40', '13']","['43', '37', '45', '42', '50', '32']","['39', None]","['30', '48']"
980,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['40', '13']","['43', '37', '45', '42', '50', '32']","['39', '46']","['30', '48']"
981,48 finished I/O → ready queue,io_to_ready,48,IO1,"['40', '13', '48']","['43', '37', '45', '42', '50', '32']","['39', '46']","['30', None]"
981,43 dispatched to IO1,dispatch_io,43,IO1,"['40', '13', '48']","['37', '45', '42', '50', '32']","['39', '46']","['30', '43']"
982,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['40', '13', '48']","['37', '45', '42', '50', '32', '39']","[None, '46']","['30', '43']"
982,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['40', '13', '48', '46']","['37', '45', '42', '50', '32', '39']","[None, None]","['30', '43']"
982,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['13', '48', '46']","['37', '45', '42', '50', '32', '39']","['40', None]","['30', '43']"
982,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['48', '46']","['37', '45', '42', '50', '32', '39']","['40', '13']","['30', '43']"
984,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['48', '46']","['37', '45', '42', '50', '32', '39', '40']","[None, '13']","['30', '43']"
984,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['48', '46', '13']","['37', '45', '42', '50', '32', '39', '40']","[None, None]","['30', '43']"
984,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['46', '13']","['37', '45', '42', '50', '32', '39', '40']","['48', None]","['30', '43']"
984,46 dispatched to CPU1,dispatch_cpu,46,CPU1,['13'],"['37', '45', '42', '50', '32', '39', '40']","['48', '46']","['30', '43']"
985,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['13', '46']","['37', '45', '42', '50', '32', '39', '40']","['48', None]","['30', '43']"
985,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['46'],"['37', '45', '42', '50', '32', '39', '40']","['48', '13']","['30', '43']"
986,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['46', '48']","['37', '45', '42', '50', '32', '39', '40']","[None, '13']","['30', '43']"
986,30 finished I/O → ready queue,io_to_ready,30,IO0,"['46', '48', '30']","['37', '45', '42', '50', '32', '39', '40']","[None, '13']","[None, '43']"
986,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['48', '30']","['37', '45', '42', '50', '32', '39', '40']","['46', '13']","[None, '43']"
986,37 dispatched to IO0,dispatch_io,37,IO0,"['48', '30']","['45', '42', '50', '32', '39', '40']","['46', '13']","['37', '43']"
987,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['48', '30', '13']","['45', '42', '50', '32', '39', '40']","['46', None]","['37', '43']"
987,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['30', '13']","['45', '42', '50', '32', '39', '40']","['46', '48']","['37', '43']"
988,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['30', '13', '46']","['45', '42', '50', '32', '39', '40']","[None, '48']","['37', '43']"
988,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['13', '46']","['45', '42', '50', '32', '39', '40']","['30', '48']","['37', '43']"
989,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['13', '46', '48']","['45', '42', '50', '32', '39', '40']","['30', None]","['37', '43']"
989,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['46', '48']","['45', '42', '50', '32', '39', '40']","['30', '13']","['37', '43']"
990,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['46', '48', '30']","['45', '42', '50', '32', '39', '40']","[None, '13']","['37', '43']"
990,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['48', '30']","['45', '42', '50', '32', '39', '40']","['46', '13']","['37', '43']"
991,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['48', '30', '13']","['45', '42', '50', '32', '39', '40']","['46', None]","['37', '43']"
991,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['30', '13']","['45', '42', '50', '32', '39', '40']","['46', '48']","['37', '43']"
992,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['30', '13']","['45', '42', '50', '32', '39', '40', '46']","[None, '48']","['37', '43']"
992,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['30', '13', '48']","['45', '42', '50', '32', '39', '40', '46']","[None, None]","['37', '43']"
992,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['13', '48']","['45', '42', '50', '32', '39', '40', '46']","['30', None]","['37', '43']"
992,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['48'],"['45', '42', '50', '32', '39', '40', '46']","['30', '13']","['37', '43']"
994,30 finished all bursts,finished,30,CPU0,['48'],"['45', '42', '50', '32', '39', '40', '46']","[None, '13']","['37', '43']"
994,13 finished CPU → wait queue,cpu_to_io,13,CPU1,['48'],"['45', '42', '50', '32', '39', '40', '46', '13']","[None, None]","['37', '43']"
994,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['45', '42', '50', '32', '39', '40', '46', '13']","['48', None]","['37', '43']"
996,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['45', '42', '50', '32', '39', '40', '46', '13']","[None, None]","['37', '43']"
996,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['45', '42', '50', '32', '39', '40', '46', '13']","['48', None]","['37', '43']"
998,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['45', '42', '50', '32', '39', '40', '46', '13']","[None, None]","['37', '43']"
998,43 finished I/O → ready queue,io_to_ready,43,IO1,"['48', '43']","['45', '42', '50', '32', '39', '40', '46', '13']","[None, None]","['37', None]"
998,48 dispatched to CPU0,dispatch_cpu,48,CPU0,['43'],"['45', '42', '50', '32', '39', '40', '46', '13']","['48', None]","['37', None]"
998,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['45', '42', '50', '32', '39', '40', '46', '13']","['48', '43']","['37', None]"
998,45 dispatched to IO1,dispatch_io,45,IO1,[],"['42', '50', '32', '39', '40', '46', '13']","['48', '43']","['37', '45']"
1000,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['42', '50', '32', '39', '40', '46', '13']","[None, '43']","['37', '45']"
1000,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['48', '43']","['42', '50', '32', '39', '40', '46', '13']","[None, None]","['37', '45']"
1000,37 finished I/O → ready queue,io_to_ready,37,IO0,"['48', '43', '37']","['42', '50', '32', '39', '40', '46', '13']","[None, None]","[None, '45']"
1000,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['43', '37']","['42', '50', '32', '39', '40', '46', '13']","['48', None]","[None, '45']"
1000,43 dispatched to CPU1,dispatch_cpu,43,CPU1,['37'],"['42', '50', '32', '39', '40', '46', '13']","['48', '43']","[None, '45']"
1000,42 dispatched to IO0,dispatch_io,42,IO0,['37'],"['50', '32', '39', '40', '46', '13']","['48', '43']","['42', '45']"
1001,48 finished CPU → wait queue,cpu_to_io,48,CPU0,['37'],"['50', '32', '39', '40', '46', '13', '48']","[None, '43']","['42', '45']"
1001,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['50', '32', '39', '40', '46', '13', '48']","['37', '43']","['42', '45']"
1002,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,['43'],"['50', '32', '39', '40', '46', '13', '48']","['37', None]","['42', '45']"
1002,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['50', '32', '39', '40', '46', '13', '48']","['37', '43']","['42', '45']"
1003,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['50', '32', '39', '40', '46', '13', '48']","[None, '43']","['42', '45']"
1003,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['50', '32', '39', '40', '46', '13', '48']","['37', '43']","['42', '45']"
1004,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,['43'],"['50', '32', '39', '40', '46', '13', '48']","['37', None]","['42', '45']"
1004,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['50', '32', '39', '40', '46', '13', '48']","['37', '43']","['42', '45']"
1005,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['50', '32', '39', '40', '46', '13', '48']","[None, '43']","['42', '45']"
1005,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['50', '32', '39', '40', '46', '13', '48']","['37', '43']","['42', '45']"
1006,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,['43'],"['50', '32', '39', '40', '46', '13', '48']","['37', None]","['42', '45']"
1006,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['50', '32', '39', '40', '46', '13', '48']","['37', '43']","['42', '45']"
1007,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,['37'],"['50', '32', '39', '40', '46', '13', '48']","[None, '43']","['42', '45']"
1007,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['50', '32', '39', '40', '46', '13', '48']","['37', '43']","['42', '45']"
1008,43 finished CPU → wait queue,cpu_to_io,43,CPU1,[],"['50', '32', '39', '40', '46', '13', '48', '43']","['37', None]","['42', '45']"
1009,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['50', '32', '39', '40', '46', '13', '48', '43']","[None, None]","['42', '45']"
1009,42 finished I/O → ready queue,io_to_ready,42,IO0,"['37', '42']","['50', '32', '39', '40', '46', '13', '48', '43']","[None, None]","[None, '45']"
1009,37 dispatched to CPU0,dispatch_cpu,37,CPU0,['42'],"['50', '32', '39', '40', '46', '13', '48', '43']","['37', None]","[None, '45']"
1009,42 dispatched to CPU1,dispatch_cpu,42,CPU1,[],"['50', '32', '39', '40', '46', '13', '48', '43']","['37', '42']","[None, '45']"
1009,50 dispatched to IO0,dispatch_io,50,IO0,[],"['32', '39', '40', '46', '13', '48', '43']","['37', '42']","['50', '45']"
1011,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['32', '39', '40', '46', '13', '48', '43']","[None, '42']","['50', '45']"
1011,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['37', '42']","['32', '39', '40', '46', '13', '48', '43']","[None, None]","['50', '45']"
1011,37 dispatched to CPU0,dispatch_cpu,37,CPU0,['42'],"['32', '39', '40', '46', '13', '48', '43']","['37', None]","['50', '45']"
1011,42 dispatched to CPU1,dispatch_cpu,42,CPU1,[],"['32', '39', '40', '46', '13', '48', '43']","['37', '42']","['50', '45']"
1013,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['32', '39', '40', '46', '13', '48', '43']","[None, '42']","['50', '45']"
1013,42 finished CPU → ready queue,cpu_to_ready,42,CPU1,"['37', '42']","['32', '39', '40', '46', '13', '48', '43']","[None, None]","['50', '45']"
1013,37 dispatched to CPU0,dispatch_cpu,37,CPU0,['42'],"['32', '39', '40', '46', '13', '48', '43']","['37', None]","['50', '45']"
1013,42 dispatched to CPU1,dispatch_cpu,42,CPU1,[],"['32', '39', '40', '46', '13', '48', '43']","['37', '42']","['50', '45']"
1014,37 finished all bursts,finished,37,CPU0,[],"['32', '39', '40', '46', '13', '48', '43']","[None, '42']","['50', '45']"
1015,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,['42'],"['32', '39', '40', '46', '13', '48', '43']","[None, None]","['50', '45']"
1015,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['32', '39', '40', '46', '13', '48', '43']","['42', None]","['50', '45']"
1017,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['32', '39', '40', '46', '13', '48', '43']","[None, None]","['50', '45']"
1017,45 finished I/O → ready queue,io_to_ready,45,IO1,"['42', '45']","['32', '39', '40', '46', '13', '48', '43']","[None, None]","['50', None]"
1017,42 dispatched to CPU0,dispatch_cpu,42,CPU0,['45'],"['32', '39', '40', '46', '13', '48', '43']","['42', None]","['50', None]"
1017,45 dispatched to CPU1,dispatch_cpu,45,CPU1,[],"['32', '39', '40', '46', '13', '48', '43']","['42', '45']","['50', None]"
1017,32 dispatched to IO1,dispatch_io,32,IO1,[],"['39', '40', '46', '13', '48', '43']","['42', '45']","['50', '32']"
1018,42 finished CPU → wait queue,cpu_to_io,42,CPU0,[],"['39', '40', '46', '13', '48', '43', '42']","[None, '45']","['50', '32']"
1019,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,['45'],"['39', '40', '46', '13', '48', '43', '42']","[None, None]","['50', '32']"
1019,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['39', '40', '46', '13', '48', '43', '42']","['45', None]","['50', '32']"
1021,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,['45'],"['39', '40', '46', '13', '48', '43', '42']","[None, None]","['50', '32']"
1021,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['39', '40', '46', '13', '48', '43', '42']","['45', None]","['50', '32']"
1023,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,['45'],"['39', '40', '46', '13', '48', '43', '42']","[None, None]","['50', '32']"
1023,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['39', '40', '46', '13', '48', '43', '42']","['45', None]","['50', '32']"
1025,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,['45'],"['39', '40', '46', '13', '48', '43', '42']","[None, None]","['50', '32']"
1025,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['39', '40', '46', '13', '48', '43', '42']","['45', None]","['50', '32']"
1026,45 finished CPU → wait queue,cpu_to_io,45,CPU0,[],"['39', '40', '46', '13', '48', '43', '42', '45']","[None, None]","['50', '32']"
1027,50 finished I/O → ready queue,io_to_ready,50,IO0,['50'],"['39', '40', '46', '13', '48', '43', '42', '45']","[None, None]","[None, '32']"
1027,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['39', '40', '46', '13', '48', '43', '42', '45']","['50', None]","[None, '32']"
1027,39 dispatched to IO0,dispatch_io,39,IO0,[],"['40', '46', '13', '48', '43', '42', '45']","['50', None]","['39', '32']"
1029,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,['50'],"['40', '46', '13', '48', '43', '42', '45']","[None, None]","['39', '32']"
1029,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['40', '46', '13', '48', '43', '42', '45']","['50', None]","['39', '32']"
1031,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,['50'],"['40', '46', '13', '48', '43', '42', '45']","[None, None]","['39', '32']"
1031,32 finished I/O → ready queue,io_to_ready,32,IO1,"['50', '32']","['40', '46', '13', '48', '43', '42', '45']","[None, None]","['39', None]"
1031,50 dispatched to CPU0,dispatch_cpu,50,CPU0,['32'],"['40', '46', '13', '48', '43', '42', '45']","['50', None]","['39', None]"
1031,32 dispatched to CPU1,dispatch_cpu,32,CPU1,[],"['40', '46', '13', '48', '43', '42', '45']","['50', '32']","['39', None]"
1031,40 dispatched to IO1,dispatch_io,40,IO1,[],"['46', '13', '48', '43', '42', '45']","['50', '32']","['39', '40']"
1033,50 finished all bursts,finished,50,CPU0,[],"['46', '13', '48', '43', '42', '45']","[None, '32']","['39', '40']"
1033,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,['32'],"['46', '13', '48', '43', '42', '45']","[None, None]","['39', '40']"
1033,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['46', '13', '48', '43', '42', '45']","['32', None]","['39', '40']"
1035,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['46', '13', '48', '43', '42', '45']","[None, None]","['39', '40']"
1035,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['46', '13', '48', '43', '42', '45']","['32', None]","['39', '40']"
1037,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['46', '13', '48', '43', '42', '45']","[None, None]","['39', '40']"
1037,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['46', '13', '48', '43', '42', '45']","['32', None]","['39', '40']"
1039,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['46', '13', '48', '43', '42', '45']","[None, None]","['39', '40']"
1039,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['46', '13', '48', '43', '42', '45']","['32', None]","['39', '40']"
1041,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['46', '13', '48', '43', '42', '45']","[None, None]","['39', '40']"
1041,39 finished I/O → ready queue,io_to_ready,39,IO0,"['32', '39']","['46', '13', '48', '43', '42', '45']","[None, None]","[None, '40']"
1041,32 dispatched to CPU0,dispatch_cpu,32,CPU0,['39'],"['46', '13', '48', '43', '42', '45']","['32', None]","[None, '40']"
1041,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['46', '13', '48', '43', '42', '45']","['32', '39']","[None, '40']"
1041,46 dispatched to IO0,dispatch_io,46,IO0,[],"['13', '48', '43', '42', '45']","['32', '39']","['46', '40']"
1043,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['13', '48', '43', '42', '45']","[None, '39']","['46', '40']"
1043,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['32', '39']","['13', '48', '43', '42', '45']","[None, None]","['46', '40']"
1043,32 dispatched to CPU0,dispatch_cpu,32,CPU0,['39'],"['13', '48', '43', '42', '45']","['32', None]","['46', '40']"
1043,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['13', '48', '43', '42', '45']","['32', '39']","['46', '40']"
1045,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['13', '48', '43', '42', '45']","[None, '39']","['46', '40']"
1045,39 finished CPU → ready queue,cpu_to_ready,39,CPU1,"['32', '39']","['13', '48', '43', '42', '45']","[None, None]","['46', '40']"
1045,32 dispatched to CPU0,dispatch_cpu,32,CPU0,['39'],"['13', '48', '43', '42', '45']","['32', None]","['46', '40']"
1045,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['13', '48', '43', '42', '45']","['32', '39']","['46', '40']"
1047,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,['32'],"['13', '48', '43', '42', '45']","[None, '39']","['46', '40']"
1047,39 finished all bursts,finished,39,CPU1,['32'],"['13', '48', '43', '42', '45']","[None, None]","['46', '40']"
1047,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['13', '48', '43', '42', '45']","['32', None]","['46', '40']"
1049,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['13', '48', '43', '42', '45']","[None, None]","['46', '40']"
1049,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['13', '48', '43', '42', '45']","['32', None]","['46', '40']"
1050,46 finished I/O → ready queue,io_to_ready,46,IO0,['46'],"['13', '48', '43', '42', '45']","['32', None]","[None, '40']"
1050,46 dispatched to CPU1,dispatch_cpu,46,CPU1,[],"['13', '48', '43', '42', '45']","['32', '46']","[None, '40']"
1050,13 dispatched to IO0,dispatch_io,13,IO0,[],"['48', '43', '42', '45']","['32', '46']","['13', '40']"
1051,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['48', '43', '42', '45']","[None, '46']","['13', '40']"
1051,40 finished I/O → ready queue,io_to_ready,40,IO1,"['32', '40']","['48', '43', '42', '45']","[None, '46']","['13', None]"
1051,32 dispatched to CPU0,dispatch_cpu,32,CPU0,['40'],"['48', '43', '42', '45']","['32', '46']","['13', None]"
1051,48 dispatched to IO1,dispatch_io,48,IO1,['40'],"['43', '42', '45']","['32', '46']","['13', '48']"
1052,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['40', '46']","['43', '42', '45']","['32', None]","['13', '48']"
1052,40 dispatched to CPU1,dispatch_cpu,40,CPU1,['46'],"['43', '42', '45']","['32', '40']","['13', '48']"
1053,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['46', '32']","['43', '42', '45']","[None, '40']","['13', '48']"
1053,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['32'],"['43', '42', '45']","['46', '40']","['13', '48']"
1054,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['32', '40']","['43', '42', '45']","['46', None]","['13', '48']"
1054,32 dispatched to CPU1,dispatch_cpu,32,CPU1,['40'],"['43', '42', '45']","['46', '32']","['13', '48']"
1055,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,"['40', '46']","['43', '42', '45']","[None, '32']","['13', '48']"
1055,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['46'],"['43', '42', '45']","['40', '32']","['13', '48']"
1056,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['46', '32']","['43', '42', '45']","['40', None]","['13', '48']"
1056,48 finished I/O → ready queue,io_to_ready,48,IO1,"['46', '32', '48']","['43', '42', '45']","['40', None]","['13', None]"
1056,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['32', '48']","['43', '42', '45']","['40', '46']","['13', None]"
1056,43 dispatched to IO1,dispatch_io,43,IO1,"['32', '48']","['42', '45']","['40', '46']","['13', '43']"
1057,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['32', '48', '40']","['42', '45']","[None, '46']","['13', '43']"
1057,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['48', '40']","['42', '45']","['32', '46']","['13', '43']"
1058,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['48', '40']","['42', '45', '32']","[None, '46']","['13', '43']"
1058,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['48', '40', '46']","['42', '45', '32']","[None, None]","['13', '43']"
1058,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['40', '46']","['42', '45', '32']","['48', None]","['13', '43']"
1058,40 dispatched to CPU1,dispatch_cpu,40,CPU1,['46'],"['42', '45', '32']","['48', '40']","['13', '43']"
1060,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['46', '48']","['42', '45', '32']","[None, '40']","['13', '43']"
1060,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['46', '48', '40']","['42', '45', '32']","[None, None]","['13', '43']"
1060,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['48', '40']","['42', '45', '32']","['46', None]","['13', '43']"
1060,48 dispatched to CPU1,dispatch_cpu,48,CPU1,['40'],"['42', '45', '32']","['46', '48']","['13', '43']"
1062,46 finished all bursts,finished,46,CPU0,['40'],"['42', '45', '32']","[None, '48']","['13', '43']"
1062,48 finished all bursts,finished,48,CPU1,['40'],"['42', '45', '32']","[None, None]","['13', '43']"
1062,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['42', '45', '32']","['40', None]","['13', '43']"
1063,40 finished all bursts,finished,40,CPU0,[],"['42', '45', '32']","[None, None]","['13', '43']"
1068,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['42', '45', '32']","[None, None]","[None, '43']"
1068,43 finished I/O → ready queue,io_to_ready,43,IO1,"['13', '43']","['42', '45', '32']","[None, None]","[None, None]"
1068,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['43'],"['42', '45', '32']","['13', None]","[None, None]"
1068,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['42', '45', '32']","['13', '43']","[None, None]"
1068,42 dispatched to IO0,dispatch_io,42,IO0,[],"['45', '32']","['13', '43']","['42', None]"
1068,45 dispatched to IO1,dispatch_io,45,IO1,[],['32'],"['13', '43']","['42', '45']"
1070,13 finished all bursts,finished,13,CPU0,[],['32'],"[None, '43']","['42', '45']"
1070,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,['43'],['32'],"[None, None]","['42', '45']"
1070,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],['32'],"['43', None]","['42', '45']"
1072,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],['32'],"[None, None]","['42', '45']"
1072,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],['32'],"['43', None]","['42', '45']"
1074,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],['32'],"[None, None]","['42', '45']"
1074,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],['32'],"['43', None]","['42', '45']"
1076,43 finished CPU → wait queue,cpu_to_io,43,CPU0,[],"['32', '43']","[None, None]","['42', '45']"
1080,42 finished I/O → ready queue,io_to_ready,42,IO0,['42'],"['32', '43']","[None, None]","[None, '45']"
1080,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['32', '43']","['42', None]","[None, '45']"
1080,32 dispatched to IO0,dispatch_io,32,IO0,[],['43'],"['42', None]","['32', '45']"
1082,42 finished all bursts,finished,42,CPU0,[],['43'],"[None, None]","['32', '45']"
1091,45 finished I/O → ready queue,io_to_ready,45,IO1,['45'],['43'],"[None, None]","['32', None]"
1091,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],['43'],"['45', None]","['32', None]"
1091,43 dispatched to IO1,dispatch_io,43,IO1,[],[],"['45', None]","['32', '43']"
1093,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,['45'],[],"[None, None]","['32', '43']"
1093,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],[],"['45', None]","['32', '43']"
1094,45 finished all bursts,finished,45,CPU0,[],[],"[None, None]","['32', '43']"
1099,32 finished I/O → ready queue,io_to_ready,32,IO0,['32'],[],"[None, None]","[None, '43']"
1099,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],[],"['32', None]","[None, '43']"
1101,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],[],"[None, None]","[None, '43']"
1101,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],[],"['32', None]","[None, '43']"
1103,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],[],"[None, None]","[None, '43']"
1103,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],[],"['32', None]","[None, '43']"
1104,32 finished all bursts,finished,32,CPU0,[],[],"[None, None]","[None, '43']"
1110,43 finished I/O → ready queue,io_to_ready,43,IO1,['43'],[],"[None, None]","[None, None]"
1110,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, None]"
1112,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],[],"[None, None]","[None, None]"
1112,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, None]"
1114,43 finished CPU → wait queue,cpu_to_io,43,CPU0,[],['43'],"[None, None]","[None, None]"
1114,43 dispatched to IO0,dispatch_io,43,IO0,[],[],"[None, None]","['43', None]"
1133,43 finished I/O → ready queue,io_to_ready,43,IO0,['43'],[],"[None, None]","[None, None]"
1133,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, None]"
1135,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],[],"[None, None]","[None, None]"
1135,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, None]"
1137,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],[],"[None, None]","[None, None]"
1137,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, None]"
1139,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,['43'],[],"[None, None]","[None, None]"
1139,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, None]"
1141,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],[],"[None, None]","[None, None]"
1141,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, None]"
1143,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],[],"[None, None]","[None, None]"
1143,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, None]"
1145,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],[],"[None, None]","[None, None]"
1145,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, None]"
1147,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],[],"[None, None]","[None, None]"
1147,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, None]"
1149,43 finished all bursts,finished,43,CPU0,[],[],"[None, None]","[None, None]"
