Track-8 Checker V0.4

read_arch /home/public/Arch/fpga.lib /home/public/Arch/fpga.scl /home/public/Arch/fpga.clk
  Successfully read architecture files.

report_arch
  Number of columns: 150
  Number of rows: 300
  Number of clock regions: 25

  Tile Count by Type:
  ------------------------------------------
  Type                | Count
  ------------------------------------------
  GCLK                | 5
  IOA                 | 42
  IOB                 | 112
  RAMB                | 120
  RAMA                | 1200
  DSP                 | 1800
  IPPIN               | 2700
  PLB                 | 30840
  ------------------------------------------

read_design /home/public/Benchmark/public_release/case_4.nodes /home/public/Benchmark/public_release/case_4.nets /home/public/Benchmark/public_release/case_4.timing
  Successfully read design files.

report_design
  Number of instances: 119501
  ------------------------------------------
  Type                | Total     | Fixed     
  ------------------------------------------
  CARRY4              | 4092      | 4092      
  DRAM                | 467       | 467       
  F7MUX               | 344       | 344       
  GCLK                | 2         | 2         
  IOA                 | 3         | 3         
  IOB                 | 10        | 10        
  LUT                 | 70954     | 23719     
  RAMA                | 233       | 233       
  SEQ                 | 43396     | 0         
  ------------------------------------------

  Number of nets: 117246
  Number of clock nets: 1
  ------------------------------------------
  Group                 | Count   
  ------------------------------------------
  grp1: < 2 pins        | 0         
  grp2: 2 pins          | 67022     
  grp3: 3~10 pins       | 46961     
  grp4: 11~50 pins      | 2987      
  grp5: 51~100 pins     | 194       
  grp6: 101~1000 pins   | 81        
  grp7: >1000 pins      | 1         
  ------------------------------------------

  34335 out of 117246 are intra-tile nets.
  37356 out of 533666 are timing critical pins.

read_output /home/public/Test/Result/case_4.nodes.out

  Instance Statistics:
  -----------------------------------------------
  Category | Count     | Re-placed   | %Re-placed 
  -----------------------------------------------
  Total    | 119501    | -           | -          
  Fixed    | 28870     | 0           | 0.0      % 
  Movable  | 90631     | 0           | 0.0      % 
  -----------------------------------------------
  Successfully read output file.

legal_check
  1.1 Check instance location and tile capacity.
        Baseline placement passed capacity check.
        Optimized placement passed capacity check.
  1.2 Check control set constraint.
        Baseline placement:
          Checked control set on 30840 tiles.
          Control Set Statistics(tile count v.s number of control nets):
          ---------------------------------------
          |       |  0  |  1  |  2  |  3  |  4  |
          ---------------------------------------
          | Clock |21536|9304 |0    |0    |0    |
          | Reset |22118|8633 |89   |0    |0    |
          | CE    |23233|6320 |1287 |0    |0    |
          ---------------------------------------
        Optimized placement:
          Checked control set on 30840 tiles.
          Control Set Statistics(tile count v.s number of control nets):
          ---------------------------------------
          |       |  0  |  1  |  2  |  3  |  4  |
          ---------------------------------------
          | Clock |21536|9304 |0    |0    |0    |
          | Reset |22118|8633 |89   |0    |0    |
          | CE    |23233|6320 |1287 |0    |0    |
          ---------------------------------------
  1.3 Check clock region constraint.
        Baseline placement:
          | 1 | 1 | 1 | 1 | 1 | 
          | 1 | 1 | 1 | 1 | 1 | 
          | 1 | 1 | 1 | 1 | 1 | 
          | 1 | 1 | 1 | 1 | 1 | 
          | 1 | 1 | 1 | 1 | 1 | 
          All clock regions passed legal check.
        Optimized placement:
          | 1 | 1 | 1 | 1 | 1 | 
          | 1 | 1 | 1 | 1 | 1 | 
          | 1 | 1 | 1 | 1 | 1 | 
          | 1 | 1 | 1 | 1 | 1 | 
          | 1 | 1 | 1 | 1 | 1 | 
          All clock regions passed legal check.
  Legalization check passed.

report_wirelength
  Baseline wirelength: total = 1038991; crit = 242824 (23.37%)
  Optimized wirelength: total  = 1038991; crit = 242824 (23.37%)

report_pin_density
  Baseline: 
    Checked pin density on 12517 tiles; top 5% count = 625 tiles.
    List of Top-10 Congested Tiles
    ------------------------------------------
    Location | Input  | Output | Pin Density %
    X115Y97  | 29/112  | 16/32  | 31.25%
    X60Y52   | 31/112  | 13/32  | 30.56%
    X48Y113  | 32/112  | 12/32  | 30.56%
    X116Y191 | 27/112  | 16/32  | 29.86%
    X51Y92   | 31/112  | 12/32  | 29.86%
    X26Y85   | 27/112  | 16/32  | 29.86%
    X132Y132 | 30/112  | 12/32  | 29.17%
    X120Y97  | 27/112  | 15/32  | 29.17%
    X71Y221  | 28/112  | 14/32  | 29.17%
    ...
    ------------------------------------------
    Baseline top 5% congested tiles (625 tiles) avg. pin density: 26.03%

  Optimized: 
    Checked pin density on 12517 tiles.
    List of Top-10 Congested Tiles
    ------------------------------------------
    Location | Input  | Output | Pin Density %
    X115Y97  | 29/112  | 16/32  | 31.25%
    X60Y52   | 31/112  | 13/32  | 30.56%
    X48Y113  | 32/112  | 12/32  | 30.56%
    X116Y191 | 27/112  | 16/32  | 29.86%
    X51Y92   | 31/112  | 12/32  | 29.86%
    X26Y85   | 27/112  | 16/32  | 29.86%
    X132Y132 | 30/112  | 12/32  | 29.17%
    X120Y97  | 27/112  | 15/32  | 29.17%
    X71Y221  | 28/112  | 14/32  | 29.17%
    ...
    ------------------------------------------
    Optimized top 5% congested tiles(625 tiles) avg. pin density: 26.03%


exit
Main program result: true
