# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Johnson Counter.srcs/sources_1/new/Johnson_Counter.vhd" \
"../../../../Johnson Counter.srcs/sim_1/new/Johnson_Counter_tb.vhd" \

# Do not sort compile order
nosort
