// Seed: 1893903299
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2
);
  assign id_4 = 1'b0;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0
    , id_36,
    output tri1 id_1,
    input tri id_2
    , id_37,
    input tri id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6,
    input wire id_7,
    output uwire id_8,
    input wor id_9
    , id_38,
    output uwire id_10,
    input wor id_11,
    input supply0 id_12,
    output wire id_13,
    output wire id_14,
    input tri id_15,
    input tri1 id_16,
    output tri0 id_17,
    input supply1 id_18,
    output wire id_19,
    input wire id_20,
    output wire id_21,
    input wor id_22,
    input supply1 id_23,
    input tri id_24,
    output wand id_25,
    input wire id_26,
    input supply1 id_27,
    output supply1 id_28,
    output supply0 id_29,
    input supply1 id_30
    , id_39,
    input wire id_31,
    input tri id_32,
    input tri1 id_33,
    input supply1 id_34
);
  wire id_40;
  wire id_41;
  module_0(
      id_18, id_7, id_26
  ); id_42(
      .id_0(1),
      .id_1({1{id_12}}),
      .id_2(1 == 1),
      .id_3(id_4),
      .id_4(1),
      .id_5(id_34),
      .id_6(1),
      .id_7(1)
  ); id_43(
      .id_0(), .id_1(1), .id_2(1)
  );
  wire id_44;
endmodule
