$date
	Thu Nov 03 00:48:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Boolean_tb $end
$var wire 1 ! x $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! x $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
x$
x#
x"
x!
$end
#10
0!
b1 %
0"
0#
0$
#20
b10 %
1$
#30
b11 %
1#
0$
#40
b100 %
1$
#50
b101 %
1"
0#
0$
#60
1!
b110 %
1$
#70
b111 %
1#
0$
#80
b1000 %
1$
#180
