
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 434.184 ; gain = 161.750
Command: link_design -top top -part xc7k325tlffg676-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 900.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/76925/Desktop/computer_architecture/exp2/Exp2/code/constraint.xdc]
Finished Parsing XDC File [C:/Users/76925/Desktop/computer_architecture/exp2/Exp2/code/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1053.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1053.336 ; gain = 614.168
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325tl'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1077.371 ; gain = 24.035

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1bb7eacaa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.738 ; gain = 387.367

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 105 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1473d2f8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.482 . Memory (MB): peak = 1803.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ed317588

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.561 . Memory (MB): peak = 1803.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15ea0f8e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 1803.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15ea0f8e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.732 . Memory (MB): peak = 1803.035 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a8082609

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.852 . Memory (MB): peak = 1803.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 27964655e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.878 . Memory (MB): peak = 1803.035 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               5  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1803.035 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b71e622e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.910 . Memory (MB): peak = 1803.035 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1b71e622e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1903.160 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b71e622e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.160 ; gain = 100.125

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b71e622e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1903.160 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1903.160 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b71e622e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1903.160 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1903.160 ; gain = 849.824
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/76925/Desktop/computer_architecture/exp2/Exp2/Exp2.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1903.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/76925/Desktop/computer_architecture/exp2/Exp2/Exp2.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325tl'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1903.160 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a20bff2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1903.160 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 130872287

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cc6cbfb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cc6cbfb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.160 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1cc6cbfb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 179e3f6fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14fec5b18

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14fec5b18

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1cab172f3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 118 LUTNM shape to break, 207 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 20, two critical 98, total 118, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 202 nets or LUTs. Breaked 118 LUTs, combined 84 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1903.160 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          118  |             84  |                   202  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          118  |             84  |                   202  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: d6df6150

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1903.160 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: c6732052

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 1903.160 ; gain = 0.000
Phase 2 Global Placement | Checksum: c6732052

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eb73937f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11aff6169

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1912813e6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10ef6ce97

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12af86346

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 112519431

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: c4c15844

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 8b2d34bf

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: eefeee95

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1903.160 ; gain = 0.000
Phase 3 Detail Placement | Checksum: eefeee95

Time (s): cpu = 00:01:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14d8a80c7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.982 | TNS=-125.700 |
Phase 1 Physical Synthesis Initialization | Checksum: 117fa64db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 1903.160 ; gain = 0.000
INFO: [Place 46-33] Processed net rst_all, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net core/reg_EXE_MEM/ALUO_MEM_reg[26]_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 117fa64db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.858 . Memory (MB): peak = 1903.160 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 14d8a80c7

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 1903.160 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.971. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1047ffc1f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:16 . Memory (MB): peak = 2093.875 ; gain = 190.715

Time (s): cpu = 00:01:37 ; elapsed = 00:01:16 . Memory (MB): peak = 2093.875 ; gain = 190.715
Phase 4.1 Post Commit Optimization | Checksum: 1047ffc1f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:16 . Memory (MB): peak = 2093.875 ; gain = 190.715

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1047ffc1f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:16 . Memory (MB): peak = 2093.875 ; gain = 190.715

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|              16x16|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                8x8|
|___________|___________________|___________________|
|       West|              16x16|              16x16|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1047ffc1f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:16 . Memory (MB): peak = 2093.875 ; gain = 190.715
Phase 4.3 Placer Reporting | Checksum: 1047ffc1f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:16 . Memory (MB): peak = 2093.875 ; gain = 190.715

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2093.875 ; gain = 0.000

Time (s): cpu = 00:01:38 ; elapsed = 00:01:16 . Memory (MB): peak = 2093.875 ; gain = 190.715
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 185d3c97e

Time (s): cpu = 00:01:38 ; elapsed = 00:01:16 . Memory (MB): peak = 2093.875 ; gain = 190.715
Ending Placer Task | Checksum: 175a0774f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:16 . Memory (MB): peak = 2093.875 ; gain = 190.715
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:18 . Memory (MB): peak = 2093.875 ; gain = 190.715
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2093.875 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2093.875 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.799 . Memory (MB): peak = 2096.078 ; gain = 2.203
INFO: [Common 17-1381] The checkpoint 'C:/Users/76925/Desktop/computer_architecture/exp2/Exp2/Exp2.runs/impl_1/top_placed.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325tl'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 91fdb30c ConstDB: 0 ShapeSum: e3a2c443 RouteDB: 0
Post Restoration Checksum: NetGraph: 14e18fa9 | NumContArr: e4d79b9d | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 112c380f3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 112c380f3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 112c380f3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2351.684 ; gain = 246.477
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c6cf111c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 2351.684 ; gain = 246.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.907 | TNS=-92.690| WHS=-1.006 | THS=-947.291|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00357523 %
  Global Horizontal Routing Utilization  = 0.00215377 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7744
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7736
  Number of Partially Routed Nets     = 8
  Number of Node Overlaps             = 10

Phase 2 Router Initialization | Checksum: 27fdb6af3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27fdb6af3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 2351.684 ; gain = 246.477
Phase 3 Initial Routing | Checksum: 1606a1313

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2351.684 ; gain = 246.477
INFO: [Route 35-580] Design has 7 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=========================+
| Launch Setup Clock | Launch Hold Clock | Pin                     |
+====================+===================+=========================+
| clkout2            | clkout2           | vga/ascii_code_reg[4]/D |
| clkout2            | clkout2           | vga/ascii_code_reg[5]/D |
| clkout2            | clkout2           | vga/ascii_code_reg[3]/D |
| clkout2            | clkout2           | vga/ascii_code_reg[2]/D |
| clkout2            | clkout2           | vga/ascii_code_reg[1]/D |
+--------------------+-------------------+-------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9801
 Number of Nodes with overlaps = 4039
 Number of Nodes with overlaps = 2173
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.815 | TNS=-153.497| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 22a8193d0

Time (s): cpu = 00:07:44 ; elapsed = 00:04:25 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9434
 Number of Nodes with overlaps = 3423
 Number of Nodes with overlaps = 1392
 Number of Nodes with overlaps = 755
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.925 | TNS=-162.119| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13d8cbbcb

Time (s): cpu = 00:12:52 ; elapsed = 00:07:15 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 9349
 Number of Nodes with overlaps = 4698
 Number of Nodes with overlaps = 1429
 Number of Nodes with overlaps = 555
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.073 | TNS=-170.366| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1739aed36

Time (s): cpu = 00:22:05 ; elapsed = 00:13:06 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 1145
 Number of Nodes with overlaps = 927
 Number of Nodes with overlaps = 656
 Number of Nodes with overlaps = 515
 Number of Nodes with overlaps = 352
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 125
Phase 4.4 Global Iteration 3 | Checksum: 174f891fe

Time (s): cpu = 00:35:59 ; elapsed = 00:21:03 . Memory (MB): peak = 2351.684 ; gain = 246.477
Phase 4 Rip-up And Reroute | Checksum: 174f891fe

Time (s): cpu = 00:35:59 ; elapsed = 00:21:03 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 150949ad0

Time (s): cpu = 00:36:01 ; elapsed = 00:21:04 . Memory (MB): peak = 2351.684 ; gain = 246.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.073 | TNS=-170.366| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 200cf6eda

Time (s): cpu = 00:36:01 ; elapsed = 00:21:04 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 200cf6eda

Time (s): cpu = 00:36:01 ; elapsed = 00:21:04 . Memory (MB): peak = 2351.684 ; gain = 246.477
Phase 5 Delay and Skew Optimization | Checksum: 200cf6eda

Time (s): cpu = 00:36:01 ; elapsed = 00:21:04 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2375cfb21

Time (s): cpu = 00:36:03 ; elapsed = 00:21:05 . Memory (MB): peak = 2351.684 ; gain = 246.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.073 | TNS=-168.811| WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17e860778

Time (s): cpu = 00:36:03 ; elapsed = 00:21:05 . Memory (MB): peak = 2351.684 ; gain = 246.477
Phase 6 Post Hold Fix | Checksum: 17e860778

Time (s): cpu = 00:36:03 ; elapsed = 00:21:05 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.95117 %
  Global Horizontal Routing Utilization  = 2.00774 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 8x8 Area, Max Cong = 86.7258%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y166 -> INT_R_X47Y173
South Dir 8x8 Area, Max Cong = 85.0507%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y150 -> INT_R_X47Y157
East Dir 4x4 Area, Max Cong = 91.5441%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y162 -> INT_R_X39Y165
   INT_L_X40Y162 -> INT_R_X43Y165
   INT_L_X36Y158 -> INT_R_X39Y161
   INT_L_X40Y158 -> INT_R_X43Y161
   INT_L_X36Y154 -> INT_R_X39Y157
West Dir 8x8 Area, Max Cong = 88.3961%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X48Y158 -> INT_R_X55Y165
   INT_L_X48Y150 -> INT_R_X55Y157

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.75 Sparse Ratio: 0.5625
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.777778 Sparse Ratio: 2.375
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.8 Sparse Ratio: 0.8125

Phase 7 Route finalize | Checksum: 1eff6a1f9

Time (s): cpu = 00:36:03 ; elapsed = 00:21:05 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1eff6a1f9

Time (s): cpu = 00:36:03 ; elapsed = 00:21:05 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e6b3de19

Time (s): cpu = 00:36:04 ; elapsed = 00:21:06 . Memory (MB): peak = 2351.684 ; gain = 246.477

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.073 | TNS=-168.811| WHS=0.004  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e6b3de19

Time (s): cpu = 00:36:05 ; elapsed = 00:21:07 . Memory (MB): peak = 2351.684 ; gain = 246.477
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 109cceefb

Time (s): cpu = 00:36:05 ; elapsed = 00:21:07 . Memory (MB): peak = 2351.684 ; gain = 246.477

Time (s): cpu = 00:36:05 ; elapsed = 00:21:07 . Memory (MB): peak = 2351.684 ; gain = 246.477

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:36:08 ; elapsed = 00:21:08 . Memory (MB): peak = 2351.684 ; gain = 255.605
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/76925/Desktop/computer_architecture/exp2/Exp2/Exp2.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/76925/Desktop/computer_architecture/exp2/Exp2/Exp2.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
108 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.928 . Memory (MB): peak = 2351.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/76925/Desktop/computer_architecture/exp2/Exp2/Exp2.runs/impl_1/top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 17:08:41 2023...
