
*** Running vivado
    with args -log zyNet.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zyNet.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zyNet.tcl -notrace
Command: synth_design -top zyNet -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6860
WARNING: [Synth 8-2507] parameter declaration becomes local in neuron with formal parameter declaration list [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1128.973 ; gain = 18.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zyNet' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/zynet.v:23]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_lite_wrapper' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/axi_lite_wrapper.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/axi_lite_wrapper.v:260]
INFO: [Synth 8-226] default block is never used [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/axi_lite_wrapper.v:389]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_wrapper' (1#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/axi_lite_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'Layer_1' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_1.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 1 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_0.mif - type: string 
	Parameter weightFile bound to: w_1_0.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_0.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'ReLU' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/relu.v:1]
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReLU' (2#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/relu.v:1]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_0.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory' (3#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized0' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_1.mif - type: string 
	Parameter weightFile bound to: w_1_1.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_1.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized0' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_1.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized0' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized0' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized0' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized1' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_2.mif - type: string 
	Parameter weightFile bound to: w_1_2.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_2.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized1' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_2.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized1' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized1' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized1' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized2' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_3.mif - type: string 
	Parameter weightFile bound to: w_1_3.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_3.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized2' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_3.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized2' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized2' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized2' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized3' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_4.mif - type: string 
	Parameter weightFile bound to: w_1_4.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_4.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized3' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_4.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized3' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized3' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized3' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized4' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_5.mif - type: string 
	Parameter weightFile bound to: w_1_5.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_5.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized4' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_5.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized4' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized4' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized4' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized5' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_6.mif - type: string 
	Parameter weightFile bound to: w_1_6.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_6.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized5' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_6.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized5' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized5' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized5' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized6' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_7.mif - type: string 
	Parameter weightFile bound to: w_1_7.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_7.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized6' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_7.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized6' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized6' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized6' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized7' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_8.mif - type: string 
	Parameter weightFile bound to: w_1_8.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_8.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized7' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_8.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized7' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized7' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized7' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized8' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_9.mif - type: string 
	Parameter weightFile bound to: w_1_9.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_9.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized8' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_9.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized8' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized8' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized8' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized9' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_10.mif - type: string 
	Parameter weightFile bound to: w_1_10.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_10.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized9' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_10.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized9' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized9' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized9' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized10' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_11.mif - type: string 
	Parameter weightFile bound to: w_1_11.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_11.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized10' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_11.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized10' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized10' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized10' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized11' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_12.mif - type: string 
	Parameter weightFile bound to: w_1_12.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_12.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized11' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_12.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized11' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized11' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized11' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized12' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_13.mif - type: string 
	Parameter weightFile bound to: w_1_13.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_13.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized12' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_13.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized12' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized12' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized12' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized13' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_14.mif - type: string 
	Parameter weightFile bound to: w_1_14.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_14.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized13' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_14.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized13' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized13' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized13' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized14' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_15.mif - type: string 
	Parameter weightFile bound to: w_1_15.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_15.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized14' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_15.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized14' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized14' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized14' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized15' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_16.mif - type: string 
	Parameter weightFile bound to: w_1_16.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_16.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized15' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_16.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized15' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized15' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized15' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized16' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_17.mif - type: string 
	Parameter weightFile bound to: w_1_17.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_17.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized16' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_17.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized16' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized16' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized16' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized17' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_18.mif - type: string 
	Parameter weightFile bound to: w_1_18.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_18.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized17' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_18.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized17' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized17' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized17' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized18' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_19.mif - type: string 
	Parameter weightFile bound to: w_1_19.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_19.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized18' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_19.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized18' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized18' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized18' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized19' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_20.mif - type: string 
	Parameter weightFile bound to: w_1_20.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_20.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized19' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_20.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_20.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized19' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized19' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized19' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized20' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_21.mif - type: string 
	Parameter weightFile bound to: w_1_21.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_21.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized20' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_21.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_21.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized20' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized20' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized20' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized21' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_22.mif - type: string 
	Parameter weightFile bound to: w_1_22.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_22.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized21' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_22.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_22.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized21' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized21' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized21' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized22' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_23.mif - type: string 
	Parameter weightFile bound to: w_1_23.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_23.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized22' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_23.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_23.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized22' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized22' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized22' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized23' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_24.mif - type: string 
	Parameter weightFile bound to: w_1_24.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_24.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized23' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_24.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_24.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized23' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized23' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized23' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized24' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_25.mif - type: string 
	Parameter weightFile bound to: w_1_25.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_25.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized24' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_25.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_25.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized24' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized24' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized24' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized25' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_26.mif - type: string 
	Parameter weightFile bound to: w_1_26.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_26.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized25' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_26.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_26.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized25' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized25' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized25' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized26' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_27.mif - type: string 
	Parameter weightFile bound to: w_1_27.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_27.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized26' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_27.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_27.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized26' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized26' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized26' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized27' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_28.mif - type: string 
	Parameter weightFile bound to: w_1_28.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_28.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized27' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_28.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_28.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized27' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized27' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized27' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized28' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_1_29.mif - type: string 
	Parameter weightFile bound to: w_1_29.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_29.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized28' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_29.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_29.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized28' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized28' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized28' (4#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Layer_1' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Layer_2' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Layer_2.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 2 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized29' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_0.mif - type: string 
	Parameter weightFile bound to: w_2_0.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_0.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized29' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_0.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized29' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized29' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized29' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized30' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_1.mif - type: string 
	Parameter weightFile bound to: w_2_1.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_1.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized30' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_1.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized30' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized30' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized30' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized31' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_2.mif - type: string 
	Parameter weightFile bound to: w_2_2.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_2.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized31' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_2.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized31' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized31' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized31' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized32' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_3.mif - type: string 
	Parameter weightFile bound to: w_2_3.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_3.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized32' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_3.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized32' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized32' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized32' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized33' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_4.mif - type: string 
	Parameter weightFile bound to: w_2_4.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_4.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized33' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_4.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized33' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized33' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized33' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized34' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_5.mif - type: string 
	Parameter weightFile bound to: w_2_5.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_5.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized34' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_5.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized34' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized34' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized34' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized35' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_6.mif - type: string 
	Parameter weightFile bound to: w_2_6.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_6.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized35' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_6.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized35' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized35' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized35' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized36' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_7.mif - type: string 
	Parameter weightFile bound to: w_2_7.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_7.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized36' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_7.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized36' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized36' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized36' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized37' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_8.mif - type: string 
	Parameter weightFile bound to: w_2_8.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_8.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized37' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_8.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized37' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized37' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized37' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized38' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_9.mif - type: string 
	Parameter weightFile bound to: w_2_9.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_9.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized38' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_9.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized38' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized38' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized38' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized39' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_10.mif - type: string 
	Parameter weightFile bound to: w_2_10.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_10.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized39' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_10.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized39' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized39' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized39' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized40' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_11.mif - type: string 
	Parameter weightFile bound to: w_2_11.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_11.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized40' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_11.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized40' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized40' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized40' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized41' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_12.mif - type: string 
	Parameter weightFile bound to: w_2_12.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_12.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized41' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_12.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized41' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized41' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized41' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized42' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_13.mif - type: string 
	Parameter weightFile bound to: w_2_13.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_13.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized42' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_13.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized42' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized42' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized42' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized43' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_14.mif - type: string 
	Parameter weightFile bound to: w_2_14.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_14.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized43' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_14.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized43' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized43' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized43' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized44' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_15.mif - type: string 
	Parameter weightFile bound to: w_2_15.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_15.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized44' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_15.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized44' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized44' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized44' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized45' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_16.mif - type: string 
	Parameter weightFile bound to: w_2_16.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_16.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized45' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_16.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized45' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized45' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized45' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized46' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_17.mif - type: string 
	Parameter weightFile bound to: w_2_17.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_17.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_17.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized46' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized46' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized46' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_18.mif - type: string 
	Parameter weightFile bound to: w_2_18.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_18.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_18.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized47' (5#1) [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized47' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_19.mif - type: string 
	Parameter weightFile bound to: w_2_19.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_19.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_19.mif' is read successfully [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized48' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_20.mif - type: string 
	Parameter weightFile bound to: w_2_20.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_20.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized49' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_21.mif - type: string 
	Parameter weightFile bound to: w_2_21.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_21.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized50' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_22.mif - type: string 
	Parameter weightFile bound to: w_2_22.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_22.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized51' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_23.mif - type: string 
	Parameter weightFile bound to: w_2_23.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_23.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized52' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_24.mif - type: string 
	Parameter weightFile bound to: w_2_24.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_24.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized53' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_25.mif - type: string 
	Parameter weightFile bound to: w_2_25.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_25.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized54' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_26.mif - type: string 
	Parameter weightFile bound to: w_2_26.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_26.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized55' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_27.mif - type: string 
	Parameter weightFile bound to: w_2_27.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_27.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized56' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_28.mif - type: string 
	Parameter weightFile bound to: w_2_28.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_28.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized57' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_2_29.mif - type: string 
	Parameter weightFile bound to: w_2_29.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_29.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized58' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-689] width (480) of port connection 'x_in' does not match port width (16) of module 'Layer_2' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/zynet.v:196]
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 3 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_0.mif - type: string 
	Parameter weightFile bound to: w_3_0.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_0.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized59' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_1.mif - type: string 
	Parameter weightFile bound to: w_3_1.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_1.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized60' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_2.mif - type: string 
	Parameter weightFile bound to: w_3_2.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_2.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized61' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_3.mif - type: string 
	Parameter weightFile bound to: w_3_3.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_3.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized62' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_4.mif - type: string 
	Parameter weightFile bound to: w_3_4.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_4.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized63' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_5.mif - type: string 
	Parameter weightFile bound to: w_3_5.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_5.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized64' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_6.mif - type: string 
	Parameter weightFile bound to: w_3_6.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_6.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized65' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_7.mif - type: string 
	Parameter weightFile bound to: w_3_7.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_7.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized66' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_8.mif - type: string 
	Parameter weightFile bound to: w_3_8.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_8.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized67' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_3_9.mif - type: string 
	Parameter weightFile bound to: w_3_9.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_9.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized68' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-689] width (480) of port connection 'x_in' does not match port width (16) of module 'Layer_3' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/zynet.v:256]
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 4 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_0.mif - type: string 
	Parameter weightFile bound to: w_4_0.mif - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_0.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized69' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_1.mif - type: string 
	Parameter weightFile bound to: w_4_1.mif - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_1.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized70' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_2.mif - type: string 
	Parameter weightFile bound to: w_4_2.mif - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_2.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized71' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_3.mif - type: string 
	Parameter weightFile bound to: w_4_3.mif - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_3.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized72' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_4.mif - type: string 
	Parameter weightFile bound to: w_4_4.mif - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_4.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized73' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_5.mif - type: string 
	Parameter weightFile bound to: w_4_5.mif - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_5.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized74' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_6.mif - type: string 
	Parameter weightFile bound to: w_4_6.mif - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_6.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized75' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_7.mif - type: string 
	Parameter weightFile bound to: w_4_7.mif - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_7.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized76' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_8.mif - type: string 
	Parameter weightFile bound to: w_4_8.mif - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_8.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized77' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 4 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 5 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: relu - type: string 
	Parameter biasFile bound to: b_4_9.mif - type: string 
	Parameter weightFile bound to: w_4_9.mif - type: string 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter numWeight bound to: 10 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 4 - type: integer 
	Parameter addressWidth bound to: 4 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_4_9.mif - type: string 
WARNING: [Synth 8-689] width (5) of port connection 'radd' does not match port width (4) of module 'Weight_Memory__parameterized78' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-689] width (160) of port connection 'x_in' does not match port width (16) of module 'Layer_4' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/zynet.v:316]
	Parameter numInput bound to: 10 - type: integer 
	Parameter inputWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (10) of port connection 'i_valid' does not match port width (1) of module 'maxFinder' [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/src/fpga/rtl/zynet.v:378]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.262 ; gain = 180.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1291.262 ; gain = 180.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1291.262 ; gain = 180.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1291.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.srcs/constrs_2/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.srcs/constrs_2/new/Constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.srcs/constrs_2/new/Constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.srcs/constrs_2/new/Constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1436.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1436.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1436.352 ; gain = 325.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1436.352 ; gain = 325.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1436.352 ; gain = 325.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1436.352 ; gain = 325.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 81    
	   2 Input   11 Bit       Adders := 30    
	   2 Input   10 Bit       Adders := 30    
	   2 Input    6 Bit       Adders := 40    
	   2 Input    5 Bit       Adders := 50    
	   2 Input    4 Bit       Adders := 10    
+---Registers : 
	              480 Bit    Registers := 2     
	              160 Bit    Registers := 3     
	               32 Bit    Registers := 170   
	               16 Bit    Registers := 331   
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 30    
	               12 Bit    Registers := 21    
	               11 Bit    Registers := 31    
	               10 Bit    Registers := 39    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 40    
	                5 Bit    Registers := 52    
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 576   
+---ROMs : 
	                    ROMs := 30    
+---Muxes : 
	   2 Input  480 Bit        Muxes := 2     
	   2 Input  160 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 81    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 401   
	   2 Input   16 Bit        Muxes := 81    
	  11 Input   16 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 105   
	   6 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_10/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/comboAdd is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/comboAdd.
DSP Report: Generating DSP n_11/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/comboAdd is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/comboAdd.
DSP Report: Generating DSP n_12/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/comboAdd is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/comboAdd.
DSP Report: Generating DSP n_13/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/comboAdd is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/comboAdd.
DSP Report: Generating DSP n_14/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/comboAdd is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/comboAdd.
DSP Report: Generating DSP n_15/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/comboAdd is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/comboAdd.
DSP Report: Generating DSP n_16/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/comboAdd is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/comboAdd.
DSP Report: Generating DSP n_17/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/comboAdd is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/comboAdd.
DSP Report: Generating DSP n_18/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/comboAdd is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/comboAdd.
DSP Report: Generating DSP n_19/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/comboAdd is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/comboAdd.
DSP Report: Generating DSP n_20/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_20/WM/wout_reg is absorbed into DSP n_20/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_20/comboAdd.
DSP Report: register n_20/mul_reg is absorbed into DSP n_20/comboAdd.
DSP Report: operator n_20/comboAdd is absorbed into DSP n_20/comboAdd.
DSP Report: operator n_20/mul0 is absorbed into DSP n_20/comboAdd.
DSP Report: Generating DSP n_21/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_21/WM/wout_reg is absorbed into DSP n_21/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_21/comboAdd.
DSP Report: register n_21/mul_reg is absorbed into DSP n_21/comboAdd.
DSP Report: operator n_21/comboAdd is absorbed into DSP n_21/comboAdd.
DSP Report: operator n_21/mul0 is absorbed into DSP n_21/comboAdd.
DSP Report: Generating DSP n_22/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_22/WM/wout_reg is absorbed into DSP n_22/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_22/comboAdd.
DSP Report: register n_22/mul_reg is absorbed into DSP n_22/comboAdd.
DSP Report: operator n_22/comboAdd is absorbed into DSP n_22/comboAdd.
DSP Report: operator n_22/mul0 is absorbed into DSP n_22/comboAdd.
DSP Report: Generating DSP n_23/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_23/WM/wout_reg is absorbed into DSP n_23/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_23/comboAdd.
DSP Report: register n_23/mul_reg is absorbed into DSP n_23/comboAdd.
DSP Report: operator n_23/comboAdd is absorbed into DSP n_23/comboAdd.
DSP Report: operator n_23/mul0 is absorbed into DSP n_23/comboAdd.
DSP Report: Generating DSP n_24/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_24/WM/wout_reg is absorbed into DSP n_24/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_24/comboAdd.
DSP Report: register n_24/mul_reg is absorbed into DSP n_24/comboAdd.
DSP Report: operator n_24/comboAdd is absorbed into DSP n_24/comboAdd.
DSP Report: operator n_24/mul0 is absorbed into DSP n_24/comboAdd.
DSP Report: Generating DSP n_25/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_25/WM/wout_reg is absorbed into DSP n_25/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_25/comboAdd.
DSP Report: register n_25/mul_reg is absorbed into DSP n_25/comboAdd.
DSP Report: operator n_25/comboAdd is absorbed into DSP n_25/comboAdd.
DSP Report: operator n_25/mul0 is absorbed into DSP n_25/comboAdd.
DSP Report: Generating DSP n_26/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_26/WM/wout_reg is absorbed into DSP n_26/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_26/comboAdd.
DSP Report: register n_26/mul_reg is absorbed into DSP n_26/comboAdd.
DSP Report: operator n_26/comboAdd is absorbed into DSP n_26/comboAdd.
DSP Report: operator n_26/mul0 is absorbed into DSP n_26/comboAdd.
DSP Report: Generating DSP n_27/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_27/WM/wout_reg is absorbed into DSP n_27/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_27/comboAdd.
DSP Report: register n_27/mul_reg is absorbed into DSP n_27/comboAdd.
DSP Report: operator n_27/comboAdd is absorbed into DSP n_27/comboAdd.
DSP Report: operator n_27/mul0 is absorbed into DSP n_27/comboAdd.
DSP Report: Generating DSP n_28/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_28/WM/wout_reg is absorbed into DSP n_28/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_28/comboAdd.
DSP Report: register n_28/mul_reg is absorbed into DSP n_28/comboAdd.
DSP Report: operator n_28/comboAdd is absorbed into DSP n_28/comboAdd.
DSP Report: operator n_28/mul0 is absorbed into DSP n_28/comboAdd.
DSP Report: Generating DSP n_29/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_29/WM/wout_reg is absorbed into DSP n_29/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_29/comboAdd.
DSP Report: register n_29/mul_reg is absorbed into DSP n_29/comboAdd.
DSP Report: operator n_29/comboAdd is absorbed into DSP n_29/comboAdd.
DSP Report: operator n_29/mul0 is absorbed into DSP n_29/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
DSP Report: Generating DSP n_10/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/mul_reg.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/mul_reg.
DSP Report: Generating DSP n_11/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/mul_reg.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/mul_reg.
DSP Report: Generating DSP n_12/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/mul_reg.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/mul_reg.
DSP Report: Generating DSP n_13/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/mul_reg.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/mul_reg.
DSP Report: Generating DSP n_14/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/mul_reg.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/mul_reg.
DSP Report: Generating DSP n_15/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/mul_reg.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/mul_reg.
DSP Report: Generating DSP n_16/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/mul_reg.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/mul_reg.
DSP Report: Generating DSP n_17/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/mul_reg.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/mul_reg.
DSP Report: Generating DSP n_18/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/mul_reg.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/mul_reg.
DSP Report: Generating DSP n_19/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/mul_reg.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/mul_reg.
DSP Report: Generating DSP n_20/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_20/WM/wout_reg is absorbed into DSP n_20/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_20/mul_reg.
DSP Report: register n_20/mul_reg is absorbed into DSP n_20/mul_reg.
DSP Report: operator n_20/mul0 is absorbed into DSP n_20/mul_reg.
DSP Report: Generating DSP n_21/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_21/WM/wout_reg is absorbed into DSP n_21/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_21/mul_reg.
DSP Report: register n_21/mul_reg is absorbed into DSP n_21/mul_reg.
DSP Report: operator n_21/mul0 is absorbed into DSP n_21/mul_reg.
DSP Report: Generating DSP n_22/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_22/WM/wout_reg is absorbed into DSP n_22/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_22/mul_reg.
DSP Report: register n_22/mul_reg is absorbed into DSP n_22/mul_reg.
DSP Report: operator n_22/mul0 is absorbed into DSP n_22/mul_reg.
DSP Report: Generating DSP n_23/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_23/WM/wout_reg is absorbed into DSP n_23/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_23/mul_reg.
DSP Report: register n_23/mul_reg is absorbed into DSP n_23/mul_reg.
DSP Report: operator n_23/mul0 is absorbed into DSP n_23/mul_reg.
DSP Report: Generating DSP n_24/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_24/WM/wout_reg is absorbed into DSP n_24/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_24/mul_reg.
DSP Report: register n_24/mul_reg is absorbed into DSP n_24/mul_reg.
DSP Report: operator n_24/mul0 is absorbed into DSP n_24/mul_reg.
DSP Report: Generating DSP n_25/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_25/WM/wout_reg is absorbed into DSP n_25/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_25/mul_reg.
DSP Report: register n_25/mul_reg is absorbed into DSP n_25/mul_reg.
DSP Report: operator n_25/mul0 is absorbed into DSP n_25/mul_reg.
DSP Report: Generating DSP n_26/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_26/WM/wout_reg is absorbed into DSP n_26/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_26/mul_reg.
DSP Report: register n_26/mul_reg is absorbed into DSP n_26/mul_reg.
DSP Report: operator n_26/mul0 is absorbed into DSP n_26/mul_reg.
DSP Report: Generating DSP n_27/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_27/WM/wout_reg is absorbed into DSP n_27/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_27/mul_reg.
DSP Report: register n_27/mul_reg is absorbed into DSP n_27/mul_reg.
DSP Report: operator n_27/mul0 is absorbed into DSP n_27/mul_reg.
DSP Report: Generating DSP n_28/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_28/WM/wout_reg is absorbed into DSP n_28/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_28/mul_reg.
DSP Report: register n_28/mul_reg is absorbed into DSP n_28/mul_reg.
DSP Report: operator n_28/mul0 is absorbed into DSP n_28/mul_reg.
DSP Report: Generating DSP n_29/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_29/WM/wout_reg is absorbed into DSP n_29/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_29/mul_reg.
DSP Report: register n_29/mul_reg is absorbed into DSP n_29/mul_reg.
DSP Report: operator n_29/mul0 is absorbed into DSP n_29/mul_reg.
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B)'.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_10/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/comboAdd is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/comboAdd.
DSP Report: Generating DSP n_11/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/comboAdd is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/comboAdd.
DSP Report: Generating DSP n_12/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/comboAdd is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/comboAdd.
DSP Report: Generating DSP n_13/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/comboAdd is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/comboAdd.
DSP Report: Generating DSP n_14/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/comboAdd is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/comboAdd.
DSP Report: Generating DSP n_15/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/comboAdd is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/comboAdd.
DSP Report: Generating DSP n_16/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/comboAdd is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/comboAdd.
DSP Report: Generating DSP n_17/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/comboAdd is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/comboAdd.
DSP Report: Generating DSP n_18/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/comboAdd is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/comboAdd.
DSP Report: Generating DSP n_19/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/comboAdd is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/comboAdd.
DSP Report: Generating DSP n_20/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_20/WM/wout_reg is absorbed into DSP n_20/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_20/comboAdd.
DSP Report: register n_20/mul_reg is absorbed into DSP n_20/comboAdd.
DSP Report: operator n_20/comboAdd is absorbed into DSP n_20/comboAdd.
DSP Report: operator n_20/mul0 is absorbed into DSP n_20/comboAdd.
DSP Report: Generating DSP n_21/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_21/WM/wout_reg is absorbed into DSP n_21/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_21/comboAdd.
DSP Report: register n_21/mul_reg is absorbed into DSP n_21/comboAdd.
DSP Report: operator n_21/comboAdd is absorbed into DSP n_21/comboAdd.
DSP Report: operator n_21/mul0 is absorbed into DSP n_21/comboAdd.
DSP Report: Generating DSP n_22/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_22/WM/wout_reg is absorbed into DSP n_22/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_22/comboAdd.
DSP Report: register n_22/mul_reg is absorbed into DSP n_22/comboAdd.
DSP Report: operator n_22/comboAdd is absorbed into DSP n_22/comboAdd.
DSP Report: operator n_22/mul0 is absorbed into DSP n_22/comboAdd.
DSP Report: Generating DSP n_23/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_23/WM/wout_reg is absorbed into DSP n_23/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_23/comboAdd.
DSP Report: register n_23/mul_reg is absorbed into DSP n_23/comboAdd.
DSP Report: operator n_23/comboAdd is absorbed into DSP n_23/comboAdd.
DSP Report: operator n_23/mul0 is absorbed into DSP n_23/comboAdd.
DSP Report: Generating DSP n_24/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_24/WM/wout_reg is absorbed into DSP n_24/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_24/comboAdd.
DSP Report: register n_24/mul_reg is absorbed into DSP n_24/comboAdd.
DSP Report: operator n_24/comboAdd is absorbed into DSP n_24/comboAdd.
DSP Report: operator n_24/mul0 is absorbed into DSP n_24/comboAdd.
DSP Report: Generating DSP n_25/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_25/WM/wout_reg is absorbed into DSP n_25/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_25/comboAdd.
DSP Report: register n_25/mul_reg is absorbed into DSP n_25/comboAdd.
DSP Report: operator n_25/comboAdd is absorbed into DSP n_25/comboAdd.
DSP Report: operator n_25/mul0 is absorbed into DSP n_25/comboAdd.
DSP Report: Generating DSP n_26/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_26/WM/wout_reg is absorbed into DSP n_26/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_26/comboAdd.
DSP Report: register n_26/mul_reg is absorbed into DSP n_26/comboAdd.
DSP Report: operator n_26/comboAdd is absorbed into DSP n_26/comboAdd.
DSP Report: operator n_26/mul0 is absorbed into DSP n_26/comboAdd.
DSP Report: Generating DSP n_27/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_27/WM/wout_reg is absorbed into DSP n_27/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_27/comboAdd.
DSP Report: register n_27/mul_reg is absorbed into DSP n_27/comboAdd.
DSP Report: operator n_27/comboAdd is absorbed into DSP n_27/comboAdd.
DSP Report: operator n_27/mul0 is absorbed into DSP n_27/comboAdd.
DSP Report: Generating DSP n_28/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_28/WM/wout_reg is absorbed into DSP n_28/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_28/comboAdd.
DSP Report: register n_28/mul_reg is absorbed into DSP n_28/comboAdd.
DSP Report: operator n_28/comboAdd is absorbed into DSP n_28/comboAdd.
DSP Report: operator n_28/mul0 is absorbed into DSP n_28/comboAdd.
DSP Report: Generating DSP n_29/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_29/WM/wout_reg is absorbed into DSP n_29/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_29/comboAdd.
DSP Report: register n_29/mul_reg is absorbed into DSP n_29/comboAdd.
DSP Report: operator n_29/comboAdd is absorbed into DSP n_29/comboAdd.
DSP Report: operator n_29/mul0 is absorbed into DSP n_29/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
DSP Report: Generating DSP n_10/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/mul_reg.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/mul_reg.
DSP Report: Generating DSP n_11/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/mul_reg.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/mul_reg.
DSP Report: Generating DSP n_12/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/mul_reg.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/mul_reg.
DSP Report: Generating DSP n_13/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/mul_reg.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/mul_reg.
DSP Report: Generating DSP n_14/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/mul_reg.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/mul_reg.
DSP Report: Generating DSP n_15/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/mul_reg.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/mul_reg.
DSP Report: Generating DSP n_16/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/mul_reg.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/mul_reg.
DSP Report: Generating DSP n_17/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/mul_reg.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/mul_reg.
DSP Report: Generating DSP n_18/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/mul_reg.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/mul_reg.
DSP Report: Generating DSP n_19/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/mul_reg.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/mul_reg.
DSP Report: Generating DSP n_20/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_20/WM/wout_reg is absorbed into DSP n_20/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_20/mul_reg.
DSP Report: register n_20/mul_reg is absorbed into DSP n_20/mul_reg.
DSP Report: operator n_20/mul0 is absorbed into DSP n_20/mul_reg.
DSP Report: Generating DSP n_21/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_21/WM/wout_reg is absorbed into DSP n_21/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_21/mul_reg.
DSP Report: register n_21/mul_reg is absorbed into DSP n_21/mul_reg.
DSP Report: operator n_21/mul0 is absorbed into DSP n_21/mul_reg.
DSP Report: Generating DSP n_22/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_22/WM/wout_reg is absorbed into DSP n_22/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_22/mul_reg.
DSP Report: register n_22/mul_reg is absorbed into DSP n_22/mul_reg.
DSP Report: operator n_22/mul0 is absorbed into DSP n_22/mul_reg.
DSP Report: Generating DSP n_23/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_23/WM/wout_reg is absorbed into DSP n_23/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_23/mul_reg.
DSP Report: register n_23/mul_reg is absorbed into DSP n_23/mul_reg.
DSP Report: operator n_23/mul0 is absorbed into DSP n_23/mul_reg.
DSP Report: Generating DSP n_24/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_24/WM/wout_reg is absorbed into DSP n_24/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_24/mul_reg.
DSP Report: register n_24/mul_reg is absorbed into DSP n_24/mul_reg.
DSP Report: operator n_24/mul0 is absorbed into DSP n_24/mul_reg.
DSP Report: Generating DSP n_25/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_25/WM/wout_reg is absorbed into DSP n_25/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_25/mul_reg.
DSP Report: register n_25/mul_reg is absorbed into DSP n_25/mul_reg.
DSP Report: operator n_25/mul0 is absorbed into DSP n_25/mul_reg.
DSP Report: Generating DSP n_26/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_26/WM/wout_reg is absorbed into DSP n_26/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_26/mul_reg.
DSP Report: register n_26/mul_reg is absorbed into DSP n_26/mul_reg.
DSP Report: operator n_26/mul0 is absorbed into DSP n_26/mul_reg.
DSP Report: Generating DSP n_27/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_27/WM/wout_reg is absorbed into DSP n_27/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_27/mul_reg.
DSP Report: register n_27/mul_reg is absorbed into DSP n_27/mul_reg.
DSP Report: operator n_27/mul0 is absorbed into DSP n_27/mul_reg.
DSP Report: Generating DSP n_28/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_28/WM/wout_reg is absorbed into DSP n_28/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_28/mul_reg.
DSP Report: register n_28/mul_reg is absorbed into DSP n_28/mul_reg.
DSP Report: operator n_28/mul0 is absorbed into DSP n_28/mul_reg.
DSP Report: Generating DSP n_29/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_29/WM/wout_reg is absorbed into DSP n_29/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_29/mul_reg.
DSP Report: register n_29/mul_reg is absorbed into DSP n_29/mul_reg.
DSP Report: operator n_29/mul0 is absorbed into DSP n_29/mul_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 1436.352 ; gain = 325.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+---------------------+---------------+----------------+
|Module Name   | RTL Object          | Depth x Width | Implemented As | 
+--------------+---------------------+---------------+----------------+
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x12         | LUT            | 
|Weight_Memory | p_0_out             | 32x10         | LUT            | 
|Weight_Memory | p_0_out             | 32x10         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x12         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x12         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x10         | LUT            | 
|Weight_Memory | p_0_out             | 32x10         | LUT            | 
|Weight_Memory | p_0_out             | 32x12         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x12         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x9          | LUT            | 
|Weight_Memory | p_0_out             | 32x10         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x12         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x12         | LUT            | 
|Weight_Memory | p_0_out             | 32x12         | LUT            | 
|Weight_Memory | p_0_out             | 32x12         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x10         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x10         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x10         | LUT            | 
|Weight_Memory | p_0_out             | 32x13         | LUT            | 
|Weight_Memory | p_0_out             | 32x14         | LUT            | 
|Weight_Memory | p_0_out             | 32x11         | LUT            | 
|Weight_Memory | p_0_out             | 32x10         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x12         | LUT            | 
|Layer_2       | p_0_out             | 32x10         | LUT            | 
|Layer_2       | p_0_out             | 32x10         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x12         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x12         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x10         | LUT            | 
|Layer_2       | p_0_out             | 32x10         | LUT            | 
|Layer_2       | p_0_out             | 32x12         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x12         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x9          | LUT            | 
|Layer_2       | p_0_out             | 32x10         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x12         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x12         | LUT            | 
|Layer_2       | p_0_out             | 32x12         | LUT            | 
|Layer_2       | p_0_out             | 32x12         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_2       | p_0_out             | 32x13         | LUT            | 
|Layer_3       | p_0_out             | 32x13         | LUT            | 
|Layer_3       | p_0_out             | 32x10         | LUT            | 
|Layer_3       | p_0_out             | 32x13         | LUT            | 
|Layer_3       | p_0_out             | 32x10         | LUT            | 
|Layer_3       | p_0_out             | 32x13         | LUT            | 
|Layer_3       | p_0_out             | 32x10         | LUT            | 
|Layer_3       | p_0_out             | 32x13         | LUT            | 
|Layer_3       | p_0_out             | 32x14         | LUT            | 
|Layer_3       | p_0_out             | 32x11         | LUT            | 
|Layer_3       | p_0_out             | 32x10         | LUT            | 
|Layer_1       | n_0/r_addr_reg_rep  | 1024x8        | Block RAM      | 
|Layer_1       | n_1/r_addr_reg_rep  | 1024x12       | Block RAM      | 
|Layer_1       | n_2/r_addr_reg_rep  | 1024x12       | Block RAM      | 
|Layer_1       | n_3/r_addr_reg_rep  | 1024x8        | Block RAM      | 
|Layer_1       | n_4/r_addr_reg_rep  | 1024x8        | Block RAM      | 
|Layer_1       | n_5/r_addr_reg_rep  | 1024x13       | Block RAM      | 
|Layer_1       | n_6/r_addr_reg_rep  | 1024x12       | Block RAM      | 
|Layer_1       | n_7/r_addr_reg_rep  | 1024x12       | Block RAM      | 
|Layer_1       | n_8/r_addr_reg_rep  | 1024x13       | Block RAM      | 
|Layer_1       | n_9/r_addr_reg_rep  | 1024x12       | Block RAM      | 
|Layer_1       | n_10/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_11/r_addr_reg_rep | 1024x12       | Block RAM      | 
|Layer_1       | n_12/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_13/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_14/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_15/r_addr_reg_rep | 1024x12       | Block RAM      | 
|Layer_1       | n_16/r_addr_reg_rep | 1024x12       | Block RAM      | 
|Layer_1       | n_17/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_18/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_19/r_addr_reg_rep | 1024x12       | Block RAM      | 
|Layer_1       | n_20/r_addr_reg_rep | 1024x12       | Block RAM      | 
|Layer_1       | n_21/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_22/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_23/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_24/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_25/r_addr_reg_rep | 1024x12       | Block RAM      | 
|Layer_1       | n_26/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_27/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_28/r_addr_reg_rep | 1024x12       | Block RAM      | 
|Layer_1       | n_29/r_addr_reg_rep | 1024x8        | Block RAM      | 
+--------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 9      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 9      | -      | -      | 25     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 11     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 10     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 11     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | C+(A2*B)'   | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|neuron      | (A2*B)'     | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 12     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 8      | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 12     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 1445.387 ; gain = 334.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 1445.387 ; gain = 334.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance l1/n_0/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_1/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_2/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_3/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_4/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_5/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_6/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_7/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_8/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_9/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_10/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_11/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_12/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_13/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_14/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_15/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_16/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_17/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_18/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_19/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_20/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_21/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_22/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_23/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_24/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_25/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_26/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_27/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_28/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance l1/n_29/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1505.906 ; gain = 395.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 1516.809 ; gain = 406.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 1516.809 ; gain = 406.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1516.809 ; gain = 406.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1516.809 ; gain = 406.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1516.848 ; gain = 406.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1516.848 ; gain = 406.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   344|
|3     |DSP48E1  |   160|
|9     |LUT1     |   638|
|10    |LUT2     |  1632|
|11    |LUT3     |  1851|
|12    |LUT4     |   392|
|13    |LUT5     |   946|
|14    |LUT6     |  2908|
|15    |MUXF7    |    32|
|16    |RAMB18E1 |    30|
|46    |FDRE     |  5254|
|47    |FDSE     |  1202|
|48    |IBUF     |    62|
|49    |OBUF     |    43|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1516.848 ; gain = 406.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:02:03 . Memory (MB): peak = 1516.848 ; gain = 260.973
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1516.848 ; gain = 406.062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1528.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1534.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
349 Infos, 86 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:29 . Memory (MB): peak = 1534.461 ; gain = 423.676
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Final_Year_Prject/Codes/8th Sem/Seies/Tut-5/myProject1/myProject1.runs/synth_1/zyNet.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zyNet_utilization_synth.rpt -pb zyNet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 14:14:39 2022...
