

================================================================
== Vitis HLS Report for 'Layer_norm_Pipeline_l_j6'
================================================================
* Date:           Mon Sep  4 09:42:19 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3103|     3103|  31.030 us|  31.030 us|  3103|  3103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j6    |     3101|     3101|        34|          4|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 4, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v127 = alloca i32 1"   --->   Operation 37 'alloca' 'v127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v131 = alloca i32 1"   --->   Operation 38 'alloca' 'v131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j6 = alloca i32 1"   --->   Operation 39 'alloca' 'j6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sub_ln230_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln230"   --->   Operation 40 'read' 'sub_ln230_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln227_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln227"   --->   Operation 41 'read' 'zext_ln227_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mean_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean_load"   --->   Operation 42 'read' 'mean_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mean2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean2_load"   --->   Operation 43 'read' 'mean2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln227_cast = zext i4 %zext_ln227_read"   --->   Operation 44 'zext' 'zext_ln227_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j6"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %mean2_load_read, i32 %v131"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %mean_load_read, i32 %v127"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j6_1 = load i10 %j6" [bert_layer.cpp:228]   --->   Operation 49 'load' 'j6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln228 = icmp_eq  i10 %j6_1, i10 768" [bert_layer.cpp:228]   --->   Operation 50 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln228 = add i10 %j6_1, i10 1" [bert_layer.cpp:228]   --->   Operation 51 'add' 'add_ln228' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %icmp_ln228, void %for.inc35.split, void %for.inc57.exitStub" [bert_layer.cpp:228]   --->   Operation 52 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i10 %j6_1" [bert_layer.cpp:230]   --->   Operation 53 'zext' 'zext_ln230' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.81ns)   --->   "%add_ln230 = add i14 %sub_ln230_read, i14 %zext_ln230" [bert_layer.cpp:230]   --->   Operation 54 'add' 'add_ln230' <Predicate = (!icmp_ln228)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln230_1 = zext i14 %add_ln230" [bert_layer.cpp:230]   --->   Operation 55 'zext' 'zext_ln230_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v115_addr = getelementptr i32 %v115, i64 0, i64 %zext_ln230_1" [bert_layer.cpp:230]   --->   Operation 56 'getelementptr' 'v115_addr' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%v126 = load i14 %v115_addr" [bert_layer.cpp:230]   --->   Operation 57 'load' 'v126' <Predicate = (!icmp_ln228)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 58 [1/1] (1.77ns)   --->   "%icmp_ln228_1 = icmp_eq  i10 %add_ln228, i10 768" [bert_layer.cpp:228]   --->   Operation 58 'icmp' 'icmp_ln228_1' <Predicate = (!icmp_ln228)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %icmp_ln228_1, void %ifFalse, void %ifTrue" [bert_layer.cpp:228]   --->   Operation 59 'br' 'br_ln228' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln228 = store i10 %add_ln228, i10 %j6" [bert_layer.cpp:228]   --->   Operation 60 'store' 'store_ln228' <Predicate = (!icmp_ln228)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%v126 = load i14 %v115_addr" [bert_layer.cpp:230]   --->   Operation 61 'load' 'v126' <Predicate = (!icmp_ln228)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%v127_load = load i32 %v127" [bert_layer.cpp:232]   --->   Operation 62 'load' 'v127_load' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 63 [5/5] (7.25ns)   --->   "%v128 = fadd i32 %v127_load, i32 %v126" [bert_layer.cpp:232]   --->   Operation 63 'fadd' 'v128' <Predicate = (!icmp_ln228)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [4/4] (5.70ns)   --->   "%v130 = fmul i32 %v126, i32 %v126" [bert_layer.cpp:235]   --->   Operation 64 'fmul' 'v130' <Predicate = (!icmp_ln228)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 65 [4/5] (7.25ns)   --->   "%v128 = fadd i32 %v127_load, i32 %v126" [bert_layer.cpp:232]   --->   Operation 65 'fadd' 'v128' <Predicate = (!icmp_ln228)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [3/4] (5.70ns)   --->   "%v130 = fmul i32 %v126, i32 %v126" [bert_layer.cpp:235]   --->   Operation 66 'fmul' 'v130' <Predicate = (!icmp_ln228)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 67 [3/5] (7.25ns)   --->   "%v128 = fadd i32 %v127_load, i32 %v126" [bert_layer.cpp:232]   --->   Operation 67 'fadd' 'v128' <Predicate = (!icmp_ln228)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [2/4] (5.70ns)   --->   "%v130 = fmul i32 %v126, i32 %v126" [bert_layer.cpp:235]   --->   Operation 68 'fmul' 'v130' <Predicate = (!icmp_ln228)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 69 [2/5] (7.25ns)   --->   "%v128 = fadd i32 %v127_load, i32 %v126" [bert_layer.cpp:232]   --->   Operation 69 'fadd' 'v128' <Predicate = (!icmp_ln228)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/4] (5.70ns)   --->   "%v130 = fmul i32 %v126, i32 %v126" [bert_layer.cpp:235]   --->   Operation 70 'fmul' 'v130' <Predicate = (!icmp_ln228)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.84>
ST_7 : Operation 71 [1/5] (7.25ns)   --->   "%v128 = fadd i32 %v127_load, i32 %v126" [bert_layer.cpp:232]   --->   Operation 71 'fadd' 'v128' <Predicate = (!icmp_ln228)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln232 = store i32 %v128, i32 %v127" [bert_layer.cpp:232]   --->   Operation 72 'store' 'store_ln232' <Predicate = (!icmp_ln228)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%v131_load = load i32 %v131" [bert_layer.cpp:237]   --->   Operation 73 'load' 'v131_load' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_8 : Operation 74 [5/5] (7.25ns)   --->   "%v132 = fadd i32 %v131_load, i32 %v130" [bert_layer.cpp:237]   --->   Operation 74 'fadd' 'v132' <Predicate = (!icmp_ln228)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [16/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 75 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 76 [4/5] (7.25ns)   --->   "%v132 = fadd i32 %v131_load, i32 %v130" [bert_layer.cpp:237]   --->   Operation 76 'fadd' 'v132' <Predicate = (!icmp_ln228)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [15/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 77 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 78 [3/5] (7.25ns)   --->   "%v132 = fadd i32 %v131_load, i32 %v130" [bert_layer.cpp:237]   --->   Operation 78 'fadd' 'v132' <Predicate = (!icmp_ln228)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [14/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 79 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 80 [2/5] (7.25ns)   --->   "%v132 = fadd i32 %v131_load, i32 %v130" [bert_layer.cpp:237]   --->   Operation 80 'fadd' 'v132' <Predicate = (!icmp_ln228)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [13/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 81 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.84>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln229 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [bert_layer.cpp:229]   --->   Operation 82 'specpipeline' 'specpipeline_ln229' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [bert_layer.cpp:228]   --->   Operation 83 'specloopname' 'specloopname_ln228' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_12 : Operation 84 [1/5] (7.25ns)   --->   "%v132 = fadd i32 %v131_load, i32 %v130" [bert_layer.cpp:237]   --->   Operation 84 'fadd' 'v132' <Predicate = (!icmp_ln228)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [12/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 85 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln237 = store i32 %v132, i32 %v131" [bert_layer.cpp:237]   --->   Operation 86 'store' 'store_ln237' <Predicate = (!icmp_ln228)> <Delay = 1.58>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln228)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 88 [11/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 88 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 89 [16/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 89 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 90 [10/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 90 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [15/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 91 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 92 [9/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 92 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [14/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 93 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 94 [8/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 94 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [13/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 95 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 96 [7/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 96 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 97 [12/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 97 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 98 [6/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 98 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 99 [11/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 99 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 100 [5/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 100 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 101 [10/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 101 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 102 [4/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 102 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 103 [9/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 103 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 104 [3/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 104 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 105 [8/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 105 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 106 [2/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 106 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 107 [7/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 107 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.39>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln227_cast"   --->   Operation 108 'getelementptr' 'mean_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/16] (6.07ns)   --->   "%v134 = fdiv i32 %v128, i32 768" [bert_layer.cpp:241]   --->   Operation 109 'fdiv' 'v134' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln242 = store i32 %v134, i4 %mean_addr" [bert_layer.cpp:242]   --->   Operation 110 'store' 'store_ln242' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_23 : Operation 111 [6/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 111 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 112 [5/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 112 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 113 [4/4] (5.70ns)   --->   "%v139 = fmul i32 %v134, i32 %v134" [bert_layer.cpp:248]   --->   Operation 113 'fmul' 'v139' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 114 [4/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 114 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 115 [3/4] (5.70ns)   --->   "%v139 = fmul i32 %v134, i32 %v134" [bert_layer.cpp:248]   --->   Operation 115 'fmul' 'v139' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 116 [3/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 116 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 117 [2/4] (5.70ns)   --->   "%v139 = fmul i32 %v134, i32 %v134" [bert_layer.cpp:248]   --->   Operation 117 'fmul' 'v139' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 118 [2/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 118 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 119 [1/4] (5.70ns)   --->   "%v139 = fmul i32 %v134, i32 %v134" [bert_layer.cpp:248]   --->   Operation 119 'fmul' 'v139' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.39>
ST_28 : Operation 120 [1/1] (0.00ns)   --->   "%var_addr = getelementptr i32 %var, i64 0, i64 %zext_ln227_cast" [bert_layer.cpp:250]   --->   Operation 120 'getelementptr' 'var_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 121 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr i32 %mean2, i64 0, i64 %zext_ln227_cast"   --->   Operation 121 'getelementptr' 'mean2_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 122 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 122 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 123 [1/16] (6.07ns)   --->   "%v136 = fdiv i32 %v132, i32 768" [bert_layer.cpp:244]   --->   Operation 123 'fdiv' 'v136' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 124 [1/1] (2.32ns)   --->   "%store_ln245 = store i32 %v136, i4 %mean2_addr" [bert_layer.cpp:245]   --->   Operation 124 'store' 'store_ln245' <Predicate = (!icmp_ln228 & icmp_ln228_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 125 [5/5] (7.25ns)   --->   "%v140 = fsub i32 %v136, i32 %v139" [bert_layer.cpp:249]   --->   Operation 125 'fsub' 'v140' <Predicate = (icmp_ln228_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 126 [4/5] (7.25ns)   --->   "%v140 = fsub i32 %v136, i32 %v139" [bert_layer.cpp:249]   --->   Operation 126 'fsub' 'v140' <Predicate = (icmp_ln228_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln228)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 127 [3/5] (7.25ns)   --->   "%v140 = fsub i32 %v136, i32 %v139" [bert_layer.cpp:249]   --->   Operation 127 'fsub' 'v140' <Predicate = (icmp_ln228_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 128 [2/5] (7.25ns)   --->   "%v140 = fsub i32 %v136, i32 %v139" [bert_layer.cpp:249]   --->   Operation 128 'fsub' 'v140' <Predicate = (icmp_ln228_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 129 [1/5] (7.25ns)   --->   "%v140 = fsub i32 %v136, i32 %v139" [bert_layer.cpp:249]   --->   Operation 129 'fsub' 'v140' <Predicate = (icmp_ln228_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln250 = store i32 %v140, i4 %var_addr" [bert_layer.cpp:250]   --->   Operation 130 'store' 'store_ln250' <Predicate = (icmp_ln228_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_34 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln228_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mean2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mean_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln227]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mean2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mean]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sub_ln230]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v115]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v127               (alloca           ) [ 01111111000000000000000000000000000]
v131               (alloca           ) [ 01111111111110000000000000000000000]
j6                 (alloca           ) [ 01000000000000000000000000000000000]
sub_ln230_read     (read             ) [ 00000000000000000000000000000000000]
zext_ln227_read    (read             ) [ 00000000000000000000000000000000000]
mean_load_read     (read             ) [ 00000000000000000000000000000000000]
mean2_load_read    (read             ) [ 00000000000000000000000000000000000]
zext_ln227_cast    (zext             ) [ 01111111111111111111111111111000000]
store_ln0          (store            ) [ 00000000000000000000000000000000000]
store_ln0          (store            ) [ 00000000000000000000000000000000000]
store_ln0          (store            ) [ 00000000000000000000000000000000000]
br_ln0             (br               ) [ 00000000000000000000000000000000000]
j6_1               (load             ) [ 00000000000000000000000000000000000]
icmp_ln228         (icmp             ) [ 01111111111111111111111111111110000]
add_ln228          (add              ) [ 00000000000000000000000000000000000]
br_ln228           (br               ) [ 00000000000000000000000000000000000]
zext_ln230         (zext             ) [ 00000000000000000000000000000000000]
add_ln230          (add              ) [ 00000000000000000000000000000000000]
zext_ln230_1       (zext             ) [ 00000000000000000000000000000000000]
v115_addr          (getelementptr    ) [ 00100000000000000000000000000000000]
icmp_ln228_1       (icmp             ) [ 01111111111111111111111111111111111]
br_ln228           (br               ) [ 00000000000000000000000000000000000]
store_ln228        (store            ) [ 00000000000000000000000000000000000]
v126               (load             ) [ 01111111000000000000000000000000000]
v127_load          (load             ) [ 01111111000000000000000000000000000]
v130               (fmul             ) [ 01111001111110000000000000000000000]
v128               (fadd             ) [ 01111000111111111111111100000000000]
store_ln232        (store            ) [ 00000000000000000000000000000000000]
v131_load          (load             ) [ 01111000011110000000000000000000000]
specpipeline_ln229 (specpipeline     ) [ 00000000000000000000000000000000000]
specloopname_ln228 (specloopname     ) [ 00000000000000000000000000000000000]
v132               (fadd             ) [ 01111000000001111111111111111000000]
store_ln237        (store            ) [ 00000000000000000000000000000000000]
br_ln0             (br               ) [ 00000000000000000000000000000000000]
mean_addr          (getelementptr    ) [ 00000000000000000000000000000000000]
v134               (fdiv             ) [ 01111000000000000000000011110000000]
store_ln242        (store            ) [ 00000000000000000000000000000000000]
v139               (fmul             ) [ 01111000000000000000000000001111110]
var_addr           (getelementptr    ) [ 01111000000000000000000000000111111]
mean2_addr         (getelementptr    ) [ 00000000000000000000000000000000000]
empty              (speclooptripcount) [ 00000000000000000000000000000000000]
v136               (fdiv             ) [ 01111000000000000000000000000111110]
store_ln245        (store            ) [ 00000000000000000000000000000000000]
v140               (fsub             ) [ 00100000000000000000000000000000001]
store_ln250        (store            ) [ 00000000000000000000000000000000000]
br_ln0             (br               ) [ 00000000000000000000000000000000000]
ret_ln0            (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mean2_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean2_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mean_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="var">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln227">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mean2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mean">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sub_ln230">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln230"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v115">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v115"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="v127_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v127/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="v131_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v131/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j6_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j6/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sub_ln230_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="14" slack="0"/>
<pin id="62" dir="0" index="1" bw="14" slack="0"/>
<pin id="63" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln230_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln227_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="0"/>
<pin id="69" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln227_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mean_load_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean_load_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mean2_load_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean2_load_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v115_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="14" slack="0"/>
<pin id="88" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v115_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="14" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v126/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="mean_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="22"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr/23 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln242_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/23 "/>
</bind>
</comp>

<comp id="110" class="1004" name="var_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="27"/>
<pin id="114" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="var_addr/28 "/>
</bind>
</comp>

<comp id="117" class="1004" name="mean2_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="27"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean2_addr/28 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln245_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/28 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln250_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="6"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/34 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="v128/3 v132/8 v140/29 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v130/3 v139/24 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v134/8 v136/13 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln227_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227_cast/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="j6_1_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j6_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln228_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln228_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln230_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln230_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="14" slack="0"/>
<pin id="190" dir="0" index="1" bw="10" slack="0"/>
<pin id="191" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln230_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln228_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="9" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln228_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="v127_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v127_load/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln232_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="6"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="v131_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="7"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v131_load/8 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln237_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="11"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln237/12 "/>
</bind>
</comp>

<comp id="228" class="1005" name="v127_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v127 "/>
</bind>
</comp>

<comp id="235" class="1005" name="v131_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v131 "/>
</bind>
</comp>

<comp id="242" class="1005" name="j6_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j6 "/>
</bind>
</comp>

<comp id="249" class="1005" name="zext_ln227_cast_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="22"/>
<pin id="251" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="zext_ln227_cast "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln228_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln228 "/>
</bind>
</comp>

<comp id="260" class="1005" name="v115_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="14" slack="1"/>
<pin id="262" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v115_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln228_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="7"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln228_1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="v126_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v126 "/>
</bind>
</comp>

<comp id="276" class="1005" name="v127_load_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v127_load "/>
</bind>
</comp>

<comp id="281" class="1005" name="v130_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2"/>
<pin id="283" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="v130 "/>
</bind>
</comp>

<comp id="286" class="1005" name="v128_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v128 "/>
</bind>
</comp>

<comp id="291" class="1005" name="v131_load_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v131_load "/>
</bind>
</comp>

<comp id="296" class="1005" name="v132_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v132 "/>
</bind>
</comp>

<comp id="301" class="1005" name="v134_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v134 "/>
</bind>
</comp>

<comp id="307" class="1005" name="v139_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2"/>
<pin id="309" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="v139 "/>
</bind>
</comp>

<comp id="312" class="1005" name="var_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="6"/>
<pin id="314" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="var_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="v136_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v136 "/>
</bind>
</comp>

<comp id="322" class="1005" name="v140_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v140 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="147"><net_src comp="143" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="153"><net_src comp="66" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="78" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="72" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="169" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="60" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="203"><net_src comp="178" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="178" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="218"><net_src comp="135" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="227"><net_src comp="135" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="48" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="238"><net_src comp="52" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="245"><net_src comp="56" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="252"><net_src comp="150" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="259"><net_src comp="172" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="84" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="268"><net_src comp="199" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="91" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="279"><net_src comp="210" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="284"><net_src comp="139" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="289"><net_src comp="135" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="294"><net_src comp="219" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="299"><net_src comp="135" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="304"><net_src comp="143" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="310"><net_src comp="139" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="315"><net_src comp="110" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="320"><net_src comp="143" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="325"><net_src comp="135" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: var | {34 }
	Port: mean2 | {28 }
	Port: mean | {23 }
 - Input state : 
	Port: Layer_norm_Pipeline_l_j6 : mean2_load | {1 }
	Port: Layer_norm_Pipeline_l_j6 : mean_load | {1 }
	Port: Layer_norm_Pipeline_l_j6 : zext_ln227 | {1 }
	Port: Layer_norm_Pipeline_l_j6 : sub_ln230 | {1 }
	Port: Layer_norm_Pipeline_l_j6 : v115 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j6_1 : 1
		icmp_ln228 : 2
		add_ln228 : 2
		br_ln228 : 3
		zext_ln230 : 2
		add_ln230 : 3
		zext_ln230_1 : 4
		v115_addr : 5
		v126 : 6
		icmp_ln228_1 : 3
		br_ln228 : 4
		store_ln228 : 3
	State 2
	State 3
		v128 : 1
	State 4
	State 5
	State 6
	State 7
		store_ln232 : 1
	State 8
		v132 : 1
	State 9
	State 10
	State 11
	State 12
		store_ln237 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		store_ln242 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
		store_ln245 : 1
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_135         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_139         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln228_fu_178      |    0    |    0    |    13   |
|          |      add_ln230_fu_188      |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln228_fu_172     |    0    |    0    |    11   |
|          |     icmp_ln228_1_fu_199    |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |  sub_ln230_read_read_fu_60 |    0    |    0    |    0    |
|   read   | zext_ln227_read_read_fu_66 |    0    |    0    |    0    |
|          |  mean_load_read_read_fu_72 |    0    |    0    |    0    |
|          | mean2_load_read_read_fu_78 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   fdiv   |         grp_fu_143         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   zext_ln227_cast_fu_150   |    0    |    0    |    0    |
|   zext   |      zext_ln230_fu_184     |    0    |    0    |    0    |
|          |     zext_ln230_1_fu_194    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   763   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  icmp_ln228_1_reg_265 |    1   |
|   icmp_ln228_reg_256  |    1   |
|       j6_reg_242      |   10   |
|   v115_addr_reg_260   |   14   |
|      v126_reg_269     |   32   |
|   v127_load_reg_276   |   32   |
|      v127_reg_228     |   32   |
|      v128_reg_286     |   32   |
|      v130_reg_281     |   32   |
|   v131_load_reg_291   |   32   |
|      v131_reg_235     |   32   |
|      v132_reg_296     |   32   |
|      v134_reg_301     |   32   |
|      v136_reg_317     |   32   |
|      v139_reg_307     |   32   |
|      v140_reg_322     |   32   |
|    var_addr_reg_312   |    4   |
|zext_ln227_cast_reg_249|   64   |
+-----------------------+--------+
|         Total         |   478  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_135    |  p0  |   5  |  32  |   160  ||    25   |
|    grp_fu_135    |  p1  |   3  |  32  |   96   ||    14   |
|    grp_fu_139    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_139    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_143    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   476  || 10.0052 ||    75   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   763  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   75   |
|  Register |    -   |    -   |   478  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   10   |   826  |   838  |
+-----------+--------+--------+--------+--------+
