SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
done
# Aldec, Inc. Riviera-PRO version 2023.04.112.8911 built for Linux64 on May 12, 2023.
# HDL, SystemC, and Assertions simulator, debugger, and design environment.
# (c) 1999-2023 Aldec, Inc. All rights reserved.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ns.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.0 [s]
# SLP: Finished : 0.1 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 16 (94.12%) signals in SLP and 1 (5.88%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is reduced.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4671 kB (elbread=427 elab2=4110 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# KERNEL: === Starting Register File Tests ===
# KERNEL: Attempted to write to $0. Expected RD1 = 0. RD1 = 00000000
# KERNEL: Reading register 5. Expected RD1 = CAFEBABE. RD1 = cafebabe
# KERNEL: Reading $0 and $5. Expected RD1 = 0, RD2 = CAFEBABE. RD1 = 00000000, RD2 = cafebabe
# KERNEL: Reading register 10. Expected RD1 = 12345678. RD1 = 12345678
# KERNEL: === End of Tests ===
# KERNEL: Reading $5 and $10. Expected RD1 = CAFEBABE, RD2 = 12345678. RD1 = cafebabe, RD2 = 12345678
# KERNEL: === End of Tests ===
# RUNTIME: Info: RUNTIME_0068 testbench.sv (88): $finish called.
# KERNEL: Time: 45 ns,  Iteration: 0,  Instance: /testbench,  Process: @INITIAL#26_2@.
# KERNEL: stopped at time: 45 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: Simulation has finished.
Done