INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/HI_or_LO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HI_or_LO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/MUX1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/Connect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Connect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ADD2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/ADD1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YangJie/Desktop/doing/CPU/CPU/test/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
