Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9578d1713dfd4f7ebd0c74aa1a21e52b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ssd_VHDL_tb_behav xil_defaultlib.ssd_VHDL_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ssd_VHDL [ssd_vhdl_default]
Compiling architecture null_arch of entity xil_defaultlib.ssd_vhdl_tb
Built simulation snapshot ssd_VHDL_tb_behav
