\hypertarget{group___f_l_a_s_h_ex___boot___address}{}\doxysection{FLASH Boot Address}
\label{group___f_l_a_s_h_ex___boot___address}\index{FLASH Boot Address@{FLASH Boot Address}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_gae797c2f1d768d2510c0e65a099fc3ae5}{OB\+\_\+\+BOOTADDR\+\_\+\+ITCM\+\_\+\+RAM}}~((uint32\+\_\+t)0x0000U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_ga8d50c2bc93901d6a9f5aefa39222a214}{OB\+\_\+\+BOOTADDR\+\_\+\+SYSTEM}}~((uint32\+\_\+t)0x0040U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_gaea77a4354df992be1506926df57c2874}{OB\+\_\+\+BOOTADDR\+\_\+\+ITCM\+\_\+\+FLASH}}~((uint32\+\_\+t)0x0080U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_ga71dbc64420d7b5cd38400bd654755a79}{OB\+\_\+\+BOOTADDR\+\_\+\+AXIM\+\_\+\+FLASH}}~((uint32\+\_\+t)0x2000U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_ga92bac256ef970f2311497027287c6512}{OB\+\_\+\+BOOTADDR\+\_\+\+DTCM\+\_\+\+RAM}}~((uint32\+\_\+t)0x8000U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_ga09357310fe2e2fa07325c97d3b8f5fda}{OB\+\_\+\+BOOTADDR\+\_\+\+SRAM1}}~((uint32\+\_\+t)0x8004U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_ga3d8f5bea60a549c9daf4340d47193c09}{OB\+\_\+\+BOOTADDR\+\_\+\+SRAM2}}~((uint32\+\_\+t)0x8013U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_ga71dbc64420d7b5cd38400bd654755a79}\label{group___f_l_a_s_h_ex___boot___address_ga71dbc64420d7b5cd38400bd654755a79}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_AXIM\_FLASH@{OB\_BOOTADDR\_AXIM\_FLASH}}
\index{OB\_BOOTADDR\_AXIM\_FLASH@{OB\_BOOTADDR\_AXIM\_FLASH}!FLASH Boot Address@{FLASH Boot Address}}
\doxysubsubsection{\texorpdfstring{OB\_BOOTADDR\_AXIM\_FLASH}{OB\_BOOTADDR\_AXIM\_FLASH}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BOOTADDR\+\_\+\+AXIM\+\_\+\+FLASH~((uint32\+\_\+t)0x2000U)}

Boot from Flash on AXIM interface (0x08000000) ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00267}{267}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_ga92bac256ef970f2311497027287c6512}\label{group___f_l_a_s_h_ex___boot___address_ga92bac256ef970f2311497027287c6512}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_DTCM\_RAM@{OB\_BOOTADDR\_DTCM\_RAM}}
\index{OB\_BOOTADDR\_DTCM\_RAM@{OB\_BOOTADDR\_DTCM\_RAM}!FLASH Boot Address@{FLASH Boot Address}}
\doxysubsubsection{\texorpdfstring{OB\_BOOTADDR\_DTCM\_RAM}{OB\_BOOTADDR\_DTCM\_RAM}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BOOTADDR\+\_\+\+DTCM\+\_\+\+RAM~((uint32\+\_\+t)0x8000U)}

Boot from DTCM RAM (0x20000000) ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00268}{268}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_gaea77a4354df992be1506926df57c2874}\label{group___f_l_a_s_h_ex___boot___address_gaea77a4354df992be1506926df57c2874}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_ITCM\_FLASH@{OB\_BOOTADDR\_ITCM\_FLASH}}
\index{OB\_BOOTADDR\_ITCM\_FLASH@{OB\_BOOTADDR\_ITCM\_FLASH}!FLASH Boot Address@{FLASH Boot Address}}
\doxysubsubsection{\texorpdfstring{OB\_BOOTADDR\_ITCM\_FLASH}{OB\_BOOTADDR\_ITCM\_FLASH}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BOOTADDR\+\_\+\+ITCM\+\_\+\+FLASH~((uint32\+\_\+t)0x0080U)}

Boot from Flash on ITCM interface (0x00200000) ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00266}{266}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_gae797c2f1d768d2510c0e65a099fc3ae5}\label{group___f_l_a_s_h_ex___boot___address_gae797c2f1d768d2510c0e65a099fc3ae5}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_ITCM\_RAM@{OB\_BOOTADDR\_ITCM\_RAM}}
\index{OB\_BOOTADDR\_ITCM\_RAM@{OB\_BOOTADDR\_ITCM\_RAM}!FLASH Boot Address@{FLASH Boot Address}}
\doxysubsubsection{\texorpdfstring{OB\_BOOTADDR\_ITCM\_RAM}{OB\_BOOTADDR\_ITCM\_RAM}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BOOTADDR\+\_\+\+ITCM\+\_\+\+RAM~((uint32\+\_\+t)0x0000U)}

Boot from ITCM RAM (0x00000000) ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00264}{264}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_ga09357310fe2e2fa07325c97d3b8f5fda}\label{group___f_l_a_s_h_ex___boot___address_ga09357310fe2e2fa07325c97d3b8f5fda}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_SRAM1@{OB\_BOOTADDR\_SRAM1}}
\index{OB\_BOOTADDR\_SRAM1@{OB\_BOOTADDR\_SRAM1}!FLASH Boot Address@{FLASH Boot Address}}
\doxysubsubsection{\texorpdfstring{OB\_BOOTADDR\_SRAM1}{OB\_BOOTADDR\_SRAM1}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BOOTADDR\+\_\+\+SRAM1~((uint32\+\_\+t)0x8004U)}

Boot from SRAM1 (0x20010000) ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00269}{269}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_ga3d8f5bea60a549c9daf4340d47193c09}\label{group___f_l_a_s_h_ex___boot___address_ga3d8f5bea60a549c9daf4340d47193c09}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_SRAM2@{OB\_BOOTADDR\_SRAM2}}
\index{OB\_BOOTADDR\_SRAM2@{OB\_BOOTADDR\_SRAM2}!FLASH Boot Address@{FLASH Boot Address}}
\doxysubsubsection{\texorpdfstring{OB\_BOOTADDR\_SRAM2}{OB\_BOOTADDR\_SRAM2}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BOOTADDR\+\_\+\+SRAM2~((uint32\+\_\+t)0x8013U)}

Boot from SRAM2 (0x2004\+C000) ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00273}{273}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_ga8d50c2bc93901d6a9f5aefa39222a214}\label{group___f_l_a_s_h_ex___boot___address_ga8d50c2bc93901d6a9f5aefa39222a214}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_SYSTEM@{OB\_BOOTADDR\_SYSTEM}}
\index{OB\_BOOTADDR\_SYSTEM@{OB\_BOOTADDR\_SYSTEM}!FLASH Boot Address@{FLASH Boot Address}}
\doxysubsubsection{\texorpdfstring{OB\_BOOTADDR\_SYSTEM}{OB\_BOOTADDR\_SYSTEM}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BOOTADDR\+\_\+\+SYSTEM~((uint32\+\_\+t)0x0040U)}

Boot from System memory bootloader (0x00100000) 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00265}{265}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

