{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541666081327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541666081327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 15:34:41 2018 " "Processing started: Thu Nov 08 15:34:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541666081327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541666081327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau5 -c cau5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau5 -c cau5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541666081327 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541666084552 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cau5.v(16) " "Verilog HDL information at cau5.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1541666084717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau5.v 3 3 " "Found 3 design units, including 3 entities, in source file cau5.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau5 " "Found entity 1: cau5" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541666084731 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541666084731 ""} { "Info" "ISGN_ENTITY_NAME" "3 display_0_9 " "Found entity 3: display_0_9" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541666084731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541666084731 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau5.v(7) " "Verilog HDL Instantiation warning at cau5.v(7): instance has no name" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1541666084735 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau5.v(8) " "Verilog HDL Instantiation warning at cau5.v(8): instance has no name" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1541666084735 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau5.v(9) " "Verilog HDL Instantiation warning at cau5.v(9): instance has no name" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1541666084735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau5 " "Elaborating entity \"cau5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541666084801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_3 " "Elaborating entity \"counter\" for hierarchy \"counter:comb_3\"" {  } { { "cau5.v" "comb_3" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541666084855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 cau5.v(21) " "Verilog HDL assignment warning at cau5.v(21): truncated value with size 32 to match size of target (26)" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541666084858 "|cau5|counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cau5.v(43) " "Verilog HDL assignment warning at cau5.v(43): truncated value with size 32 to match size of target (4)" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541666084859 "|cau5|counter:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cau5.v(48) " "Verilog HDL assignment warning at cau5.v(48): truncated value with size 32 to match size of target (4)" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541666084859 "|cau5|counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_0_9 display_0_9:comb_4 " "Elaborating entity \"display_0_9\" for hierarchy \"display_0_9:comb_4\"" {  } { { "cau5.v" "comb_4" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/cau5.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541666084878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/output_files/cau5.map.smsg " "Generated suppressed messages file E:/Workspace/GIT/IC-Design/altera-de1/bai06/cau5/output_files/cau5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1541666085700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541666085942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541666085942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541666086155 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541666086155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541666086155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541666086155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541666086204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 15:34:46 2018 " "Processing ended: Thu Nov 08 15:34:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541666086204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541666086204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541666086204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541666086204 ""}
