

================================================================
== Vitis HLS Report for 'compute_operation_task0'
================================================================
* Date:           Tue Sep 17 07:36:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.549 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  12.000 ns|  12.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       66|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      143|       78|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       14|    -|
|Register             |        -|     -|      309|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      452|      222|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_0_U3378  |fmul_32ns_32ns_32_4_max_dsp_0  |        0|   3|  143|  78|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                                |                               |        0|   3|  143|  78|    0|
    +-------------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln82_fu_58_p2     |         +|   0|  0|  17|          10|           1|
    |icmp_ln82_fu_64_p2    |      icmp|   0|  0|  17|          10|          10|
    |select_ln82_fu_70_p3  |    select|   0|  0|  32|           1|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  66|          21|          43|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_ce_reg           |   1|   0|    1|          0|
    |ap_return_int_reg   |  32|   0|   32|          0|
    |arg0_int_reg        |  32|   0|   32|          0|
    |arg1_int_reg        |  32|   0|   32|          0|
    |i_int_reg           |  10|   0|   10|          0|
    |icmp_ln82_reg_91    |   1|   0|    1|          0|
    |j_int_reg           |   9|   0|    9|          0|
    |output_r_int_reg    |  32|   0|   32|          0|
    |output_read_reg_86  |  32|   0|   32|          0|
    |icmp_ln82_reg_91    |  64|  32|    1|          0|
    |output_read_reg_86  |  64|  32|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 309|  64|  214|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------+-----+-----+------------+-------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  compute_operation_task0|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  compute_operation_task0|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  compute_operation_task0|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  compute_operation_task0|  return value|
|output_r   |   in|   32|     ap_none|                 output_r|        scalar|
|arg0       |   in|   32|     ap_none|                     arg0|        scalar|
|arg1       |   in|   32|     ap_none|                     arg1|        scalar|
|j          |   in|    9|     ap_none|                        j|        scalar|
|i          |   in|   10|     ap_none|                        i|        scalar|
+-----------+-----+-----+------------+-------------------------+--------------+

