$date
	Mon Sep 09 10:45:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module semaforo_tb $end
$var wire 1 ! verdB $end
$var wire 1 " verdA $end
$var wire 1 # verB $end
$var wire 1 $ verA $end
$var reg 1 % A $end
$var reg 1 & B $end
$scope module uut $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 $ verA $end
$var wire 1 # verB $end
$var wire 1 " verdA $end
$var wire 1 ! verdB $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#20
1$
1!
1&
#40
0$
0!
0&
1"
1#
1%
#60
1&
#80
