---
layout: default
title: SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip
---

# SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip

<div class="paper-toolbar">
  <a href="https://arxiv.org/abs/2508.12910" class="toolbar-btn" target="_blank">ğŸ“„ arXiv: 2508.12910v2</a>
  <a href="https://arxiv.org/pdf/2508.12910.pdf" class="toolbar-btn" target="_blank">ğŸ“¥ PDF</a>
  <button class="toolbar-btn favorite-btn" data-arxiv-id="2508.12910v2" data-paper-url="__CURRENT_PAGE__" onclick="toggleFavorite(this, '2508.12910v2', 'SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip')" title="æ·»åŠ åˆ°æ”¶è—å¤¹">â˜† æ”¶è—</button>
  <button class="toolbar-btn" onclick="copyLinkToClipboard(this)">ğŸ”— åˆ†äº«</button>
</div>


**ä½œè€…**: Ziteng Hu, Yingjie Xia, Xiyuan Chen, Li Kuang

**åˆ†ç±»**: cs.CR, cs.AI, cs.AR

**å‘å¸ƒæ—¥æœŸ**: 2025-08-18 (æ›´æ–°: 2025-08-21)

---

## ğŸ’¡ ä¸€å¥è¯è¦ç‚¹

**æå‡ºSecFSMä»¥è§£å†³å®‰å…¨æ•æ„ŸFSMçš„Verilogä»£ç ç”Ÿæˆé—®é¢˜**

ğŸ¯ **åŒ¹é…é¢†åŸŸ**: **æ”¯æŸ±ä¹ï¼šå…·èº«å¤§æ¨¡å‹ (Embodied Foundation Models)**

**å…³é”®è¯**: `æœ‰é™çŠ¶æ€æœº` `Verilogä»£ç ç”Ÿæˆ` `å®‰å…¨çŸ¥è¯†å›¾è°±` `å¤§å‹è¯­è¨€æ¨¡å‹` `ç³»ç»Ÿçº§èŠ¯ç‰‡` `å®‰å…¨æ¼æ´` `è‡ªåŠ¨åŒ–è®¾è®¡`

## ğŸ“‹ æ ¸å¿ƒè¦ç‚¹

1. ç°æœ‰çš„LLMç”Ÿæˆçš„Verilogä»£ç å­˜åœ¨å®‰å…¨æ¼æ´ï¼Œå°¤å…¶æ˜¯åœ¨å®‰å…¨æ•æ„Ÿçš„FSMå®ç°ä¸­ï¼Œè¿™ä½¿å¾—ä¼ ç»Ÿæ–¹æ³•é¢ä¸´æŒ‘æˆ˜ã€‚
2. SecFSMé€šè¿‡æ„å»ºFSMå®‰å…¨çŸ¥è¯†å›¾è°±ï¼Œç»“åˆç”¨æˆ·éœ€æ±‚åˆ†æï¼ŒæŒ‡å¯¼LLMsç”Ÿæˆæ›´å®‰å…¨çš„Verilogä»£ç ï¼Œæå‡äº†ä»£ç çš„å®‰å…¨æ€§ã€‚
3. åœ¨25ä¸ªå®‰å…¨æµ‹è¯•ç”¨ä¾‹çš„åŸºå‡†æµ‹è¯•ä¸­ï¼ŒSecFSMçš„é€šè¿‡ç‡è¾¾åˆ°21/25ï¼Œæ˜¾è‘—ä¼˜äºç°æœ‰çš„æœ€å…ˆè¿›æ–¹æ³•ã€‚

## ğŸ“ æ‘˜è¦ï¼ˆä¸­æ–‡ï¼‰

æœ‰é™çŠ¶æ€æœºï¼ˆFSMï¼‰åœ¨ç³»ç»Ÿçº§èŠ¯ç‰‡ï¼ˆSoCï¼‰çš„æ§åˆ¶é€»è¾‘å®ç°ä¸­å‘æŒ¥ç€å…³é”®ä½œç”¨ã€‚ä¼ ç»Ÿä¸Šï¼ŒFSMç”±ç¡¬ä»¶å·¥ç¨‹å¸ˆé€šè¿‡Verilogç¼–ç å®ç°ï¼Œè¿™ä¸€è¿‡ç¨‹å¾€å¾€ç¹çä¸”è€—æ—¶ã€‚éšç€å¤§å‹è¯­è¨€æ¨¡å‹ï¼ˆLLMsï¼‰åœ¨ä»£ç ç”Ÿæˆæ–¹é¢çš„æ˜¾è‘—è¿›å±•ï¼ŒLLMsè¢«è¶Šæ¥è¶Šå¤šåœ°ç”¨äºè‡ªåŠ¨åŒ–Verilogä»£ç ç”Ÿæˆã€‚ç„¶è€Œï¼ŒLLMç”Ÿæˆçš„Verilogä»£ç å¸¸å¸¸å­˜åœ¨å®‰å…¨æ¼æ´ï¼Œè¿™å¯¹å®‰å…¨æ•æ„Ÿçš„FSMå®ç°å°¤ä¸ºä»¤äººæ‹…å¿§ã€‚ä¸ºäº†è§£å†³è¿™ä¸€é—®é¢˜ï¼Œæˆ‘ä»¬æå‡ºäº†SecFSMï¼Œè¿™æ˜¯ä¸€ç§åˆ©ç”¨å®‰å…¨å¯¼å‘çŸ¥è¯†å›¾è°±æŒ‡å¯¼LLMsç”Ÿæˆæ›´å®‰å…¨Verilogä»£ç çš„æ–°æ–¹æ³•ã€‚æˆ‘ä»¬é¦–å…ˆæ„å»ºäº†FSMå®‰å…¨çŸ¥è¯†å›¾è°±ï¼ˆFSKGï¼‰ä½œä¸ºLLMsçš„å¤–éƒ¨è¾…åŠ©ã€‚éšåï¼Œæˆ‘ä»¬åˆ†æç”¨æˆ·éœ€æ±‚ä»¥è¯†åˆ«æ¼æ´ï¼Œå¹¶è·å–æ¼æ´åˆ—è¡¨ã€‚ç„¶åï¼Œæˆ‘ä»¬æ ¹æ®æ¼æ´åˆ—è¡¨ä»FSKGä¸­æ£€ç´¢çŸ¥è¯†ã€‚æœ€åï¼Œæˆ‘ä»¬åŸºäºå®‰å…¨çŸ¥è¯†æ„å»ºå®‰å…¨æç¤ºä»¥è¿›è¡ŒVerilogä»£ç ç”Ÿæˆã€‚å®éªŒç»“æœè¡¨æ˜ï¼ŒSecFSMåœ¨å¤šä¸ªåŸºå‡†æµ‹è¯•ä¸­ä¼˜äºç°æœ‰æ–¹æ³•ã€‚

## ğŸ”¬ æ–¹æ³•è¯¦è§£

**é—®é¢˜å®šä¹‰**ï¼šæœ¬è®ºæ–‡æ—¨åœ¨è§£å†³LLMç”Ÿæˆçš„Verilogä»£ç ä¸­å­˜åœ¨çš„å®‰å…¨æ¼æ´é—®é¢˜ï¼Œå°¤å…¶æ˜¯åœ¨å®‰å…¨æ•æ„Ÿçš„æœ‰é™çŠ¶æ€æœºï¼ˆFSMï¼‰å®ç°ä¸­ã€‚ç°æœ‰æ–¹æ³•ç¼ºä¹é’ˆå¯¹å®‰å…¨æ€§çš„è€ƒè™‘ï¼Œå¯¼è‡´ç”Ÿæˆçš„ä»£ç å®¹æ˜“å—åˆ°æ”»å‡»ã€‚

**æ ¸å¿ƒæ€è·¯**ï¼šè®ºæ–‡æå‡ºçš„SecFSMæ–¹æ³•é€šè¿‡æ„å»ºFSMå®‰å…¨çŸ¥è¯†å›¾è°±ï¼ˆFSKGï¼‰ï¼Œä¸ºLLMsæä¾›å®‰å…¨å¯¼å‘çš„çŸ¥è¯†æ”¯æŒï¼Œä»è€Œç”Ÿæˆæ›´å®‰å…¨çš„Verilogä»£ç ã€‚è¯¥æ–¹æ³•é€šè¿‡åˆ†æç”¨æˆ·éœ€æ±‚ï¼Œè¯†åˆ«æ½œåœ¨æ¼æ´ï¼Œå¹¶åŸºäºè¿™äº›æ¼æ´è¿›è¡ŒçŸ¥è¯†æ£€ç´¢ï¼Œæœ€ç»ˆç”Ÿæˆå®‰å…¨æç¤ºã€‚

**æŠ€æœ¯æ¡†æ¶**ï¼šSecFSMçš„æ•´ä½“æ¶æ„åŒ…æ‹¬å‡ ä¸ªä¸»è¦æ¨¡å—ï¼šé¦–å…ˆæ˜¯FSMå®‰å…¨çŸ¥è¯†å›¾è°±çš„æ„å»ºï¼Œå…¶æ¬¡æ˜¯ç”¨æˆ·éœ€æ±‚åˆ†ææ¨¡å—ï¼Œæ¥ç€æ˜¯æ¼æ´è¯†åˆ«ä¸çŸ¥è¯†æ£€ç´¢æ¨¡å—ï¼Œæœ€åæ˜¯åŸºäºå®‰å…¨çŸ¥è¯†çš„Verilogä»£ç ç”Ÿæˆæ¨¡å—ã€‚

**å…³é”®åˆ›æ–°**ï¼šSecFSMçš„æ ¸å¿ƒåˆ›æ–°åœ¨äºå¼•å…¥äº†å®‰å…¨çŸ¥è¯†å›¾è°±ä½œä¸ºå¤–éƒ¨è¾…åŠ©ï¼Œç³»ç»Ÿæ€§åœ°åˆ†æç”¨æˆ·éœ€æ±‚å¹¶è¯†åˆ«å®‰å…¨æ¼æ´ï¼Œè¿™ä¸€æ–¹æ³•ä¸ä¼ ç»Ÿçš„LLMç”Ÿæˆæ–¹æ³•æœ¬è´¨ä¸Šä¸åŒï¼Œåè€…é€šå¸¸ç¼ºä¹å¯¹å®‰å…¨æ€§çš„ä¸“é—¨å…³æ³¨ã€‚

**å…³é”®è®¾è®¡**ï¼šåœ¨è®¾è®¡è¿‡ç¨‹ä¸­ï¼ŒSecFSMé‡‡ç”¨äº†ç‰¹å®šçš„å‚æ•°è®¾ç½®ä»¥ä¼˜åŒ–çŸ¥è¯†æ£€ç´¢è¿‡ç¨‹ï¼Œå¹¶è®¾è®¡äº†é’ˆå¯¹å®‰å…¨æ€§çš„æŸå¤±å‡½æ•°ï¼Œä»¥ç¡®ä¿ç”Ÿæˆçš„ä»£ç åœ¨å®‰å…¨æ€§æ–¹é¢è¾¾åˆ°é¢„æœŸæ ‡å‡†ã€‚

## ğŸ“Š å®éªŒäº®ç‚¹

åœ¨ä¸ç°æœ‰æœ€å…ˆè¿›æ–¹æ³•çš„å¯¹æ¯”ä¸­ï¼ŒSecFSMåœ¨25ä¸ªå®‰å…¨æµ‹è¯•ç”¨ä¾‹çš„åŸºå‡†æµ‹è¯•ä¸­å–å¾—äº†21/25çš„é€šè¿‡ç‡ï¼Œæ˜¾ç¤ºå‡ºæ˜¾è‘—çš„æ€§èƒ½æå‡ã€‚è¿™ä¸€ç»“æœè¡¨æ˜ï¼ŒSecFSMåœ¨ç”Ÿæˆå®‰å…¨Verilogä»£ç æ–¹é¢å…·æœ‰æ˜æ˜¾ä¼˜åŠ¿ï¼Œèƒ½å¤Ÿæœ‰æ•ˆåº”å¯¹å®‰å…¨æ¼æ´é—®é¢˜ã€‚

## ğŸ¯ åº”ç”¨åœºæ™¯

SecFSMçš„ç ”ç©¶æˆæœåœ¨å®‰å…¨æ•æ„Ÿçš„ç³»ç»Ÿçº§èŠ¯ç‰‡è®¾è®¡ä¸­å…·æœ‰å¹¿æ³›çš„åº”ç”¨æ½œåŠ›ï¼Œå°¤å…¶æ˜¯åœ¨éœ€è¦é«˜å®‰å…¨æ€§çš„åµŒå…¥å¼ç³»ç»Ÿã€ç½‘ç»œè®¾å¤‡å’Œé‡‘èè®¾å¤‡ç­‰é¢†åŸŸã€‚é€šè¿‡æé«˜Verilogä»£ç çš„å®‰å…¨æ€§ï¼Œè¯¥æ–¹æ³•èƒ½å¤Ÿæœ‰æ•ˆé™ä½ç³»ç»Ÿè¢«æ”»å‡»çš„é£é™©ï¼Œæå‡æ•´ä½“ç³»ç»Ÿçš„å¯é æ€§å’Œå®‰å…¨æ€§ã€‚

## ğŸ“„ æ‘˜è¦ï¼ˆåŸæ–‡ï¼‰

> Finite State Machines (FSMs) play a critical role in implementing control logic for Systems-on-Chip (SoC). Traditionally, FSMs are implemented by hardware engineers through Verilog coding, which is often tedious and time-consuming. Recently, with the remarkable progress of Large Language Models (LLMs) in code generation, LLMs have been increasingly explored for automating Verilog code generation. However, LLM-generated Verilog code often suffers from security vulnerabilities, which is particularly concerning for security-sensitive FSM implementations. To address this issue, we propose SecFSM, a novel method that leverages a security-oriented knowledge graph to guide LLMs in generating more secure Verilog code. Specifically, we first construct a FSM Security Knowledge Graph (FSKG) as an external aid to LLMs. Subsequently, we analyze users' requirements to identify vulnerabilities and get a list of vulnerabilities in the requirements. Then, we retrieve knowledge from FSKG based on the vulnerabilities list. Finally, we construct security prompts based on the security knowledge for Verilog code generation. To evaluate SecFSM, we build a dedicated dataset collected from academic datasets, artificial datasets, papers, and industrial cases. Extensive experiments demonstrate that SecFSM outperforms state-of-the-art baselines. In particular, on a benchmark of 25 security test cases evaluated by DeepSeek-R1, SecFSM achieves an outstanding pass rate of 21/25.

