<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: SPC563 HAL Support</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>SPC563 HAL Support<br/>
<small>
[<a class="el" href="group___s_p_c563___d_r_i_v_e_r_s.html">SPC563 Drivers</a>]</small>
</h1>
<p>HAL support.  
<a href="#_details">More...</a></p>

<p><div class="dynheader">
Collaboration diagram for SPC563 HAL Support:</div>
<div class="dynsection">
<center><table><tr><td><img src="group___s_p_c563___h_a_l.png" border="0" alt="" usemap="#group______s__p__c563______h__a__l_map"/>
<map name="group______s__p__c563______h__a__l_map" id="group______s__p__c563______h__a__l">
<area shape="rect" href="group___s_p_c563___d_r_i_v_e_r_s.html" title="Device drivers included in the SPC563 support." alt="" coords="7,5,103,29"/></map></td></tr></table></center>
</div>
</p>
<hr/><a name="_details"></a><h2>Description</h2>
<p>HAL support. </p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&nbsp;&nbsp;&nbsp;&quot;SPC563M64&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Platform name.  <a href="#gaa4688daf0f1e6dda714351a6e5a394c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga037c6475d61caca3edaaa94468c37ee8">RFD_DIV2</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga40c9f7c9f6afa58ce5895e5396d12ef8">RFD_DIV4</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga69eb4f3106e6313cd54d6e18b37db504">RFD_DIV8</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga5af42067d24b6ca8e45e3280e5284e24">RFD_DIV16</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gab30145b090cf4c4a3c16b97e39dea90f">BIUCR_BANK1_TOO</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaa7070dd19e5b2bbd00b9e32b0f9512ef">BIUCR_MASTER7_PREFETCH</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga0f85304a0fa4bb5fd2ed1418f1b4417f">BIUCR_MASTER6_PREFETCH</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gad226336d918e0f9a458fef7c982493d9">BIUCR_MASTER5_PREFETCH</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga9ddb011b6912de09097bb125cf710436">BIUCR_MASTER4_PREFETCH</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga7a785742eae8ba1d38a27b0e7ba900d8">BIUCR_MASTER3_PREFETCH</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaf2a89911e53fddd6c90b1853c7eb9ea6">BIUCR_MASTER2_PREFETCH</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga42c157f7cc01b61d3a7f4597decf3825">BIUCR_MASTER1_PREFETCH</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga6b36ecf0dd539a21da266142e8ee89a0">BIUCR_MASTER0_PREFETCH</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga0155c9ba6dea2db004cdb68497daf5c1">BIUCR_APC_MASK</a>&nbsp;&nbsp;&nbsp;0x0000E000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga0cd4ff2f95fe4d2fe05c9b2634f378d2">BIUCR_APC_0</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 13)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga920a349ca541f30da37925526cf21f8a">BIUCR_APC_1</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 13)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga821ea47bb68724287b59a3c6ed7e1455">BIUCR_APC_2</a>&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 13)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaf2fa1b5fcc573a2d8fcf60afade5deb2">BIUCR_APC_3</a>&nbsp;&nbsp;&nbsp;(3 &lt;&lt; 13)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaac115af7246ce4b57a41666822f44596">BIUCR_APC_4</a>&nbsp;&nbsp;&nbsp;(4 &lt;&lt; 13)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga47e21961169e62f5350f31b732f87231">BIUCR_APC_5</a>&nbsp;&nbsp;&nbsp;(5 &lt;&lt; 13)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaafb431dafd07f453a47118854229cb6e">BIUCR_APC_6</a>&nbsp;&nbsp;&nbsp;(6 &lt;&lt; 13)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga0f4f6be62ec1a1c43c3d1acbfe53bb62">BIUCR_WWSC_MASK</a>&nbsp;&nbsp;&nbsp;0x00001800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga4c068ef4b39050a5176b59130ed0ca62">BIUCR_WWSC_0</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gad751f35cad796e9e14f660c3f5473406">BIUCR_WWSC_1</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaf3ceac4819f2011360a888a07c8e00b2">BIUCR_WWSC_2</a>&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga9da108b17527b17665db0355e0163c89">BIUCR_WWSC_3</a>&nbsp;&nbsp;&nbsp;(3 &lt;&lt; 11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga049ad54f70b4159e4456c47f11bfb53e">BIUCR_RWSC_MASK</a>&nbsp;&nbsp;&nbsp;0x00001800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gae921d22d3828a83ebea3f85b6d70467d">BIUCR_RWSC_0</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gab0e9441aff571b5dd8a069a09b9ab0e7">BIUCR_RWSC_1</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gafe56081c69023c97b790b98454c3d4f7">BIUCR_RWSC_2</a>&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaa897d5ccb1f21f8788427fa978d2d6b9">BIUCR_RWSC_3</a>&nbsp;&nbsp;&nbsp;(3 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga81435c86326e50596fd1b75386559816">BIUCR_RWSC_4</a>&nbsp;&nbsp;&nbsp;(4 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d">BIUCR_RWSC_5</a>&nbsp;&nbsp;&nbsp;(5 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga2c7c77ed82575a2a1be9cac1c9758aae">BIUCR_RWSC_6</a>&nbsp;&nbsp;&nbsp;(6 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga3ff2cbcbc2d9ee2dbd5cd46ea3444040">BIUCR_RWSC_7</a>&nbsp;&nbsp;&nbsp;(7 &lt;&lt; 8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga8e49205aaac7ae9e5d2975c34a9f8f42">BIUCR_DPFEN</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga70843f9e75e5f525e7312b17587f857e">BIUCR_IPFEN</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaa0c931af597ca895b7083d64dd153f8c">BIUCR_PFLIM_MASK</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga7be28f4a4d2182736c7c5f9fd1ec9fc7">BIUCR_PFLIM_NO</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gab94e99f87e40ceed2d22188e84d9f3ba">BIUCR_PFLIM_ON_MISS</a>&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga1b04cb2d661eba18c5ae9759d6061bd4">BIUCR_PFLIM_ON_HITMISS</a>&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga545a06fa62887113172013db376be4f0">BIUCR_BFEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaae05b18099b8ad1fd7fe41ab496a1b33">SPC563_CLK_BYPASS</a>&nbsp;&nbsp;&nbsp;FALSE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock bypass.  <a href="#gaae05b18099b8ad1fd7fe41ab496a1b33"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga32b09a8845ae731263e45b01dfb2c144">SPC563_ALLOW_OVERCLOCK</a>&nbsp;&nbsp;&nbsp;FALSE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disables the overclock checks.  <a href="#ga32b09a8845ae731263e45b01dfb2c144"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gab70a37e18000dfe1f87b03d65e628adb">SPC563_CLK_PREDIV</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External clock pre-divider.  <a href="#gab70a37e18000dfe1f87b03d65e628adb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga09acd4180af0b7770d195e8237938085">SPC563_CLK_MFD</a>&nbsp;&nbsp;&nbsp;40</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multiplication factor divider.  <a href="#ga09acd4180af0b7770d195e8237938085"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga92efee46f929afc96f2aa0b97ba02bb2">SPC563_CLK_RFD</a>&nbsp;&nbsp;&nbsp;RFD_DIV4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reduced frequency divider.  <a href="#ga92efee46f929afc96f2aa0b97ba02bb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga9b553ca96c9a82f3c9dfbb9d4c6c9a91">SPC563_FLASH_BIUCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash buffer and prefetching settings.  <a href="#ga9b553ca96c9a82f3c9dfbb9d4c6c9a91"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaa4e218fadb41a2e9a332b43376d7707e">SPC563_PLLCLK</a>&nbsp;&nbsp;&nbsp;((EXTCLK / (SPC563_CLK_PREDIV + 1)) * SPC563_CLK_MFD)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL output clock.  <a href="#gaa4e218fadb41a2e9a332b43376d7707e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga57c65ccbf5e97158f3d386e29971c2a9">SPC563_SYSCLK</a>&nbsp;&nbsp;&nbsp;(SPC563_PLLCLK / (1 &lt;&lt; (SPC563_CLK_RFD + 1)))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL output clock.  <a href="#ga57c65ccbf5e97158f3d386e29971c2a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga1b7129f24270958c28d67ce10e92822e">SPC563_FLASH_WS</a>&nbsp;&nbsp;&nbsp;(BIUCR_APC_0 | BIUCR_RWSC_0 | BIUCR_WWSC_1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash wait states are a function of the system clock.  <a href="#ga1b7129f24270958c28d67ce10e92822e"></a><br/></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low level HAL driver initialization.  <a href="#ga07d5821e5a06754e2ce920c97890d06f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_c563___h_a_l.html#gaf413c455da54d5c345a15f234f7c22b1">spc563_clock_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPC563 clocks and PLL initialization.  <a href="#gaf413c455da54d5c345a15f234f7c22b1"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaa4688daf0f1e6dda714351a6e5a394c2"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::PLATFORM_NAME" ref="gaa4688daf0f1e6dda714351a6e5a394c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLATFORM_NAME&nbsp;&nbsp;&nbsp;&quot;SPC563M64&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Platform name. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00047">47</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga037c6475d61caca3edaaa94468c37ee8"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::RFD_DIV2" ref="ga037c6475d61caca3edaaa94468c37ee8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFD_DIV2&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Divide VCO frequency by 2. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00049">49</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40c9f7c9f6afa58ce5895e5396d12ef8"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::RFD_DIV4" ref="ga40c9f7c9f6afa58ce5895e5396d12ef8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFD_DIV4&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Divide VCO frequency by 4. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00050">50</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69eb4f3106e6313cd54d6e18b37db504"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::RFD_DIV8" ref="ga69eb4f3106e6313cd54d6e18b37db504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFD_DIV8&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Divide VCO frequency by 8. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00051">51</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5af42067d24b6ca8e45e3280e5284e24"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::RFD_DIV16" ref="ga5af42067d24b6ca8e45e3280e5284e24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFD_DIV16&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Divide VCO frequency by 16. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00052">52</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab30145b090cf4c4a3c16b97e39dea90f"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_BANK1_TOO" ref="gab30145b090cf4c4a3c16b97e39dea90f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_BANK1_TOO&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Use settings for bank1 too. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00056">56</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7070dd19e5b2bbd00b9e32b0f9512ef"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_MASTER7_PREFETCH" ref="gaa7070dd19e5b2bbd00b9e32b0f9512ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_MASTER7_PREFETCH&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable master 7 prefetch. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00057">57</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f85304a0fa4bb5fd2ed1418f1b4417f"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_MASTER6_PREFETCH" ref="ga0f85304a0fa4bb5fd2ed1418f1b4417f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_MASTER6_PREFETCH&nbsp;&nbsp;&nbsp;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable master 6 prefetch. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00058">58</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad226336d918e0f9a458fef7c982493d9"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_MASTER5_PREFETCH" ref="gad226336d918e0f9a458fef7c982493d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_MASTER5_PREFETCH&nbsp;&nbsp;&nbsp;0x00200000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable master 5 prefetch. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00059">59</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ddb011b6912de09097bb125cf710436"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_MASTER4_PREFETCH" ref="ga9ddb011b6912de09097bb125cf710436" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_MASTER4_PREFETCH&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable master 4 prefetch. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00060">60</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a785742eae8ba1d38a27b0e7ba900d8"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_MASTER3_PREFETCH" ref="ga7a785742eae8ba1d38a27b0e7ba900d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_MASTER3_PREFETCH&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable master 3 prefetch. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00061">61</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2a89911e53fddd6c90b1853c7eb9ea6"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_MASTER2_PREFETCH" ref="gaf2a89911e53fddd6c90b1853c7eb9ea6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_MASTER2_PREFETCH&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable master 2 prefetch. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00062">62</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42c157f7cc01b61d3a7f4597decf3825"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_MASTER1_PREFETCH" ref="ga42c157f7cc01b61d3a7f4597decf3825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_MASTER1_PREFETCH&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable master 1 prefetch. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00063">63</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b36ecf0dd539a21da266142e8ee89a0"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_MASTER0_PREFETCH" ref="ga6b36ecf0dd539a21da266142e8ee89a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_MASTER0_PREFETCH&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable master 0 prefetch. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00064">64</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0155c9ba6dea2db004cdb68497daf5c1"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_APC_MASK" ref="ga0155c9ba6dea2db004cdb68497daf5c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_APC_MASK&nbsp;&nbsp;&nbsp;0x0000E000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>APC field mask. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00065">65</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cd4ff2f95fe4d2fe05c9b2634f378d2"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_APC_0" ref="ga0cd4ff2f95fe4d2fe05c9b2634f378d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_APC_0&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 13)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No additional hold cycles. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00066">66</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga920a349ca541f30da37925526cf21f8a"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_APC_1" ref="ga920a349ca541f30da37925526cf21f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_APC_1&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 additional hold cycle. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00067">67</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga821ea47bb68724287b59a3c6ed7e1455"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_APC_2" ref="ga821ea47bb68724287b59a3c6ed7e1455" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_APC_2&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 13)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>2 additional hold cycles. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00068">68</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2fa1b5fcc573a2d8fcf60afade5deb2"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_APC_3" ref="gaf2fa1b5fcc573a2d8fcf60afade5deb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_APC_3&nbsp;&nbsp;&nbsp;(3 &lt;&lt; 13)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>3 additional hold cycles. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00069">69</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac115af7246ce4b57a41666822f44596"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_APC_4" ref="gaac115af7246ce4b57a41666822f44596" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_APC_4&nbsp;&nbsp;&nbsp;(4 &lt;&lt; 13)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>4 additional hold cycles. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00070">70</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47e21961169e62f5350f31b732f87231"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_APC_5" ref="ga47e21961169e62f5350f31b732f87231" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_APC_5&nbsp;&nbsp;&nbsp;(5 &lt;&lt; 13)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>5 additional hold cycles. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00071">71</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaafb431dafd07f453a47118854229cb6e"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_APC_6" ref="gaafb431dafd07f453a47118854229cb6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_APC_6&nbsp;&nbsp;&nbsp;(6 &lt;&lt; 13)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>6 additional hold cycles. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00072">72</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f4f6be62ec1a1c43c3d1acbfe53bb62"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_WWSC_MASK" ref="ga0f4f6be62ec1a1c43c3d1acbfe53bb62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_WWSC_MASK&nbsp;&nbsp;&nbsp;0x00001800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>WWSC field mask. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00073">73</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c068ef4b39050a5176b59130ed0ca62"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_WWSC_0" ref="ga4c068ef4b39050a5176b59130ed0ca62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_WWSC_0&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 11)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No write wait states. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00074">74</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad751f35cad796e9e14f660c3f5473406"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_WWSC_1" ref="gad751f35cad796e9e14f660c3f5473406" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_WWSC_1&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 write wait state. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00075">75</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3ceac4819f2011360a888a07c8e00b2"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_WWSC_2" ref="gaf3ceac4819f2011360a888a07c8e00b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_WWSC_2&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 11)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>2 write wait states. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00076">76</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9da108b17527b17665db0355e0163c89"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_WWSC_3" ref="ga9da108b17527b17665db0355e0163c89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_WWSC_3&nbsp;&nbsp;&nbsp;(3 &lt;&lt; 11)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>3 write wait states. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00077">77</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga049ad54f70b4159e4456c47f11bfb53e"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_RWSC_MASK" ref="ga049ad54f70b4159e4456c47f11bfb53e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_RWSC_MASK&nbsp;&nbsp;&nbsp;0x00001800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RWSC field mask. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00078">78</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae921d22d3828a83ebea3f85b6d70467d"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_RWSC_0" ref="gae921d22d3828a83ebea3f85b6d70467d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_RWSC_0&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No read wait states. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00079">79</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0e9441aff571b5dd8a069a09b9ab0e7"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_RWSC_1" ref="gab0e9441aff571b5dd8a069a09b9ab0e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_RWSC_1&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 read wait state. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00080">80</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe56081c69023c97b790b98454c3d4f7"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_RWSC_2" ref="gafe56081c69023c97b790b98454c3d4f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_RWSC_2&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>2 read wait states. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00081">81</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa897d5ccb1f21f8788427fa978d2d6b9"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_RWSC_3" ref="gaa897d5ccb1f21f8788427fa978d2d6b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_RWSC_3&nbsp;&nbsp;&nbsp;(3 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>3 read wait states. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00082">82</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81435c86326e50596fd1b75386559816"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_RWSC_4" ref="ga81435c86326e50596fd1b75386559816" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_RWSC_4&nbsp;&nbsp;&nbsp;(4 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>4 read wait states. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00083">83</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_RWSC_5" ref="ga3ecb2d99a2d79a5fbb88ef78ed8c2f0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_RWSC_5&nbsp;&nbsp;&nbsp;(5 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>5 read wait states. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00084">84</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c7c77ed82575a2a1be9cac1c9758aae"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_RWSC_6" ref="ga2c7c77ed82575a2a1be9cac1c9758aae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_RWSC_6&nbsp;&nbsp;&nbsp;(6 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>6 read wait states. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00085">85</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ff2cbcbc2d9ee2dbd5cd46ea3444040"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_RWSC_7" ref="ga3ff2cbcbc2d9ee2dbd5cd46ea3444040" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_RWSC_7&nbsp;&nbsp;&nbsp;(7 &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>7 read wait states. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00086">86</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e49205aaac7ae9e5d2975c34a9f8f42"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_DPFEN" ref="ga8e49205aaac7ae9e5d2975c34a9f8f42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_DPFEN&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data prefetch enable. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00087">87</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70843f9e75e5f525e7312b17587f857e"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_IPFEN" ref="ga70843f9e75e5f525e7312b17587f857e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_IPFEN&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Instr. prefetch enable. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00088">88</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0c931af597ca895b7083d64dd153f8c"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_PFLIM_MASK" ref="gaa0c931af597ca895b7083d64dd153f8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_PFLIM_MASK&nbsp;&nbsp;&nbsp;0x00000060</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PFLIM field mask. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00089">89</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7be28f4a4d2182736c7c5f9fd1ec9fc7"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_PFLIM_NO" ref="ga7be28f4a4d2182736c7c5f9fd1ec9fc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_PFLIM_NO&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No prefetching. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00090">90</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab94e99f87e40ceed2d22188e84d9f3ba"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_PFLIM_ON_MISS" ref="gab94e99f87e40ceed2d22188e84d9f3ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_PFLIM_ON_MISS&nbsp;&nbsp;&nbsp;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prefetch on miss. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00091">91</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b04cb2d661eba18c5ae9759d6061bd4"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_PFLIM_ON_HITMISS" ref="ga1b04cb2d661eba18c5ae9759d6061bd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_PFLIM_ON_HITMISS&nbsp;&nbsp;&nbsp;(2 &lt;&lt; 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Prefetch on hit and miss. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00092">92</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga545a06fa62887113172013db376be4f0"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::BIUCR_BFEN" ref="ga545a06fa62887113172013db376be4f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIUCR_BFEN&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flash buffering enable. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00093">93</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae05b18099b8ad1fd7fe41ab496a1b33"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::SPC563_CLK_BYPASS" ref="gaae05b18099b8ad1fd7fe41ab496a1b33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPC563_CLK_BYPASS&nbsp;&nbsp;&nbsp;FALSE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock bypass. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>If set to <code>TRUE</code> then the PLL is not started and initialized, the external clock is used as-is and the other clock-related settings are ignored. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00106">106</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32b09a8845ae731263e45b01dfb2c144"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::SPC563_ALLOW_OVERCLOCK" ref="ga32b09a8845ae731263e45b01dfb2c144" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPC563_ALLOW_OVERCLOCK&nbsp;&nbsp;&nbsp;FALSE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disables the overclock checks. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00113">113</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab70a37e18000dfe1f87b03d65e628adb"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::SPC563_CLK_PREDIV" ref="gab70a37e18000dfe1f87b03d65e628adb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPC563_CLK_PREDIV&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>External clock pre-divider. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Must be in range 0...14. </dd>
<dd>
The effective divider factor is this value plus one. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00122">122</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09acd4180af0b7770d195e8237938085"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::SPC563_CLK_MFD" ref="ga09acd4180af0b7770d195e8237938085" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPC563_CLK_MFD&nbsp;&nbsp;&nbsp;40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Multiplication factor divider. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Must be in range 32...96. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00130">130</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92efee46f929afc96f2aa0b97ba02bb2"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::SPC563_CLK_RFD" ref="ga92efee46f929afc96f2aa0b97ba02bb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPC563_CLK_RFD&nbsp;&nbsp;&nbsp;RFD_DIV4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reduced frequency divider. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00137">137</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b553ca96c9a82f3c9dfbb9d4c6c9a91"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::SPC563_FLASH_BIUCR" ref="ga9b553ca96c9a82f3c9dfbb9d4c6c9a91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPC563_FLASH_BIUCR</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="group___s_p_c563___h_a_l.html#gab30145b090cf4c4a3c16b97e39dea90f">BIUCR_BANK1_TOO</a> |                      \
                                     <a class="code" href="group___s_p_c563___h_a_l.html#ga9ddb011b6912de09097bb125cf710436">BIUCR_MASTER4_PREFETCH</a> |               \
                                     <a class="code" href="group___s_p_c563___h_a_l.html#ga6b36ecf0dd539a21da266142e8ee89a0">BIUCR_MASTER0_PREFETCH</a> |               \
                                     <a class="code" href="group___s_p_c563___h_a_l.html#ga8e49205aaac7ae9e5d2975c34a9f8f42">BIUCR_DPFEN</a> |                          \
                                     <a class="code" href="group___s_p_c563___h_a_l.html#ga70843f9e75e5f525e7312b17587f857e">BIUCR_IPFEN</a> |                          \
                                     <a class="code" href="group___s_p_c563___h_a_l.html#gab94e99f87e40ceed2d22188e84d9f3ba">BIUCR_PFLIM_ON_MISS</a> |                  \
                                     <a class="code" href="group___s_p_c563___h_a_l.html#ga545a06fa62887113172013db376be4f0">BIUCR_BFEN</a>)
</pre></div>
<p>Flash buffer and prefetching settings. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>Please refer to the SPC563M64 reference manual about the meaning of the following bits, if in doubt DO NOT MODIFY IT. </dd>
<dd>
Do not specify the APC, WWSC, RWSC bits in this value because those are calculated from the system clock and ORed with this value. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00149">149</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4e218fadb41a2e9a332b43376d7707e"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::SPC563_PLLCLK" ref="gaa4e218fadb41a2e9a332b43376d7707e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPC563_PLLCLK&nbsp;&nbsp;&nbsp;((EXTCLK / (SPC563_CLK_PREDIV + 1)) * SPC563_CLK_MFD)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL output clock. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00178">178</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57c65ccbf5e97158f3d386e29971c2a9"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::SPC563_SYSCLK" ref="ga57c65ccbf5e97158f3d386e29971c2a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPC563_SYSCLK&nbsp;&nbsp;&nbsp;(SPC563_PLLCLK / (1 &lt;&lt; (SPC563_CLK_RFD + 1)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL output clock. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00188">188</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b7129f24270958c28d67ce10e92822e"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.h::SPC563_FLASH_WS" ref="ga1b7129f24270958c28d67ce10e92822e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPC563_FLASH_WS&nbsp;&nbsp;&nbsp;(BIUCR_APC_0 | BIUCR_RWSC_0 | BIUCR_WWSC_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash wait states are a function of the system clock. </p>

<p>Definition at line <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html#l00201">201</a> of file <a class="el" href="platforms_2_s_p_c56x_2hal__lld_8h_source.html">platforms/SPC56x/hal_lld.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga07d5821e5a06754e2ce920c97890d06f"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.c::hal_lld_init" ref="ga07d5821e5a06754e2ce920c97890d06f" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hal_lld_init </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low level HAL driver initialization. </p>

</div>
</div>
<a class="anchor" id="gaf413c455da54d5c345a15f234f7c22b1"></a><!-- doxytag: member="platforms/SPC56x/hal_lld.c::spc563_clock_init" ref="gaf413c455da54d5c345a15f234f7c22b1" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void spc563_clock_init </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPC563 clocks and PLL initialization. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>All the involved constants come from the file <code>board.h</code> and <code>hal_lld.h</code> </dd></dl>

</div>
</div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Jul 11 13:13:28 2010 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.6.3</small></address>
</body>
</html>
