begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 2010-2011 Qlogic Corporation  * All rights reserved.  *  *  Redistribution and use in source and binary forms, with or without  *  modification, are permitted provided that the following conditions  *  are met:  *  *  1. Redistributions of source code must retain the above copyright  *     notice, this list of conditions and the following disclaimer.  *  2. Redistributions in binary form must reproduce the above copyright  *     notice, this list of conditions and the following disclaimer in the  *     documentation and/or other materials provided with the distribution.  *  *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  *  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  *  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  *  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE  *  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR  *  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  *  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  *  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN  *  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  *  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE  *  POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*  * File : qla_misc.c  * Author : David C Somayajulu, Qlogic Corporation, Aliso Viejo, CA 92656.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"qla_os.h"
end_include

begin_include
include|#
directive|include
file|"qla_reg.h"
end_include

begin_include
include|#
directive|include
file|"qla_hw.h"
end_include

begin_include
include|#
directive|include
file|"qla_def.h"
end_include

begin_include
include|#
directive|include
file|"qla_reg.h"
end_include

begin_include
include|#
directive|include
file|"qla_inline.h"
end_include

begin_include
include|#
directive|include
file|"qla_glbl.h"
end_include

begin_include
include|#
directive|include
file|"qla_dbg.h"
end_include

begin_comment
comment|/*  * structure encapsulating the value to read/write to offchip memory  */
end_comment

begin_typedef
typedef|typedef
struct|struct
name|_offchip_mem_val
block|{
name|uint32_t
name|data_lo
decl_stmt|;
name|uint32_t
name|data_hi
decl_stmt|;
name|uint32_t
name|data_ulo
decl_stmt|;
name|uint32_t
name|data_uhi
decl_stmt|;
block|}
name|offchip_mem_val_t
typedef|;
end_typedef

begin_define
define|#
directive|define
name|Q8_ADDR_UNDEFINED
value|0xFFFFFFFF
end_define

begin_comment
comment|/*  * The index to this table is Bits 20-27 of the indirect register address  */
end_comment

begin_decl_stmt
specifier|static
name|uint32_t
name|indirect_to_base_map
index|[]
init|=
block|{
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x00 */
literal|0x77300000
block|,
comment|/* 0x01 */
literal|0x29500000
block|,
comment|/* 0x02 */
literal|0x2A500000
block|,
comment|/* 0x03 */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x04 */
literal|0x0D000000
block|,
comment|/* 0x05 */
literal|0x1B100000
block|,
comment|/* 0x06 */
literal|0x0E600000
block|,
comment|/* 0x07 */
literal|0x0E000000
block|,
comment|/* 0x08 */
literal|0x0E100000
block|,
comment|/* 0x09 */
literal|0x0E200000
block|,
comment|/* 0x0A */
literal|0x0E300000
block|,
comment|/* 0x0B */
literal|0x42000000
block|,
comment|/* 0x0C */
literal|0x41700000
block|,
comment|/* 0x0D */
literal|0x42100000
block|,
comment|/* 0x0E */
literal|0x34B00000
block|,
comment|/* 0x0F */
literal|0x40500000
block|,
comment|/* 0x10 */
literal|0x34000000
block|,
comment|/* 0x11 */
literal|0x34100000
block|,
comment|/* 0x12 */
literal|0x34200000
block|,
comment|/* 0x13 */
literal|0x34300000
block|,
comment|/* 0x14 */
literal|0x34500000
block|,
comment|/* 0x15 */
literal|0x34400000
block|,
comment|/* 0x16 */
literal|0x3C000000
block|,
comment|/* 0x17 */
literal|0x3C100000
block|,
comment|/* 0x18 */
literal|0x3C200000
block|,
comment|/* 0x19 */
literal|0x3C300000
block|,
comment|/* 0x1A */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x1B */
literal|0x3C400000
block|,
comment|/* 0x1C */
literal|0x41000000
block|,
comment|/* 0x1D */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x1E */
literal|0x0D100000
block|,
comment|/* 0x1F */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x20 */
literal|0x77300000
block|,
comment|/* 0x21 */
literal|0x41600000
block|,
comment|/* 0x22 */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x23 */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x24 */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x25 */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x26 */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x27 */
literal|0x41700000
block|,
comment|/* 0x28 */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x29 */
literal|0x08900000
block|,
comment|/* 0x2A */
literal|0x70A00000
block|,
comment|/* 0x2B */
literal|0x70B00000
block|,
comment|/* 0x2C */
literal|0x70C00000
block|,
comment|/* 0x2D */
literal|0x08D00000
block|,
comment|/* 0x2E */
literal|0x08E00000
block|,
comment|/* 0x2F */
literal|0x70F00000
block|,
comment|/* 0x30 */
literal|0x40500000
block|,
comment|/* 0x31 */
literal|0x42000000
block|,
comment|/* 0x32 */
literal|0x42100000
block|,
comment|/* 0x33 */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x34 */
literal|0x08800000
block|,
comment|/* 0x35 */
literal|0x09100000
block|,
comment|/* 0x36 */
literal|0x71200000
block|,
comment|/* 0x37 */
literal|0x40600000
block|,
comment|/* 0x38 */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x39 */
literal|0x71800000
block|,
comment|/* 0x3A */
literal|0x19900000
block|,
comment|/* 0x3B */
literal|0x1A900000
block|,
comment|/* 0x3C */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x3D */
literal|0x34600000
block|,
comment|/* 0x3E */
name|Q8_ADDR_UNDEFINED
block|,
comment|/* 0x3F */
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Address Translation Table for CRB to offsets from PCI BAR0  */
end_comment

begin_typedef
typedef|typedef
struct|struct
name|_crb_to_pci
block|{
name|uint32_t
name|crb_addr
decl_stmt|;
name|uint32_t
name|pci_addr
decl_stmt|;
block|}
name|crb_to_pci_t
typedef|;
end_typedef

begin_decl_stmt
specifier|static
name|crb_to_pci_t
name|crbinit_to_pciaddr
index|[]
init|=
block|{
block|{
operator|(
literal|0x088
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x035
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x089
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x02A
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x08D
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x02E
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x08E
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x02F
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x0C6
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x023
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x0C7
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x024
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x0C8
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x025
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x0D0
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x005
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x0D1
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x01F
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x0E0
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x008
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x0E1
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x009
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x0E2
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x00A
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x0E3
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x00B
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x0E6
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x007
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x199
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x03B
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x1B1
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x006
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x295
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x002
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x29A
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x000
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x2A5
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x003
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x340
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x011
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x341
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x012
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x342
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x013
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x343
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x014
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x344
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x016
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x345
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x015
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x3C0
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x017
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x3C1
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x018
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x3C2
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x019
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x3C3
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x01A
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x3C4
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x01C
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x3C5
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x01B
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x405
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x031
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x406
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x038
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x410
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x01D
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x416
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x022
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x417
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x028
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x420
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x032
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x421
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x033
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x700
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x00C
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x701
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x00D
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x702
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x00E
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x703
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x00F
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x704
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x010
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x70A
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x02B
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x70B
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x02C
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x70C
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x02D
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x70F
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x030
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x718
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x03A
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x758
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x026
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x759
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x027
operator|<<
literal|20
operator|)
block|}
block|,
block|{
operator|(
literal|0x773
operator|<<
literal|20
operator|)
block|,
operator|(
literal|0x001
operator|<<
literal|20
operator|)
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|Q8_INVALID_ADDRESS
value|(-1)
end_define

begin_define
define|#
directive|define
name|Q8_ADDR_MASK
value|(0xFFF<< 20)
end_define

begin_typedef
typedef|typedef
struct|struct
name|_addr_val
block|{
name|uint32_t
name|addr
decl_stmt|;
name|uint32_t
name|value
decl_stmt|;
name|uint32_t
name|pci_addr
decl_stmt|;
name|uint32_t
name|ind_addr
decl_stmt|;
block|}
name|addr_val_t
typedef|;
end_typedef

begin_comment
comment|/*  * Name: qla_rdwr_indreg32  * Function: Read/Write an Indirect Register  */
end_comment

begin_function
name|int
name|qla_rdwr_indreg32
parameter_list|(
name|qla_host_t
modifier|*
name|ha
parameter_list|,
name|uint32_t
name|addr
parameter_list|,
name|uint32_t
modifier|*
name|val
parameter_list|,
name|uint32_t
name|rd
parameter_list|)
block|{
name|uint32_t
name|offset
decl_stmt|;
name|int
name|count
init|=
literal|100
decl_stmt|;
name|offset
operator|=
operator|(
name|addr
operator|&
literal|0xFFF00000
operator|)
operator|>>
literal|20
expr_stmt|;
if|if
condition|(
name|offset
operator|>
literal|0x3F
condition|)
block|{
name|device_printf
argument_list|(
name|ha
operator|->
name|pci_dev
argument_list|,
literal|"%s: invalid addr 0x%08x\n"
argument_list|,
name|__func__
argument_list|,
name|addr
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
name|offset
operator|=
name|indirect_to_base_map
index|[
name|offset
index|]
expr_stmt|;
if|if
condition|(
name|offset
operator|==
name|Q8_ADDR_UNDEFINED
condition|)
block|{
name|device_printf
argument_list|(
name|ha
operator|->
name|pci_dev
argument_list|,
literal|"%s: undefined map 0x%08x\n"
argument_list|,
name|__func__
argument_list|,
name|addr
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
name|offset
operator|=
name|offset
operator||
operator|(
name|addr
operator|&
literal|0x000F0000
operator|)
expr_stmt|;
if|if
condition|(
name|qla_sem_lock
argument_list|(
name|ha
argument_list|,
name|Q8_SEM7_LOCK
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|ha
operator|->
name|pci_dev
argument_list|,
literal|"%s: SEM7_LOCK failed\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_CRB_WINDOW_2M
argument_list|,
name|offset
argument_list|)
expr_stmt|;
while|while
condition|(
name|offset
operator|!=
operator|(
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_CRB_WINDOW_2M
argument_list|)
operator|)
condition|)
block|{
name|count
operator|--
expr_stmt|;
if|if
condition|(
operator|!
name|count
condition|)
block|{
name|qla_sem_unlock
argument_list|(
name|ha
argument_list|,
name|Q8_SEM7_UNLOCK
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|rd
condition|)
block|{
operator|*
name|val
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
operator|(
operator|(
name|addr
operator|&
literal|0xFFFF
operator|)
operator||
literal|0x1E0000
operator|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
operator|(
operator|(
name|addr
operator|&
literal|0xFFFF
operator|)
operator||
literal|0x1E0000
operator|)
argument_list|,
operator|*
name|val
argument_list|)
expr_stmt|;
block|}
name|qla_sem_unlock
argument_list|(
name|ha
argument_list|,
name|Q8_SEM7_UNLOCK
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/*  * Name: qla_rdwr_offchip_mem  * Function: Read/Write OffChip Memory  */
end_comment

begin_function
specifier|static
name|int
name|qla_rdwr_offchip_mem
parameter_list|(
name|qla_host_t
modifier|*
name|ha
parameter_list|,
name|uint64_t
name|addr
parameter_list|,
name|offchip_mem_val_t
modifier|*
name|val
parameter_list|,
name|uint32_t
name|rd
parameter_list|)
block|{
name|uint32_t
name|count
init|=
literal|100
decl_stmt|;
name|uint32_t
name|data
decl_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_MIU_TEST_AGT_ADDR_LO
argument_list|,
operator|(
name|uint32_t
operator|)
name|addr
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_MIU_TEST_AGT_ADDR_HI
argument_list|,
call|(
name|uint32_t
call|)
argument_list|(
name|addr
operator|>>
literal|32
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|rd
condition|)
block|{
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_MIU_TEST_AGT_WRDATA_LO
argument_list|,
name|val
operator|->
name|data_lo
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_MIU_TEST_AGT_WRDATA_HI
argument_list|,
name|val
operator|->
name|data_hi
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_MIU_TEST_AGT_WRDATA_ULO
argument_list|,
name|val
operator|->
name|data_ulo
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_MIU_TEST_AGT_WRDATA_UHI
argument_list|,
name|val
operator|->
name|data_uhi
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_MIU_TEST_AGT_CTRL
argument_list|,
literal|0x07
argument_list|)
expr_stmt|;
comment|/* Write */
block|}
else|else
block|{
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_MIU_TEST_AGT_CTRL
argument_list|,
literal|0x03
argument_list|)
expr_stmt|;
comment|/* Read */
block|}
while|while
condition|(
name|count
operator|--
condition|)
block|{
name|data
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_MIU_TEST_AGT_CTRL
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
operator|(
name|data
operator|&
name|BIT_3
operator|)
condition|)
block|{
if|if
condition|(
name|rd
condition|)
block|{
name|val
operator|->
name|data_lo
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|, \
name|Q8_MIU_TEST_AGT_RDDATA_LO
argument_list|)
expr_stmt|;
name|val
operator|->
name|data_hi
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|, \
name|Q8_MIU_TEST_AGT_RDDATA_HI
argument_list|)
expr_stmt|;
name|val
operator|->
name|data_ulo
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|, \
name|Q8_MIU_TEST_AGT_RDDATA_ULO
argument_list|)
expr_stmt|;
name|val
operator|->
name|data_uhi
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|, \
name|Q8_MIU_TEST_AGT_RDDATA_UHI
argument_list|)
expr_stmt|;
block|}
return|return
literal|0
return|;
block|}
else|else
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
name|device_printf
argument_list|(
name|ha
operator|->
name|pci_dev
argument_list|,
literal|"%s: failed[0x%08x]\n"
argument_list|,
name|__func__
argument_list|,
name|data
argument_list|)
expr_stmt|;
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * Name: qla_rd_flash32  * Function: Read Flash Memory  */
end_comment

begin_function
name|int
name|qla_rd_flash32
parameter_list|(
name|qla_host_t
modifier|*
name|ha
parameter_list|,
name|uint32_t
name|addr
parameter_list|,
name|uint32_t
modifier|*
name|data
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|;
name|uint32_t
name|count
init|=
literal|100
decl_stmt|;
if|if
condition|(
name|qla_sem_lock
argument_list|(
name|ha
argument_list|,
name|Q8_SEM2_LOCK
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|ha
operator|->
name|pci_dev
argument_list|,
literal|"%s: SEM2_LOCK failed\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_ROM_LOCKID
argument_list|,
literal|0xa5a5a5a5
argument_list|)
expr_stmt|;
name|val
operator|=
name|addr
expr_stmt|;
name|qla_rdwr_indreg32
argument_list|(
name|ha
argument_list|,
name|Q8_ROM_ADDRESS
argument_list|,
operator|&
name|val
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|val
operator|=
literal|0
expr_stmt|;
name|qla_rdwr_indreg32
argument_list|(
name|ha
argument_list|,
name|Q8_ROM_DUMMY_BYTE_COUNT
argument_list|,
operator|&
name|val
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|val
operator|=
literal|3
expr_stmt|;
name|qla_rdwr_indreg32
argument_list|(
name|ha
argument_list|,
name|Q8_ROM_ADDR_BYTE_COUNT
argument_list|,
operator|&
name|val
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|QLA_USEC_DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
name|val
operator|=
name|ROM_OPCODE_FAST_RD
expr_stmt|;
name|qla_rdwr_indreg32
argument_list|(
name|ha
argument_list|,
name|Q8_ROM_INSTR_OPCODE
argument_list|,
operator|&
name|val
argument_list|,
literal|0
argument_list|)
expr_stmt|;
while|while
condition|(
operator|!
operator|(
operator|(
name|val
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_ROM_STATUS
argument_list|)
operator|)
operator|&
name|BIT_1
operator|)
condition|)
block|{
name|count
operator|--
expr_stmt|;
if|if
condition|(
operator|!
name|count
condition|)
block|{
name|qla_sem_unlock
argument_list|(
name|ha
argument_list|,
name|Q8_SEM7_UNLOCK
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
block|}
name|val
operator|=
literal|0
expr_stmt|;
name|qla_rdwr_indreg32
argument_list|(
name|ha
argument_list|,
name|Q8_ROM_DUMMY_BYTE_COUNT
argument_list|,
operator|&
name|val
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|qla_rdwr_indreg32
argument_list|(
name|ha
argument_list|,
name|Q8_ROM_ADDR_BYTE_COUNT
argument_list|,
operator|&
name|val
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|QLA_USEC_DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
name|qla_rdwr_indreg32
argument_list|(
name|ha
argument_list|,
name|Q8_ROM_RD_DATA
argument_list|,
name|data
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|qla_sem_unlock
argument_list|(
name|ha
argument_list|,
name|Q8_SEM2_UNLOCK
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/*  * Name: qla_int_to_pci_addr_map  * Function: Convert's Internal(CRB) Address to Indirect Address  */
end_comment

begin_function
specifier|static
name|uint32_t
name|qla_int_to_pci_addr_map
parameter_list|(
name|qla_host_t
modifier|*
name|ha
parameter_list|,
name|uint32_t
name|int_addr
parameter_list|)
block|{
name|uint32_t
name|crb_to_pci_table_size
decl_stmt|,
name|i
decl_stmt|;
name|uint32_t
name|addr
decl_stmt|;
name|crb_to_pci_table_size
operator|=
sizeof|sizeof
argument_list|(
name|crbinit_to_pciaddr
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|crb_to_pci_t
argument_list|)
expr_stmt|;
name|addr
operator|=
name|int_addr
operator|&
name|Q8_ADDR_MASK
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|crb_to_pci_table_size
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|crbinit_to_pciaddr
index|[
name|i
index|]
operator|.
name|crb_addr
operator|==
name|addr
condition|)
block|{
name|addr
operator|=
operator|(
name|int_addr
operator|&
operator|~
name|Q8_ADDR_MASK
operator|)
operator||
name|crbinit_to_pciaddr
index|[
name|i
index|]
operator|.
name|pci_addr
expr_stmt|;
return|return
operator|(
name|addr
operator|)
return|;
block|}
block|}
return|return
operator|(
name|Q8_INVALID_ADDRESS
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * Name: qla_filter_pci_addr  * Function: Filter's out Indirect Addresses which are not writeable  */
end_comment

begin_function
specifier|static
name|uint32_t
name|qla_filter_pci_addr
parameter_list|(
name|qla_host_t
modifier|*
name|ha
parameter_list|,
name|uint32_t
name|addr
parameter_list|)
block|{
if|if
condition|(
operator|(
name|addr
operator|==
name|Q8_INVALID_ADDRESS
operator|)
operator|||
operator|(
name|addr
operator|==
literal|0x00112040
operator|)
operator|||
operator|(
name|addr
operator|==
literal|0x00112048
operator|)
operator|||
operator|(
operator|(
name|addr
operator|&
literal|0xFFFF0FFF
operator|)
operator|==
literal|0x001100C4
operator|)
operator|||
operator|(
operator|(
name|addr
operator|&
literal|0xFFFF0FFF
operator|)
operator|==
literal|0x001100C8
operator|)
operator|||
operator|(
operator|(
name|addr
operator|&
literal|0x0FF00000
operator|)
operator|==
literal|0x00200000
operator|)
operator|||
operator|(
name|addr
operator|==
literal|0x022021FC
operator|)
operator|||
operator|(
name|addr
operator|==
literal|0x0330001C
operator|)
operator|||
operator|(
name|addr
operator|==
literal|0x03300024
operator|)
operator|||
operator|(
name|addr
operator|==
literal|0x033000A8
operator|)
operator|||
operator|(
name|addr
operator|==
literal|0x033000C8
operator|)
operator|||
operator|(
name|addr
operator|==
literal|0x033000BC
operator|)
operator|||
operator|(
operator|(
name|addr
operator|&
literal|0x0FF00000
operator|)
operator|==
literal|0x03A00000
operator|)
operator|||
operator|(
name|addr
operator|==
literal|0x03B0001C
operator|)
condition|)
return|return
operator|(
name|Q8_INVALID_ADDRESS
operator|)
return|;
else|else
return|return
operator|(
name|addr
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * Name: qla_crb_init  * Function: CRB Initialization - first step in the initialization after reset  *	Essentially reads the address/value pairs from address = 0x00 and  *	writes the value into address in the addr/value pair.  */
end_comment

begin_function
specifier|static
name|int
name|qla_crb_init
parameter_list|(
name|qla_host_t
modifier|*
name|ha
parameter_list|)
block|{
name|uint32_t
name|val
decl_stmt|,
name|sig
decl_stmt|;
name|uint32_t
name|offset
decl_stmt|,
name|count
decl_stmt|,
name|i
decl_stmt|;
name|addr_val_t
modifier|*
name|addr_val_map
decl_stmt|,
modifier|*
name|avmap
decl_stmt|;
name|qla_rd_flash32
argument_list|(
name|ha
argument_list|,
literal|0
argument_list|,
operator|&
name|sig
argument_list|)
expr_stmt|;
name|QL_DPRINT2
argument_list|(
operator|(
name|ha
operator|->
name|pci_dev
operator|,
literal|"%s: val[0] = 0x%08x\n"
operator|,
name|__func__
operator|,
name|sig
operator|)
argument_list|)
expr_stmt|;
name|qla_rd_flash32
argument_list|(
name|ha
argument_list|,
literal|4
argument_list|,
operator|&
name|val
argument_list|)
expr_stmt|;
name|QL_DPRINT2
argument_list|(
operator|(
name|ha
operator|->
name|pci_dev
operator|,
literal|"%s: val[4] = 0x%08x\n"
operator|,
name|__func__
operator|,
name|val
operator|)
argument_list|)
expr_stmt|;
name|count
operator|=
name|val
operator|>>
literal|16
expr_stmt|;
name|offset
operator|=
name|val
operator|&
literal|0xFFFF
expr_stmt|;
name|offset
operator|=
name|offset
operator|<<
literal|2
expr_stmt|;
name|QL_DPRINT2
argument_list|(
operator|(
name|ha
operator|->
name|pci_dev
operator|,
literal|"%s: [sig,val]=[0x%08x, 0x%08x] %d pairs\n"
operator|,
name|__func__
operator|,
name|sig
operator|,
name|val
operator|,
name|count
operator|)
argument_list|)
expr_stmt|;
name|addr_val_map
operator|=
name|avmap
operator|=
name|malloc
argument_list|(
operator|(
sizeof|sizeof
argument_list|(
name|addr_val_t
argument_list|)
operator|*
name|count
operator|)
argument_list|,
name|M_QLA8XXXBUF
argument_list|,
name|M_NOWAIT
argument_list|)
expr_stmt|;
if|if
condition|(
name|addr_val_map
operator|==
name|NULL
condition|)
block|{
name|device_printf
argument_list|(
name|ha
operator|->
name|pci_dev
argument_list|,
literal|"%s: malloc failed\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
name|memset
argument_list|(
name|avmap
argument_list|,
literal|0
argument_list|,
operator|(
sizeof|sizeof
argument_list|(
name|addr_val_t
argument_list|)
operator|*
name|count
operator|)
argument_list|)
expr_stmt|;
name|count
operator|=
name|count
operator|<<
literal|1
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|count
condition|;
control|)
block|{
name|qla_rd_flash32
argument_list|(
name|ha
argument_list|,
operator|(
name|offset
operator|+
operator|(
name|i
operator|*
literal|4
operator|)
operator|)
argument_list|,
operator|&
name|avmap
operator|->
name|value
argument_list|)
expr_stmt|;
name|i
operator|++
expr_stmt|;
name|qla_rd_flash32
argument_list|(
name|ha
argument_list|,
operator|(
name|offset
operator|+
operator|(
name|i
operator|*
literal|4
operator|)
operator|)
argument_list|,
operator|&
name|avmap
operator|->
name|addr
argument_list|)
expr_stmt|;
name|i
operator|++
expr_stmt|;
name|avmap
operator|->
name|pci_addr
operator|=
name|qla_int_to_pci_addr_map
argument_list|(
name|ha
argument_list|,
name|avmap
operator|->
name|addr
argument_list|)
expr_stmt|;
name|avmap
operator|->
name|ind_addr
operator|=
name|qla_filter_pci_addr
argument_list|(
name|ha
argument_list|,
name|avmap
operator|->
name|pci_addr
argument_list|)
expr_stmt|;
name|QL_DPRINT2
argument_list|(
operator|(
name|ha
operator|->
name|pci_dev
operator|,
literal|"%s: [0x%02x][0x%08x:0x%08x:0x%08x] 0x%08x\n"
operator|,
name|__func__
operator|,
operator|(
name|i
operator|>>
literal|1
operator|)
operator|,
name|avmap
operator|->
name|addr
operator|,
name|avmap
operator|->
name|pci_addr
operator|,
name|avmap
operator|->
name|ind_addr
operator|,
name|avmap
operator|->
name|value
operator|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|avmap
operator|->
name|ind_addr
operator|!=
name|Q8_INVALID_ADDRESS
condition|)
block|{
name|qla_rdwr_indreg32
argument_list|(
name|ha
argument_list|,
name|avmap
operator|->
name|ind_addr
argument_list|,
operator|&
name|avmap
operator|->
name|value
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
name|avmap
operator|++
expr_stmt|;
block|}
name|free
argument_list|(
name|addr_val_map
argument_list|,
name|M_QLA8XXXBUF
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * Name: qla_init_peg_regs  * Function: Protocol Engine Register Initialization  */
end_comment

begin_function
specifier|static
name|void
name|qla_init_peg_regs
parameter_list|(
name|qla_host_t
modifier|*
name|ha
parameter_list|)
block|{
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_D_RESET1
argument_list|,
literal|0x001E
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_D_RESET2
argument_list|,
literal|0x0008
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_I_RESET
argument_list|,
literal|0x0008
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_0_CLR1
argument_list|,
literal|0x0000
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_0_CLR2
argument_list|,
literal|0x0000
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_1_CLR1
argument_list|,
literal|0x0000
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_1_CLR2
argument_list|,
literal|0x0000
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_2_CLR1
argument_list|,
literal|0x0000
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_2_CLR2
argument_list|,
literal|0x0000
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_3_CLR1
argument_list|,
literal|0x0000
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_3_CLR2
argument_list|,
literal|0x0000
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_4_CLR1
argument_list|,
literal|0x0000
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_4_CLR2
argument_list|,
literal|0x0000
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Name: qla_load_fw_from_flash  * Function: Reads the Bootloader from Flash and Loads into Offchip Memory  */
end_comment

begin_function
specifier|static
name|void
name|qla_load_fw_from_flash
parameter_list|(
name|qla_host_t
modifier|*
name|ha
parameter_list|)
block|{
name|uint64_t
name|mem_off
init|=
literal|0x10000
decl_stmt|;
name|uint32_t
name|flash_off
init|=
literal|0x10000
decl_stmt|;
name|uint32_t
name|count
decl_stmt|;
name|offchip_mem_val_t
name|val
decl_stmt|;
comment|/* only bootloader needs to be loaded into memory */
for|for
control|(
name|count
operator|=
literal|0
init|;
name|count
operator|<
literal|0x20000
condition|;
control|)
block|{
name|qla_rd_flash32
argument_list|(
name|ha
argument_list|,
name|flash_off
argument_list|,
operator|&
name|val
operator|.
name|data_lo
argument_list|)
expr_stmt|;
name|count
operator|=
name|count
operator|+
literal|4
expr_stmt|;
name|flash_off
operator|=
name|flash_off
operator|+
literal|4
expr_stmt|;
name|qla_rd_flash32
argument_list|(
name|ha
argument_list|,
name|flash_off
argument_list|,
operator|&
name|val
operator|.
name|data_hi
argument_list|)
expr_stmt|;
name|count
operator|=
name|count
operator|+
literal|4
expr_stmt|;
name|flash_off
operator|=
name|flash_off
operator|+
literal|4
expr_stmt|;
name|qla_rd_flash32
argument_list|(
name|ha
argument_list|,
name|flash_off
argument_list|,
operator|&
name|val
operator|.
name|data_ulo
argument_list|)
expr_stmt|;
name|count
operator|=
name|count
operator|+
literal|4
expr_stmt|;
name|flash_off
operator|=
name|flash_off
operator|+
literal|4
expr_stmt|;
name|qla_rd_flash32
argument_list|(
name|ha
argument_list|,
name|flash_off
argument_list|,
operator|&
name|val
operator|.
name|data_uhi
argument_list|)
expr_stmt|;
name|count
operator|=
name|count
operator|+
literal|4
expr_stmt|;
name|flash_off
operator|=
name|flash_off
operator|+
literal|4
expr_stmt|;
name|qla_rdwr_offchip_mem
argument_list|(
name|ha
argument_list|,
name|mem_off
argument_list|,
operator|&
name|val
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|mem_off
operator|=
name|mem_off
operator|+
literal|16
expr_stmt|;
block|}
return|return;
block|}
end_function

begin_comment
comment|/*  * Name: qla_init_from_flash  * Function: Performs Initialization which consists of the following sequence  *	- reset  *	- CRB Init  *	- Peg Init  *	- Read the Bootloader from Flash and Load into Offchip Memory  *	- Kick start the bootloader which loads the rest of the firmware  *		and performs the remaining steps in the initialization process.  */
end_comment

begin_function
specifier|static
name|int
name|qla_init_from_flash
parameter_list|(
name|qla_host_t
modifier|*
name|ha
parameter_list|)
block|{
name|uint32_t
name|delay
init|=
literal|300
decl_stmt|;
name|uint32_t
name|data
decl_stmt|;
name|qla_hw_reset
argument_list|(
name|ha
argument_list|)
expr_stmt|;
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|100
argument_list|)
expr_stmt|;
name|qla_crb_init
argument_list|(
name|ha
argument_list|)
expr_stmt|;
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|10
argument_list|)
expr_stmt|;
name|qla_init_peg_regs
argument_list|(
name|ha
argument_list|)
expr_stmt|;
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|10
argument_list|)
expr_stmt|;
name|qla_load_fw_from_flash
argument_list|(
name|ha
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_CMDPEG_STATE
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_0_RESET
argument_list|,
literal|0x00001020
argument_list|)
expr_stmt|;
name|WRITE_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_ASIC_RESET
argument_list|,
literal|0x0080001E
argument_list|)
expr_stmt|;
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|100
argument_list|)
expr_stmt|;
do|do
block|{
name|data
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_CMDPEG_STATE
argument_list|)
expr_stmt|;
name|QL_DPRINT2
argument_list|(
operator|(
name|ha
operator|->
name|pci_dev
operator|,
literal|"%s: func[%d] cmdpegstate 0x%08x\n"
operator|,
name|__func__
operator|,
name|ha
operator|->
name|pci_func
operator|,
name|data
operator|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|data
operator|==
name|CMDPEG_PHAN_INIT_COMPLETE
condition|)
block|{
name|QL_DPRINT2
argument_list|(
operator|(
name|ha
operator|->
name|pci_dev
operator|,
literal|"%s: func[%d] init complete\n"
operator|,
name|__func__
operator|,
name|ha
operator|->
name|pci_func
operator|)
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|100
argument_list|)
expr_stmt|;
block|}
do|while
condition|(
name|delay
operator|--
condition|)
do|;
name|device_printf
argument_list|(
name|ha
operator|->
name|pci_dev
argument_list|,
literal|"%s: func[%d] Q8_PEG_HALT_STATUS1[0x%08x] STATUS2[0x%08x]"
literal|" HEARTBEAT[0x%08x] RCVPEG_STATE[0x%08x]"
literal|" CMDPEG_STATE[0x%08x]\n"
argument_list|,
name|__func__
argument_list|,
name|ha
operator|->
name|pci_func
argument_list|,
operator|(
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_HALT_STATUS1
argument_list|)
operator|)
argument_list|,
operator|(
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_PEG_HALT_STATUS2
argument_list|)
operator|)
argument_list|,
operator|(
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_FIRMWARE_HEARTBEAT
argument_list|)
operator|)
argument_list|,
operator|(
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_RCVPEG_STATE
argument_list|)
operator|)
argument_list|,
name|data
argument_list|)
expr_stmt|;
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * Name: qla_init_hw  * Function: Initializes P3+ hardware.  */
end_comment

begin_function
name|int
name|qla_init_hw
parameter_list|(
name|qla_host_t
modifier|*
name|ha
parameter_list|)
block|{
name|device_t
name|dev
decl_stmt|;
name|int
name|ret
init|=
literal|0
decl_stmt|;
name|uint32_t
name|val
decl_stmt|,
name|delay
init|=
literal|300
decl_stmt|;
name|dev
operator|=
name|ha
operator|->
name|pci_dev
expr_stmt|;
name|QL_DPRINT1
argument_list|(
operator|(
name|dev
operator|,
literal|"%s: enter\n"
operator|,
name|__func__
operator|)
argument_list|)
expr_stmt|;
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|100
argument_list|)
expr_stmt|;
if|if
condition|(
name|ha
operator|->
name|pci_func
operator|&
literal|0x1
condition|)
block|{
while|while
condition|(
operator|(
name|ha
operator|->
name|pci_func
operator|&
literal|0x1
operator|)
operator|&&
name|delay
operator|--
condition|)
block|{
name|val
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_CMDPEG_STATE
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|==
name|CMDPEG_PHAN_INIT_COMPLETE
condition|)
block|{
name|QL_DPRINT2
argument_list|(
operator|(
name|dev
operator|,
literal|"%s: func = %d init complete\n"
operator|,
name|__func__
operator|,
name|ha
operator|->
name|pci_func
operator|)
argument_list|)
expr_stmt|;
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|100
argument_list|)
expr_stmt|;
goto|goto
name|qla_init_exit
goto|;
block|}
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|100
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
name|val
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_CMDPEG_STATE
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|!=
name|CMDPEG_PHAN_INIT_COMPLETE
condition|)
block|{
name|ret
operator|=
name|qla_init_from_flash
argument_list|(
name|ha
argument_list|)
expr_stmt|;
name|qla_mdelay
argument_list|(
name|__func__
argument_list|,
literal|100
argument_list|)
expr_stmt|;
block|}
name|qla_init_exit
label|:
name|ha
operator|->
name|fw_ver_major
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_FW_VER_MAJOR
argument_list|)
expr_stmt|;
name|ha
operator|->
name|fw_ver_minor
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_FW_VER_MINOR
argument_list|)
expr_stmt|;
name|ha
operator|->
name|fw_ver_sub
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_FW_VER_SUB
argument_list|)
expr_stmt|;
name|ha
operator|->
name|fw_ver_build
operator|=
name|READ_OFFSET32
argument_list|(
name|ha
argument_list|,
name|Q8_FW_VER_BUILD
argument_list|)
expr_stmt|;
return|return
operator|(
name|ret
operator|)
return|;
block|}
end_function

end_unit

