$date
	Mon Jun 02 10:58:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module eje6_tb $end
$var wire 4 ! r4 [3:0] $end
$var reg 1 " clk $end
$var reg 1 # d_0 $end
$var reg 1 $ d_1 $end
$var reg 1 % d_2 $end
$var reg 1 & d_3 $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # d_0 $end
$var wire 1 $ d_1 $end
$var wire 1 % d_2 $end
$var wire 1 & d_3 $end
$var wire 1 ' q_3 $end
$var wire 1 ( q_2 $end
$var wire 1 ) q_1 $end
$var wire 1 * q_0 $end
$var reg 4 + r4 [3:0] $end
$scope module flipflop_0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 * q $end
$upscope $end
$scope module flipflop_1 $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var reg 1 ) q $end
$upscope $end
$scope module flipflop_2 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var reg 1 ( q $end
$upscope $end
$scope module flipflop_3 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var reg 1 ' q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
0*
0)
0(
0'
0&
0%
0$
0#
1"
b0 !
$end
#2000
1$
1#
#5000
0"
#10000
1)
1*
1"
#15000
0"
#20000
b11 !
b11 +
1"
#25000
0"
#27000
