// Seed: 2588989379
module module_0 (
    input  wand id_0
    , id_5,
    output tri1 id_1,
    output tri  id_2,
    input  wor  id_3
);
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wire id_4,
    input wand id_5,
    input wire id_6,
    output wand id_7,
    output wor id_8,
    input uwire id_9,
    input wand id_10,
    output tri0 id_11
);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_5
  );
endmodule
module module_2 (
    output supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input supply1 id_5,
    output supply1 id_6,
    output wand id_7
    , id_17,
    output wand id_8,
    input supply1 id_9,
    input tri id_10,
    input supply0 id_11,
    input supply0 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input tri id_15
);
  assign id_0 = id_1;
  wire id_18, id_19, id_20, id_21;
  module_0 modCall_1 (
      id_14,
      id_2,
      id_7,
      id_5
  );
  logic id_22 = 1;
  assign id_6 = -1;
endmodule
