design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/miriscv,miriscv_core,RUN_2025.09.19_06.46.02,flow completed,0h41m43s0ms,0h27m0s0ms,100901.24090894927,0.731210036025,30270.37227268478,-1,34.3112,1564.24,19355,0,0,0,0,0,0,0,134,111,0,0,1290821,172071,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,790924506.0,0.0,47.94,46.18,23.35,27.56,4.04,16654,27013,680,10852,0,0,0,18975,1358,377,611,726,1929,2285,972,2992,2328,2479,35,38786,9920,1656,14173,22134,86669,702528.7808000001,0.00127,0.000521,0.000146,0.00161,0.000671,1.53e-06,0.00186,0.000797,1.65e-06,1.620000000000001,100.0,10.0,100,1,30,153.18,153.6,0.3,1,10,0.4,0,sky130_fd_sc_hd,AREA 0
