Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,11485
design__instance__area,175552
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,3
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.007631754968315363
power__switching__total,0.0019873022101819515
power__leakage__total,0.0000029405716759356437
power__total,0.009621997363865376
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.4836345905092138
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.4778131359149498
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1029808489853505
timing__setup__ws__corner:nom_fast_1p32V_m40C,1.2183938647297567
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.102981
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,2.122466
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,3
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.8058416384494225
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.7948094629640136
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5890998966493357
timing__setup__ws__corner:nom_slow_1p08V_125C,-1.1344561167128648
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,-21.38076087804877
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,-1.1344561167128648
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.589100
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,97
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,-1.134456
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,96
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,3
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.6086167297958
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.6004904521372293
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28299918764978993
timing__setup__ws__corner:nom_typ_1p20V_25C,0.9672214414270185
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.282999
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,1.257063
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4836345905092138
clock__skew__worst_setup,0.4778131359149498
timing__hold__ws,0.1029808489853505
timing__setup__ws,-1.1344561167128648
timing__hold__tns,0.0
timing__setup__tns,-21.38076087804877
timing__hold__wns,0
timing__setup__wns,-1.1344561167128648
timing__hold_vio__count,0
timing__hold_r2r__ws,0.102981
timing__hold_r2r_vio__count,0
timing__setup_vio__count,97
timing__setup_r2r__ws,-1.134456
timing__setup_r2r_vio__count,96
design__die__bbox,0.0 0.0 636.96 313.74
design__core__bbox,2.88 3.78 634.08 309.96
design__io,45
design__die__area,199840
design__core__area,193261
design__instance__count__stdcell,11485
design__instance__area__stdcell,175552
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.90837
design__instance__utilization__stdcell,0.90837
design__rows,81
design__rows:CoreSite,81
design__sites,106515
design__sites:CoreSite,106515
design__instance__count__class:buffer,8
design__instance__area__class:buffer,87.0912
design__instance__count__class:inverter,323
design__instance__area__class:inverter,1839.8
design__instance__count__class:sequential_cell,1469
design__instance__area__class:sequential_cell,69299.2
design__instance__count__class:multi_input_combinational_cell,6667
design__instance__area__class:multi_input_combinational_cell,63583.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,2416
design__instance__area__class:timing_repair_buffer,35780
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,329819
design__violations,0
design__instance__count__class:clock_buffer,264
design__instance__area__class:clock_buffer,3013.72
design__instance__count__class:clock_inverter,316
design__instance__area__class:clock_inverter,1828.92
design__instance__count__setup_buffer,9
design__instance__count__hold_buffer,1745
antenna__violating__nets,17
antenna__violating__pins,18
route__antenna_violation__count,17
antenna_diodes_count,22
design__instance__count__class:antenna_cell,22
design__instance__area__class:antenna_cell,119.75
route__net,12894
route__net__special,2
route__drc_errors__iter:0,8869
route__wirelength__iter:0,360192
route__drc_errors__iter:1,4471
route__wirelength__iter:1,357132
route__drc_errors__iter:2,4316
route__wirelength__iter:2,356270
route__drc_errors__iter:3,756
route__wirelength__iter:3,353820
route__drc_errors__iter:4,136
route__wirelength__iter:4,353587
route__drc_errors__iter:5,22
route__wirelength__iter:5,353546
route__drc_errors__iter:6,5
route__wirelength__iter:6,353538
route__drc_errors__iter:7,0
route__wirelength__iter:7,353537
route__drc_errors,0
route__wirelength,353537
route__vias,72262
route__vias__singlecut,72262
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1350.99
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,1382
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,1382
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,1382
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,1382
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19995
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000496894
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000469867
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000183426
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000469867
design_powergrid__voltage__worst,0.0000469867
design_powergrid__voltage__worst__net:VPWR,1.19995
design_powergrid__drop__worst,0.0000496894
design_powergrid__drop__worst__net:VPWR,0.0000496894
design_powergrid__voltage__worst__net:VGND,0.0000469867
design_powergrid__drop__worst__net:VGND,0.0000469867
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001860000000000000148765548491081034399030613712966442108154296875
ir__drop__worst,0.000049700000000000001880266775611261209633084945380687713623046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
