

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_OUTER_INNER'
================================================================
* Date:           Thu Dec 19 08:56:13 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.352 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4102|     4102|  34.867 us|  34.867 us|  4102|  4102|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTER_INNER  |     4100|     4100|        13|          8|          1|   512|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    973|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    195|    -|
|Register         |        -|    -|    1413|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1413|   1168|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln223_1_fu_370_p2    |         +|   0|  0|   71|          64|          64|
    |add_ln223_fu_329_p2      |         +|   0|  0|   71|          64|          64|
    |add_ln885_2_fu_353_p2    |         +|   0|  0|  135|         128|         128|
    |add_ln885_fu_312_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln88_1_fu_147_p2     |         +|   0|  0|   13|          10|           1|
    |add_ln88_fu_175_p2       |         +|   0|  0|   14|           6|           1|
    |add_ln91_fu_261_p2       |         +|   0|  0|   14|           6|           2|
    |add_ln93_1_fu_243_p2     |         +|   0|  0|   14|           6|           6|
    |add_ln93_fu_223_p2       |         +|   0|  0|   14|           6|           6|
    |k_V_6_fu_324_p2          |         +|   0|  0|  135|         128|         128|
    |k_V_7_fu_365_p2          |         +|   0|  0|  135|         128|         128|
    |icmp_ln88_fu_141_p2      |      icmp|   0|  0|   11|          10|          11|
    |or_ln91_fu_198_p2        |        or|   0|  0|    5|           5|           1|
    |select_ln66_1_fu_346_p3  |    select|   0|  0|   64|           1|           1|
    |select_ln66_fu_305_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln88_1_fu_294_p3  |    select|   0|  0|   64|           1|           1|
    |select_ln88_2_fu_181_p3  |    select|   0|  0|    6|           1|           6|
    |select_ln88_fu_167_p3    |    select|   0|  0|    6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  973|         695|         680|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |agg_result_address0                   |  20|          4|    5|         20|
    |agg_result_d0                         |  14|          3|   64|        192|
    |ap_NS_fsm                             |  48|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load               |   9|          2|    6|         12|
    |i_fu_54                               |   9|          2|    6|         12|
    |indvar_flatten_fu_62                  |   9|          2|   10|         20|
    |j_fu_58                               |   9|          2|    6|         12|
    |k_V_fu_50                             |   9|          2|   64|        128|
    |v_address0                            |  14|          3|    5|         15|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 195|         41|  187|        460|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |add_ln223_1_reg_561                      |   64|   0|   64|          0|
    |add_ln223_reg_535                        |   64|   0|   64|          0|
    |add_ln885_2_reg_551                      |  128|   0|  128|          0|
    |add_ln885_reg_520                        |  128|   0|  128|          0|
    |agg_result_addr_2_reg_483                |    5|   0|    5|          0|
    |agg_result_addr_2_reg_483_pp0_iter1_reg  |    5|   0|    5|          0|
    |agg_result_addr_reg_468                  |    5|   0|    5|          0|
    |ap_CS_fsm                                |    8|   0|    8|          0|
    |ap_done_reg                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |i_fu_54                                  |    6|   0|    6|          0|
    |icmp_ln88_reg_416                        |    1|   0|    1|          0|
    |indvar_flatten_fu_62                     |   10|   0|   10|          0|
    |j_fu_58                                  |    6|   0|    6|          0|
    |k_V_2_reg_540                            |   64|   0|   64|          0|
    |k_V_fu_50                                |   64|   0|   64|          0|
    |mul_ln885_1_reg_530                      |  128|   0|  128|          0|
    |mul_ln885_reg_509                        |  128|   0|  128|          0|
    |or_ln91_reg_443                          |    4|   0|    5|          1|
    |select_ln66_1_reg_545                    |   64|   0|   64|          0|
    |select_ln66_reg_514                      |   64|   0|   64|          0|
    |select_ln88_2_reg_431                    |    6|   0|    6|          0|
    |select_ln88_reg_425                      |    6|   0|    6|          0|
    |tmp_3_reg_463                            |    1|   0|    1|          0|
    |tmp_4_reg_478                            |    1|   0|    1|          0|
    |tmp_4_reg_478_pp0_iter1_reg              |    1|   0|    1|          0|
    |tmp_reg_420                              |    1|   0|    1|          0|
    |trunc_ln1_reg_566                        |   64|   0|   64|          0|
    |trunc_ln885_2_reg_556                    |   64|   0|   64|          0|
    |trunc_ln885_reg_525                      |   64|   0|   64|          0|
    |v_load_63_reg_458                        |   64|   0|   64|          0|
    |v_load_64_reg_473                        |   64|   0|   64|          0|
    |v_load_reg_488                           |   64|   0|   64|          0|
    |zext_ln88_1_reg_493                      |   64|   0|  128|         64|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    | 1413|   0| 1478|         65|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|grp_fu_377_p_din0    |  out|   64|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|grp_fu_377_p_din1    |  out|   64|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|grp_fu_377_p_dout0   |   in|  128|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|grp_fu_377_p_ce      |  out|    1|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|grp_fu_381_p_din0    |  out|   64|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|grp_fu_381_p_din1    |  out|   64|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|grp_fu_381_p_dout0   |   in|  128|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|grp_fu_381_p_ce      |  out|    1|  ap_ctrl_hs|  operator*.1_Pipeline_OUTER_INNER|  return value|
|v_address0           |  out|    5|   ap_memory|                                 v|         array|
|v_ce0                |  out|    1|   ap_memory|                                 v|         array|
|v_q0                 |   in|   64|   ap_memory|                                 v|         array|
|v_address1           |  out|    5|   ap_memory|                                 v|         array|
|v_ce1                |  out|    1|   ap_memory|                                 v|         array|
|v_q1                 |   in|   64|   ap_memory|                                 v|         array|
|agg_result_address0  |  out|    5|   ap_memory|                        agg_result|         array|
|agg_result_ce0       |  out|    1|   ap_memory|                        agg_result|         array|
|agg_result_we0       |  out|    1|   ap_memory|                        agg_result|         array|
|agg_result_d0        |  out|   64|   ap_memory|                        agg_result|         array|
|agg_result_q0        |   in|   64|   ap_memory|                        agg_result|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 8, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.60>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_V = alloca i32 1"   --->   Operation 16 'alloca' 'k_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %k_V"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [./bignum.h:88]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln88 = icmp_eq  i10 %indvar_flatten_load, i10 512" [./bignum.h:88]   --->   Operation 27 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln88_1 = add i10 %indvar_flatten_load, i10 1" [./bignum.h:88]   --->   Operation 28 'add' 'add_ln88_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split, void %.exitStub" [./bignum.h:88]   --->   Operation 29 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [./bignum.h:88]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [./bignum.h:88]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_load, i32 5" [./bignum.h:91]   --->   Operation 32 'bitselect' 'tmp' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.18ns)   --->   "%select_ln88 = select i1 %tmp, i6 0, i6 %i_load" [./bignum.h:88]   --->   Operation 33 'select' 'select_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln88 = add i6 %j_load, i6 1" [./bignum.h:88]   --->   Operation 34 'add' 'add_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.18ns)   --->   "%select_ln88_2 = select i1 %tmp, i6 %add_ln88, i6 %j_load" [./bignum.h:88]   --->   Operation 35 'select' 'select_ln88_2' <Predicate = (!icmp_ln88)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_assign_cast2 = zext i6 %select_ln88" [./bignum.h:88]   --->   Operation 36 'zext' 'i_assign_cast2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_30 = trunc i6 %select_ln88" [./bignum.h:88]   --->   Operation 37 'trunc' 'empty_30' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v_addr_63 = getelementptr i64 %v, i64 0, i64 %i_assign_cast2" [./bignum.h:67]   --->   Operation 38 'getelementptr' 'v_addr_63' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%v_load_63 = load i5 %v_addr_63" [./bignum.h:67]   --->   Operation 39 'load' 'v_load_63' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln91 = or i5 %empty_30, i5 1" [./bignum.h:91]   --->   Operation 40 'or' 'or_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %or_ln91" [./bignum.h:89]   --->   Operation 41 'zext' 'zext_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v_addr_64 = getelementptr i64 %v, i64 0, i64 %zext_ln89" [./bignum.h:67]   --->   Operation 42 'getelementptr' 'v_addr_64' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%v_load_64 = load i5 %v_addr_64" [./bignum.h:67]   --->   Operation 43 'load' 'v_load_64' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln88 = store i10 %add_ln88_1, i10 %indvar_flatten" [./bignum.h:88]   --->   Operation 44 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln88 = store i6 %select_ln88_2, i6 %j" [./bignum.h:88]   --->   Operation 45 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %select_ln88_2" [./bignum.h:88]   --->   Operation 46 'zext' 'zext_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i64 %v, i64 0, i64 %zext_ln88" [./bignum.h:88]   --->   Operation 47 'getelementptr' 'v_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:88]   --->   Operation 48 'load' 'v_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%v_load_63 = load i5 %v_addr_63" [./bignum.h:67]   --->   Operation 49 'load' 'v_load_63' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln93 = add i6 %select_ln88, i6 %select_ln88_2" [./bignum.h:93]   --->   Operation 50 'add' 'add_ln93' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i6 %add_ln93" [./bignum.h:0]   --->   Operation 51 'zext' 'zext_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln93, i32 5" [./bignum.h:66]   --->   Operation 52 'bitselect' 'tmp_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%agg_result_addr = getelementptr i64 %agg_result, i64 0, i64 %zext_ln0" [./bignum.h:67]   --->   Operation 53 'getelementptr' 'agg_result_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_3, void, void %_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv" [./bignum.h:59]   --->   Operation 54 'br' 'br_ln59' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i5 %or_ln91" [./bignum.h:89]   --->   Operation 55 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%v_load_64 = load i5 %v_addr_64" [./bignum.h:67]   --->   Operation 56 'load' 'v_load_64' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln93_1 = add i6 %zext_ln89_1, i6 %select_ln88_2" [./bignum.h:93]   --->   Operation 57 'add' 'add_ln93_1' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln0_30 = zext i6 %add_ln93_1" [./bignum.h:0]   --->   Operation 58 'zext' 'zext_ln0_30' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln93_1, i32 5" [./bignum.h:66]   --->   Operation 59 'bitselect' 'tmp_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%agg_result_addr_2 = getelementptr i64 %agg_result, i64 0, i64 %zext_ln0_30" [./bignum.h:67]   --->   Operation 60 'getelementptr' 'agg_result_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_4, void, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge" [./bignum.h:59]   --->   Operation 61 'br' 'br_ln59' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.82ns)   --->   "%add_ln91 = add i6 %select_ln88, i6 2" [./bignum.h:91]   --->   Operation 62 'add' 'add_ln91' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln91 = store i6 %add_ln91, i6 %i" [./bignum.h:91]   --->   Operation 63 'store' 'store_ln91' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:88]   --->   Operation 64 'load' 'v_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.94>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i64 %v_load" [./bignum.h:88]   --->   Operation 65 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1539 = zext i64 %v_load_63"   --->   Operation 66 'zext' 'zext_ln1539' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 67 [3/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln1539, i128 %zext_ln88_1"   --->   Operation 67 'mul' 'mul_ln885' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.94>
ST_5 : Operation 68 [2/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln1539, i128 %zext_ln88_1"   --->   Operation 68 'mul' 'mul_ln885' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1539_1 = zext i64 %v_load_64"   --->   Operation 69 'zext' 'zext_ln1539_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 70 [3/3] (3.94ns)   --->   "%mul_ln885_1 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1"   --->   Operation 70 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.94>
ST_6 : Operation 71 [2/2] (3.25ns)   --->   "%agg_result_load = load i5 %agg_result_addr" [./bignum.h:67]   --->   Operation 71 'load' 'agg_result_load' <Predicate = (!icmp_ln88 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 72 [1/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln1539, i128 %zext_ln88_1"   --->   Operation 72 'mul' 'mul_ln885' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [2/3] (3.94ns)   --->   "%mul_ln885_1 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1"   --->   Operation 73 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.35>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%k_V_load = load i64 %k_V" [./bignum.h:88]   --->   Operation 74 'load' 'k_V_load' <Predicate = (!icmp_ln88 & !tmp)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln885)   --->   "%select_ln88_1 = select i1 %tmp, i64 0, i64 %k_V_load" [./bignum.h:88]   --->   Operation 75 'select' 'select_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln885)   --->   "%k_V_cast = zext i64 %select_ln88_1" [./bignum.h:88]   --->   Operation 76 'zext' 'k_V_cast' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 77 [1/2] (3.25ns)   --->   "%agg_result_load = load i5 %agg_result_addr" [./bignum.h:67]   --->   Operation 77 'load' 'agg_result_load' <Predicate = (!icmp_ln88 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 78 [1/1] (1.48ns)   --->   "%select_ln66 = select i1 %tmp_3, i64 0, i64 %agg_result_load" [./bignum.h:66]   --->   Operation 78 'select' 'select_ln66' <Predicate = (!icmp_ln88)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (5.35ns) (out node of the LUT)   --->   "%add_ln885 = add i128 %mul_ln885, i128 %k_V_cast"   --->   Operation 79 'add' 'add_ln885' <Predicate = (!icmp_ln88)> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln885 = trunc i128 %add_ln885"   --->   Operation 80 'trunc' 'trunc_ln885' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 81 [1/3] (3.94ns)   --->   "%mul_ln885_1 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1"   --->   Operation 81 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.35>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_INNER_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [./bignum.h:0]   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln885 = zext i64 %select_ln66"   --->   Operation 86 'zext' 'zext_ln885' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (5.35ns)   --->   "%k_V_6 = add i128 %add_ln885, i128 %zext_ln885"   --->   Operation 87 'add' 'k_V_6' <Predicate = (!icmp_ln88)> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (3.52ns)   --->   "%add_ln223 = add i64 %trunc_ln885, i64 %select_ln66"   --->   Operation 88 'add' 'add_ln223' <Predicate = (!icmp_ln88)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%k_V_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_6, i32 64, i32 127"   --->   Operation 89 'partselect' 'k_V_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %add_ln223, i5 %agg_result_addr" [./bignum.h:60]   --->   Operation 90 'store' 'store_ln60' <Predicate = (!tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv" [./bignum.h:61]   --->   Operation 91 'br' 'br_ln61' <Predicate = (!tmp_3)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 92 [2/2] (3.25ns)   --->   "%agg_result_load_1 = load i5 %agg_result_addr_2" [./bignum.h:67]   --->   Operation 92 'load' 'agg_result_load_1' <Predicate = (!tmp_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 5.35>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1043 = zext i64 %k_V_2"   --->   Operation 93 'zext' 'zext_ln1043' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/2] (3.25ns)   --->   "%agg_result_load_1 = load i5 %agg_result_addr_2" [./bignum.h:67]   --->   Operation 94 'load' 'agg_result_load_1' <Predicate = (!tmp_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 95 [1/1] (1.48ns)   --->   "%select_ln66_1 = select i1 %tmp_4, i64 0, i64 %agg_result_load_1" [./bignum.h:66]   --->   Operation 95 'select' 'select_ln66_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (5.35ns)   --->   "%add_ln885_2 = add i128 %mul_ln885_1, i128 %zext_ln1043"   --->   Operation 96 'add' 'add_ln885_2' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln885_2 = trunc i128 %add_ln885_2"   --->   Operation 97 'trunc' 'trunc_ln885_2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.35>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln885_1 = zext i64 %select_ln66_1"   --->   Operation 98 'zext' 'zext_ln885_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (5.35ns)   --->   "%k_V_7 = add i128 %add_ln885_2, i128 %zext_ln885_1"   --->   Operation 99 'add' 'k_V_7' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (3.52ns)   --->   "%add_ln223_1 = add i64 %trunc_ln885_2, i64 %select_ln66_1"   --->   Operation 100 'add' 'add_ln223_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_7, i32 64, i32 127" [./bignum.h:91]   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %add_ln223_1, i5 %agg_result_addr_2" [./bignum.h:60]   --->   Operation 102 'store' 'store_ln60' <Predicate = (!tmp_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge" [./bignum.h:61]   --->   Operation 103 'br' 'br_ln61' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %trunc_ln1, i64 %k_V" [./bignum.h:91]   --->   Operation 104 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ agg_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_V                 (alloca           ) [ 01111111111111]
i                   (alloca           ) [ 01100000000000]
j                   (alloca           ) [ 01000000000000]
indvar_flatten      (alloca           ) [ 01000000000000]
store_ln0           (store            ) [ 00000000000000]
store_ln0           (store            ) [ 00000000000000]
store_ln0           (store            ) [ 00000000000000]
store_ln0           (store            ) [ 00000000000000]
br_ln0              (br               ) [ 00000000000000]
indvar_flatten_load (load             ) [ 00000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000]
icmp_ln88           (icmp             ) [ 01111111100000]
add_ln88_1          (add              ) [ 00000000000000]
br_ln88             (br               ) [ 00000000000000]
i_load              (load             ) [ 00000000000000]
j_load              (load             ) [ 00000000000000]
tmp                 (bitselect        ) [ 00111111000000]
select_ln88         (select           ) [ 00100000000000]
add_ln88            (add              ) [ 00000000000000]
select_ln88_2       (select           ) [ 00100000000000]
i_assign_cast2      (zext             ) [ 00000000000000]
empty_30            (trunc            ) [ 00000000000000]
v_addr_63           (getelementptr    ) [ 00100000000000]
or_ln91             (or               ) [ 00100000000000]
zext_ln89           (zext             ) [ 00000000000000]
v_addr_64           (getelementptr    ) [ 00100000000000]
store_ln88          (store            ) [ 00000000000000]
store_ln88          (store            ) [ 00000000000000]
zext_ln88           (zext             ) [ 00000000000000]
v_addr              (getelementptr    ) [ 00010000000000]
v_load_63           (load             ) [ 00011000000000]
add_ln93            (add              ) [ 00000000000000]
zext_ln0            (zext             ) [ 00000000000000]
tmp_3               (bitselect        ) [ 01011111110000]
agg_result_addr     (getelementptr    ) [ 01011111110000]
br_ln59             (br               ) [ 00000000000000]
zext_ln89_1         (zext             ) [ 00000000000000]
v_load_64           (load             ) [ 00011100000000]
add_ln93_1          (add              ) [ 00000000000000]
zext_ln0_30         (zext             ) [ 00000000000000]
tmp_4               (bitselect        ) [ 01111111111111]
agg_result_addr_2   (getelementptr    ) [ 01111111111111]
br_ln59             (br               ) [ 00000000000000]
add_ln91            (add              ) [ 00000000000000]
store_ln91          (store            ) [ 00000000000000]
v_load              (load             ) [ 00001000000000]
zext_ln88_1         (zext             ) [ 00000111000000]
zext_ln1539         (zext             ) [ 00000110000000]
zext_ln1539_1       (zext             ) [ 00000011000000]
mul_ln885           (mul              ) [ 00000001000000]
k_V_load            (load             ) [ 00000000000000]
select_ln88_1       (select           ) [ 00000000000000]
k_V_cast            (zext             ) [ 00000000000000]
agg_result_load     (load             ) [ 00000000000000]
select_ln66         (select           ) [ 00000000100000]
add_ln885           (add              ) [ 00000000100000]
trunc_ln885         (trunc            ) [ 00000000100000]
mul_ln885_1         (mul              ) [ 01110000111100]
specloopname_ln0    (specloopname     ) [ 00000000000000]
empty               (speclooptripcount) [ 00000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000]
zext_ln885          (zext             ) [ 00000000000000]
k_V_6               (add              ) [ 00000000000000]
add_ln223           (add              ) [ 01000000010000]
k_V_2               (partselect       ) [ 01110000011100]
store_ln60          (store            ) [ 00000000000000]
br_ln61             (br               ) [ 00000000000000]
zext_ln1043         (zext             ) [ 00000000000000]
agg_result_load_1   (load             ) [ 00000000000000]
select_ln66_1       (select           ) [ 00001000000010]
add_ln885_2         (add              ) [ 00001000000010]
trunc_ln885_2       (trunc            ) [ 00001000000010]
zext_ln885_1        (zext             ) [ 00000000000000]
k_V_7               (add              ) [ 00000000000000]
add_ln223_1         (add              ) [ 00000100000001]
trunc_ln1           (partselect       ) [ 00000100000001]
store_ln60          (store            ) [ 00000000000000]
br_ln61             (br               ) [ 00000000000000]
store_ln91          (store            ) [ 00000000000000]
br_ln0              (br               ) [ 00000000000000]
ret_ln0             (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTER_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="k_V_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="v_addr_63_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="6" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr_63/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="79" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="64" slack="1"/>
<pin id="81" dir="1" index="7" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_63/1 v_load_64/1 v_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="v_addr_64_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="5" slack="0"/>
<pin id="87" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr_64/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="v_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="agg_result_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="6" slack="0"/>
<pin id="103" dir="1" index="3" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="agg_result_addr_2_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_addr_2/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="4"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="agg_result_load/6 store_ln60/9 agg_result_load_1/10 store_ln60/13 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="10" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="6" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="6" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln88_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln88_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="j_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln88_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln88_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln88_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88_2/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_assign_cast2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_cast2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="empty_30_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="or_ln91_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln91/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln89_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln88_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="10" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln88_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln88_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln93_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="1"/>
<pin id="225" dir="0" index="1" bw="6" slack="1"/>
<pin id="226" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln0_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln89_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="1"/>
<pin id="242" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln93_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="1"/>
<pin id="246" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln0_30_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0_30/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_4_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln91_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="1"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln91_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="1"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln88_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="1"/>
<pin id="273" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln1539_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="2"/>
<pin id="276" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1539/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln885/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln1539_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="3"/>
<pin id="285" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1539_1/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="1"/>
<pin id="289" dir="1" index="2" bw="128" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln885_1/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="k_V_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="6"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_V_load/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln88_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="6"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="0" index="2" bw="64" slack="0"/>
<pin id="298" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88_1/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="k_V_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_V_cast/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln66_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="5"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="0" index="2" bw="64" slack="0"/>
<pin id="309" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln885_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="128" slack="1"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln885_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="128" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln885/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln885_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="k_V_6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="128" slack="1"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V_6/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln223_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="0" index="1" bw="64" slack="1"/>
<pin id="332" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="k_V_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="128" slack="0"/>
<pin id="336" dir="0" index="2" bw="8" slack="0"/>
<pin id="337" dir="0" index="3" bw="8" slack="0"/>
<pin id="338" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V_2/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln1043_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="3"/>
<pin id="345" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1043/11 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln66_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="9"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="0" index="2" bw="64" slack="0"/>
<pin id="350" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/11 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln885_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="128" slack="4"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_2/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln885_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="128" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln885_2/11 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln885_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="1"/>
<pin id="364" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885_1/12 "/>
</bind>
</comp>

<comp id="365" class="1004" name="k_V_7_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="128" slack="1"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V_7/12 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln223_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="1"/>
<pin id="372" dir="0" index="1" bw="64" slack="1"/>
<pin id="373" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_1/12 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="0" index="1" bw="128" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="0" index="3" bw="8" slack="0"/>
<pin id="379" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/12 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln91_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="0" index="1" bw="64" slack="12"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/13 "/>
</bind>
</comp>

<comp id="388" class="1005" name="k_V_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="395" class="1005" name="i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="402" class="1005" name="j_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="409" class="1005" name="indvar_flatten_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="416" class="1005" name="icmp_ln88_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="6"/>
<pin id="422" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="425" class="1005" name="select_ln88_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="1"/>
<pin id="427" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln88 "/>
</bind>
</comp>

<comp id="431" class="1005" name="select_ln88_2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="1"/>
<pin id="433" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln88_2 "/>
</bind>
</comp>

<comp id="438" class="1005" name="v_addr_63_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="1"/>
<pin id="440" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v_addr_63 "/>
</bind>
</comp>

<comp id="443" class="1005" name="or_ln91_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln91 "/>
</bind>
</comp>

<comp id="448" class="1005" name="v_addr_64_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="1"/>
<pin id="450" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v_addr_64 "/>
</bind>
</comp>

<comp id="453" class="1005" name="v_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="1"/>
<pin id="455" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="v_load_63_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="2"/>
<pin id="460" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_load_63 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_3_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="4"/>
<pin id="465" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="468" class="1005" name="agg_result_addr_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="4"/>
<pin id="470" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_addr "/>
</bind>
</comp>

<comp id="473" class="1005" name="v_load_64_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="3"/>
<pin id="475" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v_load_64 "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_4_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="8"/>
<pin id="480" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="483" class="1005" name="agg_result_addr_2_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="8"/>
<pin id="485" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="agg_result_addr_2 "/>
</bind>
</comp>

<comp id="488" class="1005" name="v_load_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="1"/>
<pin id="490" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="493" class="1005" name="zext_ln88_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="128" slack="1"/>
<pin id="495" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="zext_ln1539_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="128" slack="1"/>
<pin id="501" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1539 "/>
</bind>
</comp>

<comp id="504" class="1005" name="zext_ln1539_1_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="128" slack="1"/>
<pin id="506" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1539_1 "/>
</bind>
</comp>

<comp id="509" class="1005" name="mul_ln885_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="128" slack="1"/>
<pin id="511" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln885 "/>
</bind>
</comp>

<comp id="514" class="1005" name="select_ln66_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66 "/>
</bind>
</comp>

<comp id="520" class="1005" name="add_ln885_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="128" slack="1"/>
<pin id="522" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln885 "/>
</bind>
</comp>

<comp id="525" class="1005" name="trunc_ln885_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="1"/>
<pin id="527" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln885 "/>
</bind>
</comp>

<comp id="530" class="1005" name="mul_ln885_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="128" slack="4"/>
<pin id="532" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln885_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="add_ln223_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln223 "/>
</bind>
</comp>

<comp id="540" class="1005" name="k_V_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="3"/>
<pin id="542" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="k_V_2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="select_ln66_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="add_ln885_2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="128" slack="1"/>
<pin id="553" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln885_2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="trunc_ln885_2_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln885_2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="add_ln223_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln223_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="trunc_ln1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="1"/>
<pin id="568" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="82"><net_src comp="66" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="153" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="172"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="153" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="156" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="159" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="175" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="156" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="167" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="197"><net_src comp="167" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="213"><net_src comp="147" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="181" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="230"><net_src comp="223" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="223" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="243" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="113" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="301" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="321" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="324" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="113" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="343" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="365" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="46" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="48" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="391"><net_src comp="50" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="398"><net_src comp="54" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="405"><net_src comp="58" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="412"><net_src comp="62" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="419"><net_src comp="141" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="159" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="428"><net_src comp="167" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="434"><net_src comp="181" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="441"><net_src comp="66" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="446"><net_src comp="198" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="451"><net_src comp="83" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="456"><net_src comp="91" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="461"><net_src comp="73" pin="7"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="466"><net_src comp="232" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="471"><net_src comp="99" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="476"><net_src comp="73" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="481"><net_src comp="253" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="486"><net_src comp="106" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="491"><net_src comp="73" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="496"><net_src comp="271" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="502"><net_src comp="274" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="507"><net_src comp="283" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="512"><net_src comp="277" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="517"><net_src comp="305" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="523"><net_src comp="312" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="528"><net_src comp="317" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="533"><net_src comp="286" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="538"><net_src comp="329" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="543"><net_src comp="333" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="548"><net_src comp="346" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="554"><net_src comp="353" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="559"><net_src comp="358" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="564"><net_src comp="370" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="569"><net_src comp="374" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="384" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v | {}
	Port: agg_result | {9 13 }
 - Input state : 
	Port: operator*.1_Pipeline_OUTER_INNER : v | {1 2 3 }
	Port: operator*.1_Pipeline_OUTER_INNER : agg_result | {6 7 10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln88 : 2
		add_ln88_1 : 2
		br_ln88 : 3
		i_load : 1
		j_load : 1
		tmp : 2
		select_ln88 : 3
		add_ln88 : 2
		select_ln88_2 : 3
		i_assign_cast2 : 4
		empty_30 : 4
		v_addr_63 : 5
		v_load_63 : 6
		or_ln91 : 5
		zext_ln89 : 5
		v_addr_64 : 6
		v_load_64 : 7
		store_ln88 : 3
		store_ln88 : 4
	State 2
		v_addr : 1
		v_load : 2
		zext_ln0 : 1
		tmp_3 : 1
		agg_result_addr : 2
		br_ln59 : 2
		add_ln93_1 : 1
		zext_ln0_30 : 2
		tmp_4 : 2
		agg_result_addr_2 : 3
		br_ln59 : 3
		store_ln91 : 1
	State 3
	State 4
		mul_ln885 : 1
	State 5
		mul_ln885_1 : 1
	State 6
	State 7
		select_ln88_1 : 1
		k_V_cast : 2
		select_ln66 : 1
		add_ln885 : 3
		trunc_ln885 : 4
	State 8
		k_V_6 : 1
		k_V_2 : 2
	State 9
	State 10
	State 11
		select_ln66_1 : 1
		add_ln885_2 : 1
		trunc_ln885_2 : 2
	State 12
		k_V_7 : 1
		trunc_ln1 : 2
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln88_1_fu_147   |    0    |    0    |    13   |
|          |    add_ln88_fu_175    |    0    |    0    |    14   |
|          |    add_ln93_fu_223    |    0    |    0    |    14   |
|          |   add_ln93_1_fu_243   |    0    |    0    |    14   |
|          |    add_ln91_fu_261    |    0    |    0    |    14   |
|    add   |    add_ln885_fu_312   |    0    |    0    |   135   |
|          |      k_V_6_fu_324     |    0    |    0    |   135   |
|          |    add_ln223_fu_329   |    0    |    0    |    71   |
|          |   add_ln885_2_fu_353  |    0    |    0    |   135   |
|          |      k_V_7_fu_365     |    0    |    0    |   135   |
|          |   add_ln223_1_fu_370  |    0    |    0    |    71   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln88_fu_167  |    0    |    0    |    6    |
|          |  select_ln88_2_fu_181 |    0    |    0    |    6    |
|  select  |  select_ln88_1_fu_294 |    0    |    0    |    64   |
|          |   select_ln66_fu_305  |    0    |    0    |    64   |
|          |  select_ln66_1_fu_346 |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_277      |    9    |    34   |    47   |
|          |       grp_fu_286      |    9    |    34   |    47   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln88_fu_141   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_159      |    0    |    0    |    0    |
| bitselect|      tmp_3_fu_232     |    0    |    0    |    0    |
|          |      tmp_4_fu_253     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | i_assign_cast2_fu_189 |    0    |    0    |    0    |
|          |    zext_ln89_fu_204   |    0    |    0    |    0    |
|          |    zext_ln88_fu_219   |    0    |    0    |    0    |
|          |    zext_ln0_fu_227    |    0    |    0    |    0    |
|          |   zext_ln89_1_fu_240  |    0    |    0    |    0    |
|          |   zext_ln0_30_fu_248  |    0    |    0    |    0    |
|   zext   |   zext_ln88_1_fu_271  |    0    |    0    |    0    |
|          |   zext_ln1539_fu_274  |    0    |    0    |    0    |
|          |  zext_ln1539_1_fu_283 |    0    |    0    |    0    |
|          |    k_V_cast_fu_301    |    0    |    0    |    0    |
|          |   zext_ln885_fu_321   |    0    |    0    |    0    |
|          |   zext_ln1043_fu_343  |    0    |    0    |    0    |
|          |  zext_ln885_1_fu_362  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    empty_30_fu_194    |    0    |    0    |    0    |
|   trunc  |   trunc_ln885_fu_317  |    0    |    0    |    0    |
|          |  trunc_ln885_2_fu_358 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln91_fu_198    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      k_V_2_fu_333     |    0    |    0    |    0    |
|          |    trunc_ln1_fu_374   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    18   |    68   |   1060  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln223_1_reg_561   |   64   |
|    add_ln223_reg_535    |   64   |
|   add_ln885_2_reg_551   |   128  |
|    add_ln885_reg_520    |   128  |
|agg_result_addr_2_reg_483|    5   |
| agg_result_addr_reg_468 |    5   |
|        i_reg_395        |    6   |
|    icmp_ln88_reg_416    |    1   |
|  indvar_flatten_reg_409 |   10   |
|        j_reg_402        |    6   |
|      k_V_2_reg_540      |   64   |
|       k_V_reg_388       |   64   |
|   mul_ln885_1_reg_530   |   128  |
|    mul_ln885_reg_509    |   128  |
|     or_ln91_reg_443     |    5   |
|  select_ln66_1_reg_545  |   64   |
|   select_ln66_reg_514   |   64   |
|  select_ln88_2_reg_431  |    6   |
|   select_ln88_reg_425   |    6   |
|      tmp_3_reg_463      |    1   |
|      tmp_4_reg_478      |    1   |
|       tmp_reg_420       |    1   |
|    trunc_ln1_reg_566    |   64   |
|  trunc_ln885_2_reg_556  |   64   |
|   trunc_ln885_reg_525   |   64   |
|    v_addr_63_reg_438    |    5   |
|    v_addr_64_reg_448    |    5   |
|      v_addr_reg_453     |    5   |
|    v_load_63_reg_458    |   64   |
|    v_load_64_reg_473    |   64   |
|      v_load_reg_488     |   64   |
|  zext_ln1539_1_reg_504  |   128  |
|   zext_ln1539_reg_499   |   128  |
|   zext_ln88_1_reg_493   |   128  |
+-------------------------+--------+
|          Total          |  1732  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73 |  p0  |   4  |   5  |   20   ||    20   |
|  grp_access_fu_73 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_113 |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_277    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_277    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_286    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   542  || 11.3546 ||    74   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |   68   |  1060  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   74   |
|  Register |    -   |    -   |  1732  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   11   |  1800  |  1134  |
+-----------+--------+--------+--------+--------+
