
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003413                       # Number of seconds simulated
sim_ticks                                  3413193500                       # Number of ticks simulated
final_tick                                 3413193500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144078                       # Simulator instruction rate (inst/s)
host_op_rate                                   217123                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              983522732                       # Simulator tick rate (ticks/s)
host_mem_usage                                 820088                       # Number of bytes of host memory used
host_seconds                                     3.47                       # Real time elapsed on the host
sim_insts                                      500001                       # Number of instructions simulated
sim_ops                                        753497                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           20672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1978368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1999040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        20672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1709248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1709248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            30912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         26707                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26707                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            6056498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          579623745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             585680243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       6056498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6056498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       500776765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            500776765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       500776765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           6056498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         579623745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1086457009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       31235                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26707                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31235                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26707                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1999040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1707712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1999040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1709248                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           29                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1668                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3410711500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31235                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26707                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.294758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   427.378695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   121.878038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          192      2.37%      2.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          582      7.20%      9.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          422      5.22%     14.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          467      5.77%     20.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6410     79.25%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.04%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.05%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.04%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            5      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8088                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.728254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.083610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.194755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1666     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1667                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.136249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1663     99.76%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.06%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1667                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    256397500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               842053750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  156175000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8208.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26958.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       585.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       500.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    585.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    500.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    26872                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22957                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.96                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      58864.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 30557520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16673250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               121921800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               86417280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            222749280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2051347635                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            246954750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2776621515                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            814.106312                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    399386500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     113880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2897384750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30587760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16689750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               121703400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               86488560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            222749280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2064824145                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            235133250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2778176145                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            814.562130                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    379729000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     113880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2917042250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   46                       # Number of system calls
system.cpu.numCycles                          6826387                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      500001                       # Number of instructions committed
system.cpu.committedOps                        753497                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                753236                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    457                       # Number of float alu accesses
system.cpu.num_func_calls                         315                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        31982                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       753236                       # number of integer instructions
system.cpu.num_fp_insts                           457                       # number of float instructions
system.cpu.num_int_register_reads             1566321                       # number of times the integer registers were read
system.cpu.num_int_register_writes             657891                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                  639                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 247                       # number of times the floating registers were written
system.cpu.num_cc_register_reads               192900                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              435651                       # number of times the CC registers were written
system.cpu.num_mem_refs                        249048                       # number of memory refs
system.cpu.num_load_insts                      186123                       # Number of load instructions
system.cpu.num_store_insts                      62925                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    6826387                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                             32407                       # Number of branches fetched
system.cpu.op_class::No_OpClass                    35      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    504136     66.91%     66.91% # Class of executed instruction
system.cpu.op_class::IntMult                        8      0.00%     66.91% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     66.92% # Class of executed instruction
system.cpu.op_class::FloatAdd                     242      0.03%     66.95% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::MemRead                   186123     24.70%     91.65% # Class of executed instruction
system.cpu.op_class::MemWrite                   62925      8.35%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     753497                       # Class of executed instruction
system.cpu.dcache.tags.replacements             31097                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.994604                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              217939                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31113                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.004757                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2370500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.994604                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1027321                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1027321                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       185895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          185895                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        32044                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          32044                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        217939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           217939                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       217939                       # number of overall hits
system.cpu.dcache.overall_hits::total          217939                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           231                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        30882                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30882                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        31113                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31113                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        31113                       # number of overall misses
system.cpu.dcache.overall_misses::total         31113                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      9230000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9230000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2443424000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2443424000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2452654000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2452654000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2452654000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2452654000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       186126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       186126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        62926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        62926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       249052                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       249052                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       249052                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       249052                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001241                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.490767                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.490767                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.124926                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124926                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.124926                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124926                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39956.709957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39956.709957                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79121.300434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79121.300434                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78830.521004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78830.521004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78830.521004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78830.521004                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        31025                       # number of writebacks
system.cpu.dcache.writebacks::total             31025                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          231                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        30882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30882                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        31113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        31113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31113                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8999000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8999000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2412542000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2412542000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2421541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2421541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2421541000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2421541000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.490767                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.490767                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.124926                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124926                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.124926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124926                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38956.709957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38956.709957                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78121.300434                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78121.300434                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77830.521004                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77830.521004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77830.521004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77830.521004                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 3                       # number of replacements
system.cpu.icache.tags.tagsinuse           304.672152                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              717411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               324                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2214.231481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   304.672152                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.297531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.297531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.313477                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2871264                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2871264                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       717411                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          717411                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        717411                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           717411                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       717411                       # number of overall hits
system.cpu.icache.overall_hits::total          717411                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          324                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           324                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          324                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            324                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          324                       # number of overall misses
system.cpu.icache.overall_misses::total           324                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     25194000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25194000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     25194000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25194000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     25194000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25194000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       717735                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       717735                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       717735                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       717735                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       717735                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       717735                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000451                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000451                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000451                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000451                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000451                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77759.259259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77759.259259                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77759.259259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77759.259259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77759.259259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77759.259259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          324                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          324                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          324                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          324                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     24870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     24870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     24870000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24870000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000451                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000451                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000451                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000451                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76759.259259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76759.259259                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76759.259259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76759.259259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76759.259259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76759.259259                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26900                       # number of replacements
system.l2.tags.tagsinuse                  4037.271077                       # Cycle average of tags in use
system.l2.tags.total_refs                         415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31239                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.013285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3830.759206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        169.494532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         37.017338                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.467622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.020690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.004519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.492831                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          232                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.529663                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 256213673                       # Number of tag accesses
system.l2.tags.data_accesses                256213673                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        31025                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31025                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    55                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               146                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   201                       # number of demand (read+write) hits
system.l2.demand_hits::total                      202                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                  201                       # number of overall hits
system.l2.overall_hits::total                     202                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            30827                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30827                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              323                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           85                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              85                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 323                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               30912                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31235                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                323                       # number of overall misses
system.l2.overall_misses::cpu.data              30912                       # number of overall misses
system.l2.overall_misses::total                 31235                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   2365641000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2365641000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     24370000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24370000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      7119000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7119000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      24370000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2372760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2397130000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     24370000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2372760000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2397130000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        31025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          30882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               324                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             31113                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31437                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              324                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            31113                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31437                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.998219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998219                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.996914                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.996914                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.367965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.367965                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996914                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.993540                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993574                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996914                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.993540                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993574                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 76739.254550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76739.254550                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75448.916409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75448.916409                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 83752.941176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83752.941176                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75448.916409                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 76758.540373                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76744.997599                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75448.916409                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 76758.540373                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76744.997599                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                26707                       # number of writebacks
system.l2.writebacks::total                     26707                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        30827                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30827                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          323                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          323                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           85                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           85                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          30912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31235                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         30912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31235                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2057371000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2057371000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     21140000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21140000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      6269000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6269000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     21140000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2063640000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2084780000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     21140000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2063640000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2084780000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.998219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.996914                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996914                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.367965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.367965                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.993540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993574                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.993540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993574                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 66739.254550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66739.254550                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65448.916409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65448.916409                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73752.941176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73752.941176                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65448.916409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 66758.540373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66744.997599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65448.916409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 66758.540373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66744.997599                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp                408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26707                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30827                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30827                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           408                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        89206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        89206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  89206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3708288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3708288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3708288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             57971                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   57971    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               57971                       # Request fanout histogram
system.membus.reqLayer2.occupancy           164804500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          165113250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        62537                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        31100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            165                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          165                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp               555                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        57732                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             265                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30882                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           324                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          231                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 93974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        20928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3976832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3997760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26900                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            58337                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002828                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053108                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  58172     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    165      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              58337                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           62296500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            486000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          46669500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
