// Seed: 442245189
module module_0;
endmodule
module module_1 #(
    parameter id_6 = 32'd24
) (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4
    , id_8,
    input supply1 id_5,
    output tri _id_6
);
  uwire id_9;
  wire  id_10;
  module_0 modCall_1 ();
  assign id_9 = -1;
  wire [id_6 : {  1  ,  1  ==  -1  }] id_11;
  logic id_12;
endmodule
module module_2 #(
    parameter id_3 = 32'd26,
    parameter id_5 = 32'd50
) (
    output tri0 id_0,
    input wor id_1,
    input tri id_2,
    input tri1 _id_3,
    output supply1 id_4,
    input uwire _id_5,
    output wor id_6
);
  wire [id_3 : id_5] id_8;
  module_0 modCall_1 ();
endmodule
