/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  reg [8:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [7:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  reg [23:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = !(celloutsig_0_21z ? celloutsig_0_2z[4] : celloutsig_0_15z);
  assign celloutsig_0_36z = !(celloutsig_0_0z ? celloutsig_0_8z : celloutsig_0_0z);
  assign celloutsig_0_37z = !(celloutsig_0_6z[19] ? celloutsig_0_13z : celloutsig_0_27z);
  assign celloutsig_0_38z = !(celloutsig_0_32z ? celloutsig_0_29z : celloutsig_0_37z);
  assign celloutsig_0_50z = !(celloutsig_0_9z ? celloutsig_0_45z : celloutsig_0_38z);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_3z = !(celloutsig_1_2z ? celloutsig_1_0z : in_data[180]);
  assign celloutsig_1_5z = !(celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_3z);
  assign celloutsig_1_9z = !(celloutsig_1_7z ? celloutsig_1_6z : celloutsig_1_8z);
  assign celloutsig_1_13z = !(celloutsig_1_12z ? celloutsig_1_6z : celloutsig_1_0z);
  assign celloutsig_1_18z = !(in_data[173] ? celloutsig_1_2z : celloutsig_1_5z);
  assign celloutsig_0_7z = !(celloutsig_0_4z ? celloutsig_0_6z[9] : celloutsig_0_0z);
  assign celloutsig_0_9z = !(celloutsig_0_8z ? celloutsig_0_3z : in_data[65]);
  assign celloutsig_0_15z = !(celloutsig_0_3z ? celloutsig_0_10z : celloutsig_0_11z);
  assign celloutsig_0_23z = !(celloutsig_0_1z[6] ? celloutsig_0_9z : celloutsig_0_16z);
  assign celloutsig_0_28z = !(celloutsig_0_23z ? celloutsig_0_18z : celloutsig_0_8z);
  assign celloutsig_0_32z = !(celloutsig_0_4z ? celloutsig_0_28z : celloutsig_0_16z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | celloutsig_0_2z[4]);
  assign celloutsig_0_4z = ~(celloutsig_0_3z | celloutsig_0_2z[1]);
  assign celloutsig_0_45z = ~(celloutsig_0_34z | celloutsig_0_13z);
  assign celloutsig_1_6z = ~(celloutsig_1_5z | celloutsig_1_4z);
  assign celloutsig_1_8z = ~(celloutsig_1_5z | celloutsig_1_3z);
  assign celloutsig_1_10z = ~(celloutsig_1_2z | celloutsig_1_3z);
  assign celloutsig_1_12z = ~(celloutsig_1_9z | celloutsig_1_3z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z | celloutsig_0_3z);
  assign celloutsig_0_11z = ~(celloutsig_0_4z | celloutsig_0_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_8z | celloutsig_0_6z[8]);
  assign celloutsig_0_27z = ~(celloutsig_0_16z | celloutsig_0_9z);
  assign celloutsig_0_0z = ! in_data[28:19];
  assign celloutsig_0_49z = ! { celloutsig_0_6z[4:2], celloutsig_0_36z, celloutsig_0_34z, celloutsig_0_36z };
  assign celloutsig_1_0z = ! in_data[111:104];
  assign celloutsig_1_1z = ! { in_data[184], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = ! { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = ! { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_11z = ! in_data[159:150];
  assign celloutsig_1_14z = ! { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_19z = ! { in_data[141:135], celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_10z = ! celloutsig_0_6z[22:15];
  assign celloutsig_0_13z = ! { in_data[50:47], celloutsig_0_8z };
  assign celloutsig_0_16z = ! celloutsig_0_6z[9:5];
  assign celloutsig_0_18z = ! { in_data[42:38], celloutsig_0_3z };
  assign celloutsig_0_21z = ! { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_29z = ! in_data[27:19];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 24'h000000;
    else if (clkin_data[32]) celloutsig_0_6z = { in_data[61:39], celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 9'h000;
    else if (!clkin_data[32]) celloutsig_0_1z = { in_data[76:69], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_2z = 8'h00;
    else if (!clkin_data[32]) celloutsig_0_2z = { celloutsig_0_1z[6:0], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
