Warnings in file C:\Users\cajhm\OneDrive - Singapore University of Technology and Design\Y2T4\comp struct 50.002\fpgaT4\bigTestEr\source\au_top.luc:
    Line 14, Column 4 : "io_dip" was never used
No errors detected.
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\cajhm\OneDrive - Singapore University of Technology and Design\Y2T4\comp struct 50.002\fpgaT4\bigTestEr\work\project.tcl}
# set projDir "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/vivado"
# set projName "bigTestEr"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/au_top_0.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/reset_conditioner_1.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/button_conditioner_2.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/multi_seven_seg_3.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/masterTest_4.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/pipeline_5.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/counter_6.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/seven_seg_7.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/decoder_8.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/edge_detector_9.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/addertest_10.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/shifterTest_11.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/sixteen_bit_full_adder_12.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/counter_13.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/verilog/shifter16_14.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/constraint/alchitry.xdc" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/comp\ struct\ 50.002/fpgaT4/bigTestEr/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Tue Mar  8 15:37:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Mar  8 15:37:30 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.234 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_5' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/pipeline_5.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_5' (1#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/pipeline_5.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (2#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (3#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_3' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_6' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/counter_6.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (4#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_7' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/seven_seg_7.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_7' (5#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_8' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/decoder_8.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_8' (6#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/decoder_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_3' (7#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'masterTest_4' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/masterTest_4.v:7]
	Parameter START_selectModCase bound to: 2'b00 
	Parameter ADD_selectModCase bound to: 2'b01 
	Parameter SHIFT_selectModCase bound to: 2'b10 
	Parameter END_selectModCase bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_9' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/edge_detector_9.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_9' (8#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/edge_detector_9.v:12]
INFO: [Synth 8-6157] synthesizing module 'addertest_10' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/addertest_10.v:7]
	Parameter START_testCase bound to: 4'b0000 
	Parameter PPP_testCase bound to: 4'b0001 
	Parameter PPN_testCase bound to: 4'b0010 
	Parameter PNN_testCase bound to: 4'b0011 
	Parameter PPV_testCase bound to: 4'b0100 
	Parameter PNV_testCase bound to: 4'b0101 
	Parameter PP0_testCase bound to: 4'b0110 
	Parameter ERR_testCase bound to: 4'b0111 
	Parameter END_testCase bound to: 4'b1000 
	Parameter ERROR_STATE_testCase bound to: 4'b1001 
	Parameter PPP_X bound to: 16'b0101111010010100 
	Parameter PPP_ALUFN bound to: 6'b000000 
	Parameter PPP_Y bound to: 16'b0001001100101111 
	Parameter PPP_S bound to: 16'b0111000111000011 
	Parameter PPP_Z bound to: 1'b0 
	Parameter PPP_V bound to: 1'b0 
	Parameter PPP_N bound to: 1'b0 
	Parameter PPN_X bound to: 16'b0001101001001101 
	Parameter PPN_ALUFN bound to: 6'b000001 
	Parameter PPN_Y bound to: 16'b0011010011111111 
	Parameter PPN_S bound to: 16'b1110010101001110 
	Parameter PPN_Z bound to: 1'b0 
	Parameter PPN_V bound to: 1'b0 
	Parameter PPN_N bound to: 1'b1 
	Parameter PNN_X bound to: 16'b0010111111110011 
	Parameter PNN_ALUFN bound to: 6'b000000 
	Parameter PNN_Y bound to: 16'b1001111100100010 
	Parameter PNN_S bound to: 16'b1100111100010101 
	Parameter PNN_Z bound to: 1'b0 
	Parameter PNN_V bound to: 1'b0 
	Parameter PNN_N bound to: 1'b1 
	Parameter PPV_X bound to: 16'b0000000000000001 
	Parameter PPV_ALUFN bound to: 5'b00000 
	Parameter PPV_Y bound to: 16'b0111111111111111 
	Parameter PPV_S bound to: 16'b1000000000000000 
	Parameter PPV_Z bound to: 1'b0 
	Parameter PPV_V bound to: 1'b1 
	Parameter PPV_N bound to: 1'b1 
	Parameter PNV_X bound to: 16'b1000000000000000 
	Parameter PNV_ALUFN bound to: 6'b000001 
	Parameter PNV_Y bound to: 16'b0000000000000001 
	Parameter PNV_S bound to: 16'b0111111111111111 
	Parameter PNV_Z bound to: 1'b0 
	Parameter PNV_V bound to: 1'b1 
	Parameter PNV_N bound to: 1'b0 
	Parameter PP0_X bound to: 16'b0000000000000001 
	Parameter PP0_ALUFN bound to: 6'b000001 
	Parameter PP0_Y bound to: 16'b0000000000000001 
	Parameter PP0_S bound to: 16'b0000000000000000 
	Parameter PP0_Z bound to: 1'b1 
	Parameter PP0_V bound to: 1'b0 
	Parameter PP0_N bound to: 1'b0 
	Parameter ERR_X bound to: 16'b0000000000000001 
	Parameter ERR_ALUFN bound to: 6'b000000 
	Parameter ERR_Y bound to: 16'b0000000000000001 
	Parameter ERR_S bound to: 16'b1111111111111111 
	Parameter ERR_Z bound to: 1'b1 
	Parameter ERR_V bound to: 1'b1 
	Parameter ERR_N bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_full_adder_12' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/sixteen_bit_full_adder_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_full_adder_12' (9#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/sixteen_bit_full_adder_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (10#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/addertest_10.v:175]
INFO: [Synth 8-6155] done synthesizing module 'addertest_10' (11#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/addertest_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifterTest_11' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/shifterTest_11.v:7]
	Parameter START_testCase bound to: 4'b0000 
	Parameter LS1_testCase bound to: 4'b0001 
	Parameter LS2_testCase bound to: 4'b0010 
	Parameter LS4_testCase bound to: 4'b0011 
	Parameter LS8_testCase bound to: 4'b0100 
	Parameter RS1_testCase bound to: 4'b0101 
	Parameter RS2_testCase bound to: 4'b0110 
	Parameter RS4_testCase bound to: 4'b0111 
	Parameter RS8_testCase bound to: 4'b1000 
	Parameter RSA1_testCase bound to: 4'b1001 
	Parameter RSA2_testCase bound to: 4'b1010 
	Parameter RSA4_testCase bound to: 4'b1011 
	Parameter RSA8_testCase bound to: 4'b1100 
	Parameter ERR00_testCase bound to: 4'b1101 
	Parameter END_testCase bound to: 4'b1110 
	Parameter ERROR_STATE_testCase bound to: 4'b1111 
	Parameter LS1_X bound to: 16'b1111000000000001 
	Parameter LS1_ALUFN bound to: 6'b100000 
	Parameter LS1_Y bound to: 16'b0000000000000001 
	Parameter LS1_S bound to: 16'b1110000000000010 
	Parameter LS2_X bound to: 16'b1111000000000001 
	Parameter LS2_ALUFN bound to: 6'b100000 
	Parameter LS2_Y bound to: 16'b0000000000000010 
	Parameter LS2_S bound to: 16'b1100000000000100 
	Parameter LS4_X bound to: 16'b1111000000000001 
	Parameter LS4_ALUFN bound to: 6'b100000 
	Parameter LS4_Y bound to: 16'b0000000000000100 
	Parameter LS4_S bound to: 16'b0000000000010000 
	Parameter LS8_X bound to: 16'b1111000000000001 
	Parameter LS8_ALUFN bound to: 6'b100000 
	Parameter LS8_Y bound to: 16'b0000000000001000 
	Parameter LS8_S bound to: 16'b0000000100000000 
	Parameter RS1_X bound to: 16'b1111000000000001 
	Parameter RS1_ALUFN bound to: 6'b100001 
	Parameter RS1_Y bound to: 16'b0000000000000001 
	Parameter RS1_S bound to: 16'b0111100000000000 
	Parameter RS2_X bound to: 16'b1111000000000001 
	Parameter RS2_ALUFN bound to: 6'b100001 
	Parameter RS2_Y bound to: 16'b0000000000000010 
	Parameter RS2_S bound to: 16'b0011110000000000 
	Parameter RS4_X bound to: 16'b1111000000000001 
	Parameter RS4_ALUFN bound to: 6'b100001 
	Parameter RS4_Y bound to: 16'b0000000000000100 
	Parameter RS4_S bound to: 16'b0000111100000000 
	Parameter RS8_X bound to: 16'b1111000000000001 
	Parameter RS8_ALUFN bound to: 6'b100001 
	Parameter RS8_Y bound to: 16'b0000000000001000 
	Parameter RS8_S bound to: 16'b0000000011110000 
	Parameter RSA1_X bound to: 16'b1111000000000001 
	Parameter RSA1_ALUFN bound to: 6'b100011 
	Parameter RSA1_Y bound to: 16'b0000000000000001 
	Parameter RSA1_S bound to: 16'b1111100000000000 
	Parameter RSA2_X bound to: 16'b1111000000000001 
	Parameter RSA2_ALUFN bound to: 6'b100011 
	Parameter RSA2_Y bound to: 16'b0000000000000010 
	Parameter RSA2_S bound to: 16'b1111110000000000 
	Parameter RSA4_X bound to: 16'b1111000000000001 
	Parameter RSA4_ALUFN bound to: 6'b100011 
	Parameter RSA4_Y bound to: 16'b0000000000000100 
	Parameter RSA4_S bound to: 16'b1111111100000000 
	Parameter RSA8_X bound to: 16'b1111000000000001 
	Parameter RSA8_ALUFN bound to: 6'b100011 
	Parameter RSA8_Y bound to: 16'b0000000000001000 
	Parameter RSA8_S bound to: 16'b1111111111110000 
	Parameter ERR00_X bound to: 16'b1111000000000001 
	Parameter ERR00_ALUFN bound to: 6'b100000 
	Parameter ERR00_Y bound to: 16'b0000000000001000 
	Parameter ERR00_S bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'shifter16_14' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/shifter16_14.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/shifter16_14.v:19]
INFO: [Synth 8-6155] done synthesizing module 'shifter16_14' (12#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/shifter16_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifterTest_11' (13#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/shifterTest_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'masterTest_4' (14#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/masterTest_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (15#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/vivado/bigTestEr/bigTestEr.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.234 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1016.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/bigTestEr/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constrain