<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3848" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3848{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3848{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_3848{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3848{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_3848{left:151px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_3848{left:69px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t7_3848{left:69px;bottom:1042px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#t8_3848{left:69px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_3848{left:86px;bottom:1001px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#ta_3848{left:69px;bottom:952px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tb_3848{left:69px;bottom:935px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tc_3848{left:69px;bottom:640px;letter-spacing:-0.09px;}
#td_3848{left:155px;bottom:640px;letter-spacing:-0.1px;word-spacing:0.01px;}
#te_3848{left:154px;bottom:620px;letter-spacing:-0.1px;}
#tf_3848{left:69px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tg_3848{left:69px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3848{left:69px;bottom:529px;letter-spacing:-0.09px;}
#ti_3848{left:154px;bottom:529px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tj_3848{left:69px;bottom:505px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tk_3848{left:69px;bottom:488px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3848{left:69px;bottom:438px;letter-spacing:-0.11px;}
#tm_3848{left:154px;bottom:438px;letter-spacing:-0.1px;word-spacing:-0.63px;}
#tn_3848{left:154px;bottom:418px;letter-spacing:-0.1px;word-spacing:0.02px;}
#to_3848{left:69px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tp_3848{left:69px;bottom:377px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_3848{left:69px;bottom:361px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tr_3848{left:69px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_3848{left:69px;bottom:327px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#tt_3848{left:385px;bottom:334px;}
#tu_3848{left:400px;bottom:327px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#tv_3848{left:69px;bottom:310px;letter-spacing:-0.16px;}
#tw_3848{left:69px;bottom:260px;letter-spacing:-0.09px;}
#tx_3848{left:154px;bottom:260px;letter-spacing:-0.1px;word-spacing:0.03px;}
#ty_3848{left:154px;bottom:240px;letter-spacing:-0.1px;}
#tz_3848{left:69px;bottom:216px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_3848{left:69px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_3848{left:722px;bottom:206px;}
#t12_3848{left:738px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_3848{left:69px;bottom:183px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t14_3848{left:69px;bottom:166px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t15_3848{left:69px;bottom:140px;}
#t16_3848{left:95px;bottom:143px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t17_3848{left:95px;bottom:126px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t18_3848{left:282px;bottom:898px;letter-spacing:0.12px;word-spacing:0.02px;}
#t19_3848{left:377px;bottom:898px;letter-spacing:0.13px;}
#t1a_3848{left:185px;bottom:866px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1b_3848{left:460px;bottom:873px;}
#t1c_3848{left:72px;bottom:732px;letter-spacing:-0.14px;}
#t1d_3848{left:71px;bottom:713px;letter-spacing:-0.12px;}
#t1e_3848{left:86px;bottom:696px;letter-spacing:-0.12px;}
#t1f_3848{left:599px;bottom:866px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1g_3848{left:80px;bottom:837px;letter-spacing:-0.12px;}
#t1h_3848{left:590px;bottom:837px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1i_3848{left:80px;bottom:808px;letter-spacing:-0.12px;}
#t1j_3848{left:590px;bottom:808px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1k_3848{left:80px;bottom:779px;letter-spacing:-0.12px;}
#t1l_3848{left:80px;bottom:762px;letter-spacing:-0.12px;}
#t1m_3848{left:590px;bottom:779px;letter-spacing:-0.14px;}

.s1_3848{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3848{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3848{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3848{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3848{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3848{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3848{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3848{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_3848{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3848{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sb_3848{font-size:11px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sc_3848{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3848" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3848Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3848" style="-webkit-user-select: none;"><object width="935" height="1210" data="3848/3848.svg" type="image/svg+xml" id="pdf3848" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3848" class="t s1_3848">20-140 </span><span id="t2_3848" class="t s1_3848">Vol. 3B </span>
<span id="t3_3848" class="t s2_3848">PERFORMANCE MONITORING </span>
<span id="t4_3848" class="t s3_3848">20.7.3 </span><span id="t5_3848" class="t s3_3848">Determining the Processor Base Frequency </span>
<span id="t6_3848" class="t s4_3848">For Intel processors in which the nominal core crystal clock frequency is enumerated in CPUID.15H.ECX and the </span>
<span id="t7_3848" class="t s4_3848">core crystal clock ratio is encoded in CPUID.15H (see Table 3-8 “Information Returned by CPUID Instruction”), the </span>
<span id="t8_3848" class="t s4_3848">nominal TSC frequency can be determined by using the following equation: </span>
<span id="t9_3848" class="t s5_3848">Nominal TSC frequency = ( CPUID.15H.ECX[31:0] * CPUID.15H.EBX[31:0] ) ÷ CPUID.15H.EAX[31:0] </span>
<span id="ta_3848" class="t s4_3848">For Intel processors in which CPUID.15H.EBX[31:0] ÷ CPUID.0x15.EAX[31:0] is enumerated but CPUID.15H.ECX </span>
<span id="tb_3848" class="t s4_3848">is not enumerated, Table 20-91 can be used to look up the nominal core crystal clock frequency. </span>
<span id="tc_3848" class="t s6_3848">20.7.3.1 </span><span id="td_3848" class="t s6_3848">For Intel® Processors Based on Sandy Bridge, Ivy Bridge, Haswell, and Broadwell </span>
<span id="te_3848" class="t s6_3848">Microarchitectures </span>
<span id="tf_3848" class="t s4_3848">The scalable bus frequency is encoded in the bit field MSR_PLATFORM_INFO[15:8] and the nominal TSC frequency </span>
<span id="tg_3848" class="t s4_3848">can be determined by multiplying this number by a bus speed of 100 MHz. </span>
<span id="th_3848" class="t s6_3848">20.7.3.2 </span><span id="ti_3848" class="t s6_3848">For Intel® Processors Based on Nehalem Microarchitecture </span>
<span id="tj_3848" class="t s4_3848">The scalable bus frequency is encoded in the bit field MSR_PLATFORM_INFO[15:8] and the nominal TSC frequency </span>
<span id="tk_3848" class="t s4_3848">can be determined by multiplying this number by a bus speed of 133.33 MHz. </span>
<span id="tl_3848" class="t s6_3848">20.7.3.3 </span><span id="tm_3848" class="t s6_3848">For Intel Atom® Processors Based on Silvermont Microarchitecture (Including Intel Processors </span>
<span id="tn_3848" class="t s6_3848">Based on Airmont Microarchitecture) </span>
<span id="to_3848" class="t s4_3848">The scalable bus frequency is encoded in the bit field MSR_PLATFORM_INFO[15:8] and the nominal TSC frequency </span>
<span id="tp_3848" class="t s4_3848">can be determined by multiplying this number by the scalable bus frequency. The scalable bus frequency is </span>
<span id="tq_3848" class="t s4_3848">encoded in the bit field MSR_FSB_FREQ[2:0] for Intel Atom processors based on the Silvermont microarchitecture, </span>
<span id="tr_3848" class="t s4_3848">and in bit field MSR_FSB_FREQ[3:0] for processors based on the Airmont microarchitecture; see Chapter 2, </span>
<span id="ts_3848" class="t s4_3848">“Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="tt_3848" class="t s7_3848">® </span>
<span id="tu_3848" class="t s4_3848">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="tv_3848" class="t s4_3848">4. </span>
<span id="tw_3848" class="t s6_3848">20.7.3.4 </span><span id="tx_3848" class="t s6_3848">For Intel® Core™ 2 Processor Family and for Intel® Xeon® Processors Based on Intel Core </span>
<span id="ty_3848" class="t s6_3848">Microarchitecture </span>
<span id="tz_3848" class="t s4_3848">For processors based on Intel Core microarchitecture, the scalable bus frequency is encoded in the bit field </span>
<span id="t10_3848" class="t s4_3848">MSR_FSB_FREQ[2:0] at (0CDH), see Chapter 2, “Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="t11_3848" class="t s7_3848">® </span>
<span id="t12_3848" class="t s4_3848">64 and IA-32 </span>
<span id="t13_3848" class="t s4_3848">Architectures Software Developer’s Manual, Volume 4. The maximum resolved bus ratio can be read from the </span>
<span id="t14_3848" class="t s4_3848">following bit field: </span>
<span id="t15_3848" class="t s8_3848">• </span><span id="t16_3848" class="t s4_3848">If XE operation is disabled, the maximum resolved bus ratio can be read in MSR_PLATFORM_ID[12:8]. It </span>
<span id="t17_3848" class="t s4_3848">corresponds to the Processor Base frequency. </span>
<span id="t18_3848" class="t s9_3848">Table 20-91. </span><span id="t19_3848" class="t s9_3848">Nominal Core Crystal Clock Frequency </span>
<span id="t1a_3848" class="t sa_3848">Processor Families/Processor Number Series </span>
<span id="t1b_3848" class="t sb_3848">1 </span>
<span id="t1c_3848" class="t sc_3848">NOTES: </span>
<span id="t1d_3848" class="t s5_3848">1. For any processor in which CPUID.15H is enumerated and MSR_PLATFORM_INFO[15:8] (which gives the scalable bus frequency) is </span>
<span id="t1e_3848" class="t s5_3848">available, a more accurate frequency can be obtained by using CPUID.15H. </span>
<span id="t1f_3848" class="t sa_3848">Nominal Core Crystal Clock Frequency </span>
<span id="t1g_3848" class="t s5_3848">Intel® Xeon® Scalable Processor Family with CPUID signature 06_55H. </span><span id="t1h_3848" class="t s5_3848">25 MHz </span>
<span id="t1i_3848" class="t s5_3848">6th and 7th generation Intel® Core™ processors and Intel® Xeon® W Processor Family. </span><span id="t1j_3848" class="t s5_3848">24 MHz </span>
<span id="t1k_3848" class="t s5_3848">Next Generation Intel Atom® processors based on Goldmont Microarchitecture with </span>
<span id="t1l_3848" class="t s5_3848">CPUID signature 06_5CH (does not include Intel Xeon processors). </span>
<span id="t1m_3848" class="t s5_3848">19.2 MHz </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
