#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: T5810JP

# Tue Aug 20 15:44:39 2019

#Implementation: i2c_interface

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":8:7:8:16|Top entity is set to top_module.
File D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd changed - recompiling
VHDL syntax check successful!
File D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd changed - recompiling
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":8:7:8:16|Synthesizing work.top_module.sample_arch.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Signal addr_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":8:7:8:27|Synthesizing work.i2c_master_controller.beh_i2c_master_controller.
@N: CD231 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":78:13:78:14|Using onehot encoding for type state_t. For example, enumeration state_0 is mapped to "100000".
@W: CD434 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":104:13:104:17|Signal rst_n in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":75:7:75:16|Signal status_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":75:19:75:29|Signal command_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":75:32:75:41|Signal txdata_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":75:44:75:53|Signal rxdata_reg is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\efb_i2c_VHDL.vhd":14:7:14:18|Synthesizing work.efb_i2c_vhdl.structure.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2302:10:2302:12|Synthesizing work.efb.syn_black_box.
Post processing for work.efb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":106:10:106:11|Synthesizing work.bb.syn_black_box.
Post processing for work.bb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.efb_i2c_vhdl.structure
Post processing for work.i2c_master_controller.beh_i2c_master_controller
@W: CL240 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":16:2:16:4|Signal rdy is floating; a simulation mismatch is possible.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":8:7:8:15|Synthesizing work.heartbeat.beh_arch.
Post processing for work.heartbeat.beh_arch
@W: CL271 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":30:1:30:2|Pruning unused bits 32 to 21 of iCounter(32 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.top_module.sample_arch
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 0 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 1 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 2 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 3 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 4 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 5 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 6 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Bit 7 of signal addr_i is floating -- simulation mismatch possible.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":60:1:60:27|Bit 0 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":60:1:60:27|Bit 1 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":60:1:60:27|Bit 2 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":60:1:60:27|Bit 3 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":60:1:60:27|Bit 4 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":60:1:60:27|Bit 5 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":60:1:60:27|Bit 6 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":60:1:60:27|Bit 7 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_adr_i(1) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_adr_i(3) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_adr_i(4) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_adr_i(5) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_adr_i(7) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_dat_i(1) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_dat_i(3) is always 0.
@N: CL189 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_dat_i(5) is always 0.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bit 5 of wb_dat_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bit 3 of wb_dat_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bit 1 of wb_dat_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bit 7 of wb_adr_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bits 5 to 3 of wb_adr_i(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Pruning register bit 1 of wb_adr_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":30:31:30:33|Trying to extract state machine for register State.
Extracted state machine for register State
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL249 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":30:31:30:33|Initial value is not supported on state machine State
@N: CL159 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":10:2:10:6|Input rst_n is unused.
@N: CL159 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":12:2:12:5|Input addr is unused.
@W: CL158 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":13:2:13:5|Inout data is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 20 15:44:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 20 15:44:40 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 20 15:44:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\synwork\pico_i2c_i2c_interface_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 20 15:44:42 2019

###########################################################]
Pre-mapping Report

# Tue Aug 20 15:44:42 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\pico_i2c_i2c_interface_scck.rpt 
Printing clock  summary report in "D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\pico_i2c_i2c_interface_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"d:\workingdir\fpga\pico_dev_test\i2c_master_controller.vhd":31:31:31:33|Removing sequential instance i2c_master_controller_Inst0.wb_stb_i because it is equivalent to instance i2c_master_controller_Inst0.wb_cyc_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workingdir\fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Removing sequential instance i2c_master_controller_Inst0.wb_we_i because it is equivalent to instance i2c_master_controller_Inst0.wb_cyc_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=7  set on top level netlist top_module

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                                 Requested     Requested     Clock        Clock                   Clock
Level     Clock                                 Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------
0 -       System                                1.0 MHz       1000.000      system       system_clkgroup         0    
                                                                                                                      
0 -       top_module|usb_osc                    1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     21   
                                                                                                                      
0 -       top_module|sys_clk_inferred_clock     133.0 MHz     7.519         inferred     Inferred_clkgroup_0     15   
======================================================================================================================

@W: MT529 :"d:\workingdir\fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Found inferred clock top_module|sys_clk_inferred_clock which controls 15 sequential elements including i2c_master_controller_Inst0.wb_cyc_i. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\workingdir\fpga\pico_dev_test\heartbeat.vhd":30:1:30:2|Found inferred clock top_module|usb_osc which controls 21 sequential elements including HeartBeatInst0.iCounter[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Encoding state machine State[0:5] (in view: work.i2c_master_controller(beh_i2c_master_controller))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 20 15:44:43 2019

###########################################################]
Map & Optimize Report

# Tue Aug 20 15:44:43 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MO111 :|Tristate driver data_io_t[7] (in view: work.top_module(sample_arch)) on net data_io[7] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[6] (in view: work.top_module(sample_arch)) on net data_io[6] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[5] (in view: work.top_module(sample_arch)) on net data_io[5] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[4] (in view: work.top_module(sample_arch)) on net data_io[4] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[3] (in view: work.top_module(sample_arch)) on net data_io[3] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[2] (in view: work.top_module(sample_arch)) on net data_io[2] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[1] (in view: work.top_module(sample_arch)) on net data_io[1] (in view: work.top_module(sample_arch)) has its enable tied to GND.
@N: MO111 :|Tristate driver data_io_t[0] (in view: work.top_module(sample_arch)) on net data_io[0] (in view: work.top_module(sample_arch)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: FX493 |Applying initial value "00" on instance i2c_master_controller_Inst0.wb_dat_i[7:6].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MO231 :"d:\workingdir\fpga\pico_dev_test\heartbeat.vhd":30:1:30:2|Found counter in view:work.top_module(sample_arch) instance HeartBeatInst0.iCounter[20:0] 
Encoding state machine State[0:5] (in view: work.i2c_master_controller(beh_i2c_master_controller))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@W: MO160 :"d:\workingdir\fpga\pico_dev_test\i2c_master_controller.vhd":30:31:30:33|Register bit State[0] (in view view:work.i2c_master_controller(beh_i2c_master_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\workingdir\fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_dat_i[0] (in view view:work.i2c_master_controller(beh_i2c_master_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\workingdir\fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Register bit wb_adr_i[2] (in view view:work.i2c_master_controller(beh_i2c_master_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\workingdir\fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Removing instance i2c_master_controller_Inst0.wb_adr_i[6] because it is equivalent to instance i2c_master_controller_Inst0.wb_adr_i[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workingdir\fpga\pico_dev_test\i2c_master_controller.vhd":106:1:106:2|Removing instance i2c_master_controller_Inst0.wb_dat_i[2] because it is equivalent to instance i2c_master_controller_Inst0.wb_adr_i[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     4.85ns		  11 /        31

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
0 instances converted, 10 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0002       usb_osc             port                   21         HeartBeatInst0.iCounter[20]
===================================================================================================
=========================================================================================================== Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                          Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            OSCH                   10         i2c_master_controller_Inst0.State[5]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\synwork\pico_i2c_i2c_interface_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\pico_i2c_i2c_interface.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

@W: MT246 :"d:\workingdir\fpga\pico_dev_test\efb_i2c_vhdl.vhd":158:4:158:12|Blackbox EFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top_module|usb_osc with period 1000.00ns. Please declare a user-defined clock on object "p:usb_osc"
@W: MT420 |Found inferred clock top_module|sys_clk_inferred_clock with period 7.52ns. Please declare a user-defined clock on object "n:sys_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 20 15:44:44 2019
#


Top view:               top_module
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.786

                                      Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                        Frequency     Frequency     Period        Period        Slack       Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------
top_module|sys_clk_inferred_clock     133.0 MHz     366.0 MHz     7.519         2.733         4.786       inferred     Inferred_clkgroup_0
top_module|usb_osc                    1.0 MHz       183.3 MHz     1000.000      5.456         994.544     inferred     Inferred_clkgroup_1
System                                1.0 MHz       1.0 MHz       1000.000      993.009       6.991       system       system_clkgroup    
==========================================================================================================================================





Clock Relationships
*******************

Clocks                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             top_module|sys_clk_inferred_clock  |  7.519       6.991    |  No paths    -      |  No paths    -      |  No paths    -    
top_module|sys_clk_inferred_clock  System                             |  7.519       6.371    |  No paths    -      |  No paths    -      |  No paths    -    
top_module|sys_clk_inferred_clock  top_module|sys_clk_inferred_clock  |  7.519       4.786    |  No paths    -      |  No paths    -      |  No paths    -    
top_module|usb_osc                 top_module|usb_osc                 |  1000.000    994.544  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_module|sys_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                  Arrival          
Instance                                    Reference                             Type        Pin     Net             Time        Slack
                                            Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------
i2c_master_controller_Inst0.State[2]        top_module|sys_clk_inferred_clock     FD1S3AX     Q       State[2]        1.188       4.786
i2c_master_controller_Inst0.State[3]        top_module|sys_clk_inferred_clock     FD1S3AX     Q       State[3]        1.180       4.794
i2c_master_controller_Inst0.State[4]        top_module|sys_clk_inferred_clock     FD1S3AX     Q       State[4]        1.188       5.803
i2c_master_controller_Inst0.State[5]        top_module|sys_clk_inferred_clock     FD1S3AX     Q       State[5]        1.148       5.843
i2c_master_controller_Inst0.wb_adr_i[0]     top_module|sys_clk_inferred_clock     FD1S3AX     Q       wb_adr_i[0]     1.148       5.843
i2c_master_controller_Inst0.State[1]        top_module|sys_clk_inferred_clock     FD1S3AX     Q       State[1]        1.108       5.883
i2c_master_controller_Inst0.wb_dat_i[4]     top_module|sys_clk_inferred_clock     FD1S3AX     Q       wb_dat_i[4]     1.044       5.947
i2c_master_controller_Inst0.wb_dat_i[6]     top_module|sys_clk_inferred_clock     FD1S3AX     Q       wb_dat_i[6]     1.044       5.947
i2c_master_controller_Inst0.wb_dat_i[7]     top_module|sys_clk_inferred_clock     FD1S3AX     Q       wb_dat_i[7]     1.044       5.947
i2c_master_controller_Inst0.wb_cyc_i        top_module|sys_clk_inferred_clock     FD1S3AX     Q       wb_we_i         1.108       6.411
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                    Required          
Instance                                    Reference                             Type        Pin     Net               Time         Slack
                                            Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
i2c_master_controller_Inst0.State[1]        top_module|sys_clk_inferred_clock     FD1S3AX     D       State_ns[1]       7.607        4.786
i2c_master_controller_Inst0.State[2]        top_module|sys_clk_inferred_clock     FD1S3AX     D       N_89_i            7.607        5.803
i2c_master_controller_Inst0.State[3]        top_module|sys_clk_inferred_clock     FD1S3AX     D       N_91_i            7.607        5.803
i2c_master_controller_Inst0.State[4]        top_module|sys_clk_inferred_clock     FD1S3AX     D       N_93_i            7.607        5.803
i2c_master_controller_Inst0.State[5]        top_module|sys_clk_inferred_clock     FD1S3AX     D       N_95_i            7.607        5.803
i2c_master_controller_Inst0.wb_dat_i[4]     top_module|sys_clk_inferred_clock     FD1S3AX     D       wb_dat_i_1[4]     7.607        5.803
i2c_master_controller_Inst0.wb_dat_i[6]     top_module|sys_clk_inferred_clock     FD1S3AX     D       wb_dat_i_1[6]     7.607        5.803
i2c_master_controller_Inst0.wb_dat_i[7]     top_module|sys_clk_inferred_clock     FD1S3AX     D       wb_dat_i_1[7]     7.607        5.803
i2c_master_controller_Inst0.wb_adr_i[0]     top_module|sys_clk_inferred_clock     FD1S3AX     D       N_28_0            7.607        5.811
i2c_master_controller_Inst0.wb_cyc_i        top_module|sys_clk_inferred_clock     FD1S3AX     D       wb_we_i_2         7.607        5.811
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.519
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.607

    - Propagation time:                      2.821
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.786

    Number of logic level(s):                2
    Starting point:                          i2c_master_controller_Inst0.State[2] / Q
    Ending point:                            i2c_master_controller_Inst0.State[1] / D
    The start point is clocked by            top_module|sys_clk_inferred_clock [rising] on pin CK
    The end   point is clocked by            top_module|sys_clk_inferred_clock [rising] on pin CK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
i2c_master_controller_Inst0.State[2]             FD1S3AX      Q        Out     1.188     1.188       -         
State[2]                                         Net          -        -       -         -           6         
i2c_master_controller_Inst0.State_ns_i_a2[3]     ORCALUT4     A        In      0.000     1.188       -         
i2c_master_controller_Inst0.State_ns_i_a2[3]     ORCALUT4     Z        Out     1.017     2.205       -         
N_105                                            Net          -        -       -         -           1         
i2c_master_controller_Inst0.State_ns_0_a3[1]     ORCALUT4     A        In      0.000     2.205       -         
i2c_master_controller_Inst0.State_ns_0_a3[1]     ORCALUT4     Z        Out     0.617     2.821       -         
State_ns[1]                                      Net          -        -       -         -           1         
i2c_master_controller_Inst0.State[1]             FD1S3AX      D        In      0.000     2.821       -         
===============================================================================================================




====================================
Detailed Report for Clock: top_module|usb_osc
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                   Arrival            
Instance                       Reference              Type        Pin     Net             Time        Slack  
                               Clock                                                                         
-------------------------------------------------------------------------------------------------------------
HeartBeatInst0.iCounter[0]     top_module|usb_osc     FD1S3DX     Q       iCounter[0]     0.972       994.544
HeartBeatInst0.iCounter[1]     top_module|usb_osc     FD1S3DX     Q       iCounter[1]     0.972       994.687
HeartBeatInst0.iCounter[2]     top_module|usb_osc     FD1S3DX     Q       iCounter[2]     0.972       994.687
HeartBeatInst0.iCounter[3]     top_module|usb_osc     FD1S3DX     Q       iCounter[3]     0.972       994.830
HeartBeatInst0.iCounter[4]     top_module|usb_osc     FD1S3DX     Q       iCounter[4]     0.972       994.830
HeartBeatInst0.iCounter[5]     top_module|usb_osc     FD1S3DX     Q       iCounter[5]     0.972       994.972
HeartBeatInst0.iCounter[6]     top_module|usb_osc     FD1S3DX     Q       iCounter[6]     0.972       994.972
HeartBeatInst0.iCounter[7]     top_module|usb_osc     FD1S3DX     Q       iCounter[7]     0.972       995.115
HeartBeatInst0.iCounter[8]     top_module|usb_osc     FD1S3DX     Q       iCounter[8]     0.972       995.115
HeartBeatInst0.iCounter[9]     top_module|usb_osc     FD1S3DX     Q       iCounter[9]     0.972       995.258
=============================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                      Required            
Instance                        Reference              Type        Pin     Net                Time         Slack  
                                Clock                                                                             
------------------------------------------------------------------------------------------------------------------
HeartBeatInst0.iCounter[19]     top_module|usb_osc     FD1S3DX     D       iCounter_s[19]     999.894      994.544
HeartBeatInst0.iCounter[20]     top_module|usb_osc     FD1S3DX     D       iCounter_s[20]     999.894      994.544
HeartBeatInst0.iCounter[17]     top_module|usb_osc     FD1S3DX     D       iCounter_s[17]     999.894      994.687
HeartBeatInst0.iCounter[18]     top_module|usb_osc     FD1S3DX     D       iCounter_s[18]     999.894      994.687
HeartBeatInst0.iCounter[15]     top_module|usb_osc     FD1S3DX     D       iCounter_s[15]     999.894      994.830
HeartBeatInst0.iCounter[16]     top_module|usb_osc     FD1S3DX     D       iCounter_s[16]     999.894      994.830
HeartBeatInst0.iCounter[13]     top_module|usb_osc     FD1S3DX     D       iCounter_s[13]     999.894      994.972
HeartBeatInst0.iCounter[14]     top_module|usb_osc     FD1S3DX     D       iCounter_s[14]     999.894      994.972
HeartBeatInst0.iCounter[11]     top_module|usb_osc     FD1S3DX     D       iCounter_s[11]     999.894      995.115
HeartBeatInst0.iCounter[12]     top_module|usb_osc     FD1S3DX     D       iCounter_s[12]     999.894      995.115
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.894

    - Propagation time:                      5.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.544

    Number of logic level(s):                11
    Starting point:                          HeartBeatInst0.iCounter[0] / Q
    Ending point:                            HeartBeatInst0.iCounter[20] / D
    The start point is clocked by            top_module|usb_osc [rising] on pin CK
    The end   point is clocked by            top_module|usb_osc [rising] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
HeartBeatInst0.iCounter[0]            FD1S3DX     Q        Out     0.972     0.972       -         
iCounter[0]                           Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[0]      CCU2D       A1       In      0.000     0.972       -         
HeartBeatInst0.iCounter_cry_0[0]      CCU2D       COUT     Out     1.544     2.516       -         
iCounter_cry[0]                       Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[1]      CCU2D       CIN      In      0.000     2.516       -         
HeartBeatInst0.iCounter_cry_0[1]      CCU2D       COUT     Out     0.143     2.659       -         
iCounter_cry[2]                       Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[3]      CCU2D       CIN      In      0.000     2.659       -         
HeartBeatInst0.iCounter_cry_0[3]      CCU2D       COUT     Out     0.143     2.802       -         
iCounter_cry[4]                       Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[5]      CCU2D       CIN      In      0.000     2.802       -         
HeartBeatInst0.iCounter_cry_0[5]      CCU2D       COUT     Out     0.143     2.945       -         
iCounter_cry[6]                       Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[7]      CCU2D       CIN      In      0.000     2.945       -         
HeartBeatInst0.iCounter_cry_0[7]      CCU2D       COUT     Out     0.143     3.087       -         
iCounter_cry[8]                       Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[9]      CCU2D       CIN      In      0.000     3.087       -         
HeartBeatInst0.iCounter_cry_0[9]      CCU2D       COUT     Out     0.143     3.230       -         
iCounter_cry[10]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[11]     CCU2D       CIN      In      0.000     3.230       -         
HeartBeatInst0.iCounter_cry_0[11]     CCU2D       COUT     Out     0.143     3.373       -         
iCounter_cry[12]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[13]     CCU2D       CIN      In      0.000     3.373       -         
HeartBeatInst0.iCounter_cry_0[13]     CCU2D       COUT     Out     0.143     3.516       -         
iCounter_cry[14]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[15]     CCU2D       CIN      In      0.000     3.516       -         
HeartBeatInst0.iCounter_cry_0[15]     CCU2D       COUT     Out     0.143     3.659       -         
iCounter_cry[16]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[17]     CCU2D       CIN      In      0.000     3.659       -         
HeartBeatInst0.iCounter_cry_0[17]     CCU2D       COUT     Out     0.143     3.801       -         
iCounter_cry[18]                      Net         -        -       -         -           1         
HeartBeatInst0.iCounter_cry_0[19]     CCU2D       CIN      In      0.000     3.801       -         
HeartBeatInst0.iCounter_cry_0[19]     CCU2D       S1       Out     1.549     5.351       -         
iCounter_s[20]                        Net         -        -       -         -           1         
HeartBeatInst0.iCounter[20]           FD1S3DX     D        In      0.000     5.351       -         
===================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                       Arrival          
Instance                                                Reference     Type     Pin        Net          Time        Slack
                                                        Clock                                                           
------------------------------------------------------------------------------------------------------------------------
i2c_master_controller_Inst0.efb_i2c_Inst0.EFBInst_0     System        EFB      WBACKO     wb_ack_o     0.000       6.991
========================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                          Required          
Instance                                 Reference     Type        Pin     Net             Time         Slack
                                         Clock                                                               
-------------------------------------------------------------------------------------------------------------
i2c_master_controller_Inst0.State[1]     System        FD1S3AX     D       State_ns[1]     7.607        6.991
i2c_master_controller_Inst0.State[2]     System        FD1S3AX     D       N_89_i          7.607        6.991
i2c_master_controller_Inst0.State[3]     System        FD1S3AX     D       N_91_i          7.607        6.991
i2c_master_controller_Inst0.State[4]     System        FD1S3AX     D       N_93_i          7.607        6.991
i2c_master_controller_Inst0.State[5]     System        FD1S3AX     D       N_95_i          7.607        6.991
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.519
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.607

    - Propagation time:                      0.617
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.991

    Number of logic level(s):                1
    Starting point:                          i2c_master_controller_Inst0.efb_i2c_Inst0.EFBInst_0 / WBACKO
    Ending point:                            i2c_master_controller_Inst0.State[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top_module|sys_clk_inferred_clock [rising] on pin CK

Instance / Net                                                       Pin        Pin               Arrival     No. of    
Name                                                    Type         Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
i2c_master_controller_Inst0.efb_i2c_Inst0.EFBInst_0     EFB          WBACKO     Out     0.000     0.000       -         
wb_ack_o                                                Net          -          -       -         -           5         
i2c_master_controller_Inst0.State_RNO[2]                ORCALUT4     C          In      0.000     0.000       -         
i2c_master_controller_Inst0.State_RNO[2]                ORCALUT4     Z          Out     0.617     0.617       -         
N_89_i                                                  Net          -          -       -         -           1         
i2c_master_controller_Inst0.State[2]                    FD1S3AX      D          In      0.000     0.617       -         
========================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_1200ze-1

Register bits: 31 of 1280 (2%)
PIC Latch:       0
I/O cells:       6


Details:
BB:             2
CCU2D:          11
FD1S3AX:        10
FD1S3DX:        21
GSR:            1
IB:             2
INV:            1
OB:             2
ORCALUT4:       11
OSCH:           1
PUR:            1
VHI:            4
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 20 15:44:44 2019

###########################################################]
