 
set ::env(PROJECT_NAME) el2_ram
set ::env(DESIGN_TOP) el2_ram
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EL2/design/lib/el2_ram
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EL2/design/lib/el2_ram/mem_lib.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design





