Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug 17 01:27:58 2021
| Host         : Shehzad-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file ram_memory_methodology_drc_routed.rpt -pb ram_memory_methodology_drc_routed.pb -rpx ram_memory_methodology_drc_routed.rpx
| Design       : ram_memory
| Device       : xc7z030iffg676-2L
| Speed File   : -2L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-----------------------------------------------+------------+
| Rule      | Severity | Description                                   | Violations |
+-----------+----------+-----------------------------------------------+------------+
| TIMING-13 | Warning  | Timing paths ignored due to path segmentation | 1          |
| TIMING-18 | Warning  | Missing input or output delay                 | 3          |
| TIMING-42 | Warning  | Path segmentation detected in the clock tree  | 1          |
+-----------+----------+-----------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-13#1 Warning
Timing paths ignored due to path segmentation  
Some timing paths are not reported due to path segmentation on pin(s) s4/memory_reg/D. To prevent path segmentation, all the Min and Max delay constraints should be defined with a list of valid startpoints and endpoints
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on input_1 relative to clock(s) readwrite
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on input_2 relative to clock(s) readwrite
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on input_3 relative to clock(s) readwrite
Related violations: <none>

TIMING-42#1 Warning
Path segmentation detected in the clock tree  
The max delay constraint position 18 is blocking the propagation of clock readwrite on pin s4/memory_reg/D
Related violations: <none>


