{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709157814574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709157814584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 14:03:33 2024 " "Processing started: Wed Feb 28 14:03:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709157814584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1709157814584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MC68K -c MC68K " "Command: quartus_sta MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709157814584 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1709157814788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1709157817312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1709157817312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157817363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157817363 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709157818738 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709157818738 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1709157818738 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1709157818738 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1709157818738 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1709157818806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818808 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818808 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818809 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818809 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709157818809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818810 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818810 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1709157818816 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1709157818816 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1709157818816 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1709157818816 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1709157818816 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709157818816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1709157818817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818818 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818818 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818819 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818819 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818820 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818820 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818822 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709157818822 ""}  } { { "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" "" { Text "C:/Users/Admin/Desktop/Assignment3/SPI_Controller/M68kV6.0-800by480/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709157818822 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IIC_SPI_Interface:inst32\|inst6 " "Node: IIC_SPI_Interface:inst32\|inst6 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[6\] IIC_SPI_Interface:inst32\|inst6 " "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[6\] is being clocked by IIC_SPI_Interface:inst32\|inst6" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1709157818881 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1709157818881 "|MC68K|IIC_SPI_Interface:inst32|inst6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1709157818882 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1709157818882 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157818911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157818911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157818911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157818911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157818911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157818911 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709157818911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709157823718 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1709157823726 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709157823755 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709157824053 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709157824053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.777 " "Worst-case setup slack is -14.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.777            -356.474 clk_vga  " "  -14.777            -356.474 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.172            -130.394 clk_dram  " "   -6.172            -130.394 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.087 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.087              -0.087 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.784               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.784               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.440               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.370               0.000 altera_reserved_tck  " "   22.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.091               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.091               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157824056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.736 " "Worst-case hold slack is -0.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736              -1.183 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.736              -1.183 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334              -0.334 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.334              -0.334 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.328               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.394               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 altera_reserved_tck  " "    0.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.603               0.000 clk_vga  " "    8.603               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.815               0.000 clk_dram  " "    8.815               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157824136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.731 " "Worst-case recovery slack is 4.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.731               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.731               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.695               0.000 altera_reserved_tck  " "   57.695               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157824153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.468 " "Worst-case removal slack is 0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.468               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 altera_reserved_tck  " "    0.945               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157824165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.974 " "Worst-case minimum pulse width slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.974               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.381               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.381               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.449               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.449               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.259               0.000 CLOCK_50  " "    9.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.518               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.518               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.303               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.303               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.114               0.000 altera_reserved_tck  " "   29.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157824175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157824175 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1709157824177 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157824329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157824329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 6 Registers " "Shortest Synchronizer Chain: 6 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157824329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157824329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 80.798 ns " "Worst Case Available Settling Time: 80.798 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157824329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157824329 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709157824329 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709157824336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709157824403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709157832198 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IIC_SPI_Interface:inst32\|inst6 " "Node: IIC_SPI_Interface:inst32\|inst6 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[6\] IIC_SPI_Interface:inst32\|inst6 " "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[6\] is being clocked by IIC_SPI_Interface:inst32\|inst6" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1709157832922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1709157832922 "|MC68K|IIC_SPI_Interface:inst32|inst6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1709157832922 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1709157832922 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157832947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157832947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157832947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157832947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157832947 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157832947 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709157832947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709157837308 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709157837463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709157837463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.525 " "Worst-case setup slack is -14.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.525            -350.077 clk_vga  " "  -14.525            -350.077 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.716            -119.718 clk_dram  " "   -5.716            -119.718 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.383               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.114               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.114               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.608               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.608               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.552               0.000 altera_reserved_tck  " "   22.552               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.366               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.366               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157837466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.663 " "Worst-case hold slack is -0.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.663              -1.025 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.663              -1.025 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -0.280 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.280              -0.280 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.335               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.340               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 altera_reserved_tck  " "    0.437               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.443               0.000 clk_vga  " "    8.443               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.607               0.000 clk_dram  " "    8.607               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157837519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.945 " "Worst-case recovery slack is 4.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.945               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.945               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.878               0.000 altera_reserved_tck  " "   57.878               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157837527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.449 " "Worst-case removal slack is 0.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.449               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 altera_reserved_tck  " "    0.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157837537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.048 " "Worst-case minimum pulse width slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.048               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.454               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.454               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.512               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.512               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.293               0.000 CLOCK_50  " "    9.293               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.585               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.585               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.377               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.377               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.147               0.000 altera_reserved_tck  " "   29.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157837549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157837549 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1709157837549 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157837672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157837672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 6 Registers " "Shortest Synchronizer Chain: 6 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157837672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157837672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 81.650 ns " "Worst Case Available Settling Time: 81.650 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157837672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157837672 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709157837672 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709157837679 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709157837944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709157845375 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IIC_SPI_Interface:inst32\|inst6 " "Node: IIC_SPI_Interface:inst32\|inst6 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[6\] IIC_SPI_Interface:inst32\|inst6 " "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[6\] is being clocked by IIC_SPI_Interface:inst32\|inst6" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1709157846001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1709157846001 "|MC68K|IIC_SPI_Interface:inst32|inst6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1709157846001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1709157846001 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157846023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157846023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157846023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157846023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157846023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157846023 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709157846023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709157849800 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709157849845 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709157849845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.004 " "Worst-case setup slack is -9.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.004            -216.213 clk_vga  " "   -9.004            -216.213 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 clk_dram  " "   -0.013              -0.013 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.257               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.257               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.227               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.227               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.126               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.126               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.945               0.000 altera_reserved_tck  " "   23.945               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.813               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.813               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157849848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.350 " "Worst-case hold slack is -0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -0.603 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.350              -0.603 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.073 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.073              -0.073 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 altera_reserved_tck  " "    0.164               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.278               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.311               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.545               0.000 clk_vga  " "    4.545               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.934               0.000 clk_dram  " "    4.934               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157849892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.462 " "Worst-case recovery slack is 6.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.462               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.462               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.202               0.000 altera_reserved_tck  " "   59.202               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157849899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.466 " "Worst-case removal slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 altera_reserved_tck  " "    0.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.477               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157849905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.314 " "Worst-case minimum pulse width slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.314               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.172               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.172               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.213               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.213               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.150               0.000 CLOCK_50  " "    9.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.563               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.563               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.174               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.174               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.025               0.000 altera_reserved_tck  " "   29.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157849915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157849915 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1709157849916 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157850030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157850030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 6 Registers " "Shortest Synchronizer Chain: 6 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157850030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157850030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 88.002 ns " "Worst Case Available Settling Time: 88.002 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157850030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157850030 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709157850030 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709157850035 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IIC_SPI_Interface:inst32\|inst6 " "Node: IIC_SPI_Interface:inst32\|inst6 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[6\] IIC_SPI_Interface:inst32\|inst6 " "Register IIC_SPI_Interface:inst32\|simple_spi_top:inst1\|prdata_o\[6\] is being clocked by IIC_SPI_Interface:inst32\|inst6" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1709157850562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1709157850562 "|MC68K|IIC_SPI_Interface:inst32|inst6"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Node: Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock " "Register Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Sync_out is being clocked by Video_Controller800x480:inst1\|GraphicsLCD_Controller_Verilog:inst5\|V_Clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1709157850562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1709157850562 "|MC68K|Video_Controller800x480:inst1|GraphicsLCD_Controller_Verilog:inst5|V_Clock"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157850581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157850581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157850581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157850581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157850581 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709157850581 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709157850581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709157854324 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709157854368 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709157854368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.533 " "Worst-case setup slack is -8.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.533            -205.136 clk_vga  " "   -8.533            -205.136 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 clk_dram  " "    0.432               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.254               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.254               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.805               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.805               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.673               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.673               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.322               0.000 altera_reserved_tck  " "   24.322               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.289               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   29.289               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157854371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.333 " "Worst-case hold slack is -0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -0.570 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.333              -0.570 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.086 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.086              -0.086 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.223               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.270               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.225               0.000 clk_vga  " "    4.225               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.625               0.000 clk_dram  " "    4.625               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157854417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.897 " "Worst-case recovery slack is 6.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.897               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.897               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.577               0.000 altera_reserved_tck  " "   59.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157854423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.364 " "Worst-case removal slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 altera_reserved_tck  " "    0.364               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.404               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157854430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.341 " "Worst-case minimum pulse width slack is 1.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.341               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.198               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.198               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.240               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.240               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.112               0.000 CLOCK_50  " "    9.112               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.586               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.586               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.201               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.201               0.000 inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.060               0.000 altera_reserved_tck  " "   29.060               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709157854440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709157854440 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1709157854440 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157854554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157854554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 6 Registers " "Shortest Synchronizer Chain: 6 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157854554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157854554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 89.159 ns " "Worst Case Available Settling Time: 89.159 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157854554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1709157854554 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709157854554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709157858170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709157858180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 45 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5483 " "Peak virtual memory: 5483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709157858403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 14:04:18 2024 " "Processing ended: Wed Feb 28 14:04:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709157858403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709157858403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709157858403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709157858403 ""}
