#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\IVERILOG\iverilog\lib\ivl\va_math.vpi";
S_000001c2461bd780 .scope module, "SCFIFO" "SCFIFO" 2 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 4 "data_in";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /OUTPUT 4 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000001c2461d34c0 .param/l "L" 0 2 6, +C4<00000000000000000000000000000100>;
P_000001c2461d34f8 .param/l "W" 0 2 5, +C4<00000000000000000000000000000100>;
L_000001c2461fb2f0 .functor XNOR 1, L_000001c2462668f0, L_000001c2462651d0, C4<0>, C4<0>;
L_000001c2461fb6e0 .functor AND 1, L_000001c2461fb2f0, L_000001c2462b0a30, C4<1>, C4<1>;
L_000001c2461fb3d0 .functor XOR 1, L_000001c2462668f0, L_000001c2462651d0, C4<0>, C4<0>;
L_000001c2461fae90 .functor AND 1, L_000001c2461fb3d0, L_000001c2462b00d0, C4<1>, C4<1>;
v000001c2462654f0_0 .net "NULL_port", 3 0, L_000001c2462afdb0;  1 drivers
L_000001c2462676c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001c246265ef0_0 .net/2u *"_ivl_10", 3 0, L_000001c2462676c0;  1 drivers
L_000001c246267708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c246265450_0 .net/2u *"_ivl_14", 0 0, L_000001c246267708;  1 drivers
L_000001c246267750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c2462659f0_0 .net/2u *"_ivl_21", 0 0, L_000001c246267750;  1 drivers
v000001c246265090_0 .net *"_ivl_25", 0 0, L_000001c2461fb2f0;  1 drivers
v000001c246266710_0 .net *"_ivl_27", 31 0, L_000001c2462af6d0;  1 drivers
L_000001c246267798 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c246265a90_0 .net *"_ivl_30", 27 0, L_000001c246267798;  1 drivers
L_000001c2462677e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c246266490_0 .net/2u *"_ivl_31", 31 0, L_000001c2462677e0;  1 drivers
v000001c246265590_0 .net *"_ivl_33", 31 0, L_000001c2462b03f0;  1 drivers
v000001c2462663f0_0 .net *"_ivl_35", 31 0, L_000001c2462afc70;  1 drivers
L_000001c246267828 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c246266c10_0 .net *"_ivl_38", 27 0, L_000001c246267828;  1 drivers
v000001c2462656d0_0 .net *"_ivl_39", 0 0, L_000001c2462b0a30;  1 drivers
v000001c246265db0_0 .net *"_ivl_4", 4 0, v000001c246265bd0_0;  1 drivers
v000001c246266d50_0 .net *"_ivl_42", 0 0, L_000001c2461fb6e0;  1 drivers
L_000001c246267870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c246265950_0 .net/2u *"_ivl_43", 0 0, L_000001c246267870;  1 drivers
L_000001c2462678b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c246265b30_0 .net/2u *"_ivl_45", 0 0, L_000001c2462678b8;  1 drivers
v000001c246266df0_0 .net *"_ivl_49", 0 0, L_000001c2461fb3d0;  1 drivers
v000001c246266f30_0 .net *"_ivl_51", 31 0, L_000001c2462b0210;  1 drivers
L_000001c246267900 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c2462658b0_0 .net *"_ivl_54", 27 0, L_000001c246267900;  1 drivers
L_000001c246267948 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000001c246265d10_0 .net/2u *"_ivl_55", 31 0, L_000001c246267948;  1 drivers
v000001c246265f90_0 .net *"_ivl_57", 31 0, L_000001c2462b1390;  1 drivers
v000001c2462662b0_0 .net *"_ivl_59", 31 0, L_000001c2462b02b0;  1 drivers
L_000001c246267990 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c246265630_0 .net *"_ivl_62", 27 0, L_000001c246267990;  1 drivers
v000001c246266350_0 .net *"_ivl_63", 0 0, L_000001c2462b00d0;  1 drivers
v000001c246266ad0_0 .net *"_ivl_66", 0 0, L_000001c2461fae90;  1 drivers
L_000001c2462679d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c246266e90_0 .net/2u *"_ivl_67", 0 0, L_000001c2462679d8;  1 drivers
L_000001c246267a20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c246266b70_0 .net/2u *"_ivl_69", 0 0, L_000001c246267a20;  1 drivers
v000001c246266030_0 .net *"_ivl_9", 4 0, v000001c246266850_0;  1 drivers
o000001c246210098 .functor BUFZ 1, C4<z>; HiZ drive
v000001c246265770_0 .net "clk", 0 0, o000001c246210098;  0 drivers
o000001c2462107e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001c246266170_0 .net "data_in", 3 0, o000001c2462107e8;  0 drivers
v000001c2462660d0_0 .net "data_out", 3 0, L_000001c2462b0170;  1 drivers
v000001c2462665d0_0 .net "empty", 0 0, L_000001c2462b0d50;  1 drivers
v000001c246266210_0 .net "full", 0 0, L_000001c2462b0490;  1 drivers
o000001c246210128 .functor BUFZ 1, C4<z>; HiZ drive
v000001c246266530_0 .net "rd", 0 0, o000001c246210128;  0 drivers
v000001c246265bd0_0 .var "rd_addr", 4 0;
v000001c246266670_0 .net "rd_addr_msb", 0 0, L_000001c2462668f0;  1 drivers
v000001c246265c70_0 .net "rd_addr_true", 3 0, L_000001c246266990;  1 drivers
o000001c246210938 .functor BUFZ 1, C4<z>; HiZ drive
v000001c2462667b0_0 .net "reset_n", 0 0, o000001c246210938;  0 drivers
o000001c246210968 .functor BUFZ 1, C4<z>; HiZ drive
v000001c246265e50_0 .net "wr", 0 0, o000001c246210968;  0 drivers
v000001c246266850_0 .var "wr_addr", 4 0;
v000001c246265130_0 .net "wr_addr_msb", 0 0, L_000001c2462651d0;  1 drivers
v000001c246265810_0 .net "wr_addr_true", 3 0, L_000001c246265270;  1 drivers
E_000001c2461fe120/0 .event negedge, v000001c2462667b0_0;
E_000001c2461fe120/1 .event posedge, v000001c2461fc2b0_0;
E_000001c2461fe120 .event/or E_000001c2461fe120/0, E_000001c2461fe120/1;
L_000001c2462668f0 .part v000001c246265bd0_0, 4, 1;
L_000001c246266990 .part v000001c246265bd0_0, 0, 4;
L_000001c2462651d0 .part v000001c246266850_0, 4, 1;
L_000001c246265270 .part v000001c246266850_0, 0, 4;
L_000001c2462afe50 .concat [ 4 4 0 0], o000001c2462107e8, L_000001c2462676c0;
L_000001c2462b0f30 .concat [ 4 1 0 0], L_000001c246265270, L_000001c246267708;
L_000001c2462afdb0 .part L_000001c2461fa950, 4, 4;
L_000001c2462b0170 .part L_000001c2461fa950, 0, 4;
L_000001c2462b07b0 .concat [ 4 1 0 0], L_000001c246266990, L_000001c246267750;
L_000001c2462af6d0 .concat [ 4 28 0 0], L_000001c246266990, L_000001c246267798;
L_000001c2462b03f0 .arith/sum 32, L_000001c2462af6d0, L_000001c2462677e0;
L_000001c2462afc70 .concat [ 4 28 0 0], L_000001c246265270, L_000001c246267828;
L_000001c2462b0a30 .cmp/gt 32, L_000001c2462b03f0, L_000001c2462afc70;
L_000001c2462b0d50 .functor MUXZ 1, L_000001c2462678b8, L_000001c246267870, L_000001c2461fb6e0, C4<>;
L_000001c2462b0210 .concat [ 4 28 0 0], L_000001c246266990, L_000001c246267900;
L_000001c2462b1390 .arith/sum 32, L_000001c2462b0210, L_000001c246267948;
L_000001c2462b02b0 .concat [ 4 28 0 0], L_000001c246265270, L_000001c246267990;
L_000001c2462b00d0 .cmp/gt 32, L_000001c2462b02b0, L_000001c2462b1390;
L_000001c2462b0490 .functor MUXZ 1, L_000001c246267a20, L_000001c2462679d8, L_000001c2461fae90, C4<>;
S_000001c2461bd910 .scope module, "memory1" "memory" 2 28, 3 2 0, S_000001c2461bd780;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_A";
    .port_info 2 /INPUT 5 "addr_A";
    .port_info 3 /OUTPUT 8 "data_B";
    .port_info 4 /INPUT 5 "addr_B";
    .port_info 5 /INPUT 1 "rd";
    .port_info 6 /INPUT 1 "wr";
P_000001c2461fb8a0 .param/l "L" 0 3 4, +C4<00000000000000000000000000000101>;
P_000001c2461fb8d8 .param/l "W" 0 3 3, +C4<00000000000000000000000000001000>;
L_000001c2461fa950 .functor BUFZ 8, L_000001c2462653b0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c2461fc670_0 .net *"_ivl_0", 7 0, L_000001c2462653b0;  1 drivers
v000001c2461fbdb0_0 .net *"_ivl_2", 6 0, L_000001c246265310;  1 drivers
L_000001c246267678 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c2461fbc70_0 .net *"_ivl_5", 1 0, L_000001c246267678;  1 drivers
v000001c2461fbef0_0 .net "addr_A", 4 0, L_000001c2462b0f30;  1 drivers
v000001c2461fc170_0 .net "addr_B", 4 0, L_000001c2462b07b0;  1 drivers
v000001c2461fbd10_0 .var "addr_rd", 4 0;
v000001c2461fc2b0_0 .net "clk", 0 0, o000001c246210098;  alias, 0 drivers
v000001c2461fc490_0 .net "data_A", 7 0, L_000001c2462afe50;  1 drivers
v000001c2461fc3f0_0 .net "data_B", 7 0, L_000001c2461fa950;  1 drivers
v000001c2461fc710 .array "mem", 0 31, 7 0;
v000001c246266a30_0 .net "rd", 0 0, o000001c246210128;  alias, 0 drivers
v000001c246266cb0_0 .net "wr", 0 0, o000001c246210128;  alias, 0 drivers
E_000001c2461fe660 .event posedge, v000001c2461fc2b0_0;
L_000001c2462653b0 .array/port v000001c2461fc710, L_000001c246265310;
L_000001c246265310 .concat [ 5 2 0 0], v000001c2461fbd10_0, L_000001c246267678;
    .scope S_000001c2461bd910;
T_0 ;
    %wait E_000001c2461fe660;
    %load/vec4 v000001c246266a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001c2461fc170_0;
    %assign/vec4 v000001c2461fbd10_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c2461bd910;
T_1 ;
    %wait E_000001c2461fe660;
    %load/vec4 v000001c246266cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001c2461fc490_0;
    %load/vec4 v000001c2461fbef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c2461fc710, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c2461bd780;
T_2 ;
    %wait E_000001c2461fe120;
    %load/vec4 v000001c2462667b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c246265bd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c246266530_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001c2462665d0_0;
    %inv;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001c246265bd0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001c246265bd0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c2461bd780;
T_3 ;
    %wait E_000001c2461fe120;
    %load/vec4 v000001c2462667b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c246266850_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c246265e50_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001c246266210_0;
    %inv;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001c246266850_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001c246266850_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SCFIFO.v";
    "./memory.v";
