Loading plugins phase: Elapsed time ==> 0s.534ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\ODAS-PSOC5-LEDS-01.cyprj -d CY8C5267AXI-LP051 -s C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.579ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.327ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ODAS-PSOC5-LEDS-01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\ODAS-PSOC5-LEDS-01.cyprj -dcpsoc3 ODAS-PSOC5-LEDS-01.v -verilog
======================================================================

======================================================================
Compiling:  ODAS-PSOC5-LEDS-01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\ODAS-PSOC5-LEDS-01.cyprj -dcpsoc3 ODAS-PSOC5-LEDS-01.v -verilog
======================================================================

======================================================================
Compiling:  ODAS-PSOC5-LEDS-01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\ODAS-PSOC5-LEDS-01.cyprj -dcpsoc3 -verilog ODAS-PSOC5-LEDS-01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 02 19:13:18 2017


======================================================================
Compiling:  ODAS-PSOC5-LEDS-01.v
Program  :   vpp
Options  :    -yv2 -q10 ODAS-PSOC5-LEDS-01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 02 19:13:18 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ODAS-PSOC5-LEDS-01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  ODAS-PSOC5-LEDS-01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\ODAS-PSOC5-LEDS-01.cyprj -dcpsoc3 -verilog ODAS-PSOC5-LEDS-01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 02 19:13:18 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\codegentemp\ODAS-PSOC5-LEDS-01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\codegentemp\ODAS-PSOC5-LEDS-01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  ODAS-PSOC5-LEDS-01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\ODAS-PSOC5-LEDS-01.cyprj -dcpsoc3 -verilog ODAS-PSOC5-LEDS-01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 02 19:13:19 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\codegentemp\ODAS-PSOC5-LEDS-01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\codegentemp\ODAS-PSOC5-LEDS-01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:s_7\
	\BasicCounter_1:MODULE_1:g2:a0:s_6\
	\BasicCounter_1:MODULE_1:g2:a0:s_5\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\demux_1:tmp__demux_1_15_reg\
	Net_108

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\BasicCounter_1:add_vi_vv_MODGEN_1_8\
	\BasicCounter_1:add_vi_vv_MODGEN_1_7\
	\BasicCounter_1:add_vi_vv_MODGEN_1_6\
	\BasicCounter_1:add_vi_vv_MODGEN_1_5\

Deleted 108 User equations/components.
Deleted 27 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__P1_05_net_0 to Net_919
Aliasing one to Net_919
Aliasing Net_18 to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_919
Aliasing tmpOE__P1_06_net_0 to Net_919
Aliasing tmpOE__P1_07_net_0 to Net_919
Aliasing tmpOE__P1_08_net_0 to Net_919
Aliasing tmpOE__P1_33_net_0 to Net_919
Aliasing tmpOE__P1_09_net_0 to Net_919
Aliasing tmpOE__P1_10_net_0 to Net_919
Aliasing tmpOE__P1_11_net_0 to Net_919
Aliasing tmpOE__P1_12_net_0 to Net_919
Aliasing tmpOE__P1_13_net_0 to Net_919
Aliasing tmpOE__P1_14_net_0 to Net_919
Aliasing tmpOE__P1_15_net_0 to Net_919
Aliasing tmpOE__P1_16_net_0 to Net_919
Aliasing tmpOE__P1_17_net_0 to Net_919
Aliasing tmpOE__P1_18_net_0 to Net_919
Aliasing tmpOE__P1_19_net_0 to Net_919
Aliasing tmpOE__P1_20_net_0 to Net_919
Aliasing tmpOE__P1_32_net_0 to Net_919
Aliasing tmpOE__P1_31_net_0 to Net_919
Aliasing tmpOE__P1_30_net_0 to Net_919
Aliasing tmpOE__P1_29_net_0 to Net_919
Aliasing tmpOE__P1_28_net_0 to Net_919
Aliasing tmpOE__P1_27_net_0 to Net_919
Aliasing tmpOE__P1_26_net_0 to Net_919
Aliasing tmpOE__P1_25_net_0 to Net_919
Aliasing tmpOE__P1_24_net_0 to Net_919
Aliasing tmpOE__P1_23_net_0 to Net_919
Aliasing tmpOE__P1_22_net_0 to Net_919
Aliasing tmpOE__P1_21_net_0 to Net_919
Aliasing tmpOE__P1_34_net_0 to Net_919
Aliasing tmpOE__LED_net_0 to Net_919
Removing Lhs of wire tmpOE__P1_05_net_0[2] = Net_919[0]
Removing Rhs of wire Net_357[3] = \demux_1:tmp__demux_1_0_reg\[250]
Removing Lhs of wire one[8] = Net_919[0]
Removing Lhs of wire Net_18[13] = zero[7]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_4\[14] = \BasicCounter_1:MODULE_1:g2:a0:s_4\[178]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_3\[16] = \BasicCounter_1:MODULE_1:g2:a0:s_3\[179]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_2\[18] = \BasicCounter_1:MODULE_1:g2:a0:s_2\[180]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_1\[20] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[181]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_0\[22] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[182]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[63] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[64] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[65] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[66] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[67] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[68] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[69] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[70] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[71] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[72] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[73] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[74] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[75] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[76] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[77] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[78] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[79] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[80] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[81] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[82] = \BasicCounter_1:MODIN1_4\[83]
Removing Lhs of wire \BasicCounter_1:MODIN1_4\[83] = Net_16_4[12]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[84] = \BasicCounter_1:MODIN1_3\[85]
Removing Lhs of wire \BasicCounter_1:MODIN1_3\[85] = Net_16_3[15]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[86] = \BasicCounter_1:MODIN1_2\[87]
Removing Lhs of wire \BasicCounter_1:MODIN1_2\[87] = Net_16_2[17]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[88] = \BasicCounter_1:MODIN1_1\[89]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[89] = Net_16_1[19]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[90] = \BasicCounter_1:MODIN1_0\[91]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[91] = Net_16_0[21]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[220] = Net_919[0]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[221] = Net_919[0]
Removing Lhs of wire tmpOE__P1_06_net_0[223] = Net_919[0]
Removing Rhs of wire Net_901[224] = \demux_2:tmp__demux_2_0_reg\[436]
Removing Lhs of wire tmpOE__P1_07_net_0[230] = Net_919[0]
Removing Rhs of wire Net_358[231] = \demux_1:tmp__demux_1_1_reg\[252]
Removing Lhs of wire tmpOE__P1_08_net_0[237] = Net_919[0]
Removing Rhs of wire Net_902[238] = \demux_2:tmp__demux_2_1_reg\[437]
Removing Lhs of wire tmpOE__P1_33_net_0[244] = Net_919[0]
Removing Rhs of wire Net_371[245] = \demux_1:tmp__demux_1_14_reg\[265]
Removing Rhs of wire Net_934[267] = \demux_1:tmp__demux_1_2_reg\[253]
Removing Rhs of wire Net_935[268] = \demux_1:tmp__demux_1_3_reg\[254]
Removing Rhs of wire Net_361[269] = \demux_1:tmp__demux_1_4_reg\[255]
Removing Rhs of wire Net_362[270] = \demux_1:tmp__demux_1_5_reg\[256]
Removing Rhs of wire Net_363[271] = \demux_1:tmp__demux_1_6_reg\[257]
Removing Rhs of wire Net_364[272] = \demux_1:tmp__demux_1_7_reg\[258]
Removing Rhs of wire Net_365[273] = \demux_1:tmp__demux_1_8_reg\[259]
Removing Rhs of wire Net_366[274] = \demux_1:tmp__demux_1_9_reg\[260]
Removing Rhs of wire Net_942[275] = \demux_1:tmp__demux_1_10_reg\[261]
Removing Rhs of wire Net_943[276] = \demux_1:tmp__demux_1_11_reg\[262]
Removing Rhs of wire Net_369[277] = \demux_1:tmp__demux_1_12_reg\[263]
Removing Rhs of wire Net_370[278] = \demux_1:tmp__demux_1_13_reg\[264]
Removing Lhs of wire tmpOE__P1_09_net_0[281] = Net_919[0]
Removing Lhs of wire tmpOE__P1_10_net_0[287] = Net_919[0]
Removing Rhs of wire Net_903[288] = \demux_2:tmp__demux_2_2_reg\[438]
Removing Lhs of wire tmpOE__P1_11_net_0[294] = Net_919[0]
Removing Lhs of wire tmpOE__P1_12_net_0[300] = Net_919[0]
Removing Rhs of wire Net_904[301] = \demux_2:tmp__demux_2_3_reg\[439]
Removing Lhs of wire tmpOE__P1_13_net_0[307] = Net_919[0]
Removing Lhs of wire tmpOE__P1_14_net_0[313] = Net_919[0]
Removing Rhs of wire Net_905[314] = \demux_2:tmp__demux_2_4_reg\[440]
Removing Lhs of wire tmpOE__P1_15_net_0[320] = Net_919[0]
Removing Lhs of wire tmpOE__P1_16_net_0[326] = Net_919[0]
Removing Rhs of wire Net_906[327] = \demux_2:tmp__demux_2_5_reg\[441]
Removing Lhs of wire tmpOE__P1_17_net_0[333] = Net_919[0]
Removing Lhs of wire tmpOE__P1_18_net_0[339] = Net_919[0]
Removing Rhs of wire Net_907[340] = \demux_2:tmp__demux_2_6_reg\[442]
Removing Lhs of wire tmpOE__P1_19_net_0[346] = Net_919[0]
Removing Lhs of wire tmpOE__P1_20_net_0[352] = Net_919[0]
Removing Rhs of wire Net_908[353] = \demux_2:tmp__demux_2_7_reg\[443]
Removing Lhs of wire tmpOE__P1_32_net_0[359] = Net_919[0]
Removing Rhs of wire Net_914[360] = \demux_2:tmp__demux_2_13_reg\[449]
Removing Lhs of wire tmpOE__P1_31_net_0[366] = Net_919[0]
Removing Lhs of wire tmpOE__P1_30_net_0[372] = Net_919[0]
Removing Rhs of wire Net_913[373] = \demux_2:tmp__demux_2_12_reg\[448]
Removing Lhs of wire tmpOE__P1_29_net_0[379] = Net_919[0]
Removing Lhs of wire tmpOE__P1_28_net_0[385] = Net_919[0]
Removing Rhs of wire Net_912[386] = \demux_2:tmp__demux_2_11_reg\[447]
Removing Lhs of wire tmpOE__P1_27_net_0[392] = Net_919[0]
Removing Lhs of wire tmpOE__P1_26_net_0[398] = Net_919[0]
Removing Rhs of wire Net_911[399] = \demux_2:tmp__demux_2_10_reg\[446]
Removing Lhs of wire tmpOE__P1_25_net_0[405] = Net_919[0]
Removing Lhs of wire tmpOE__P1_24_net_0[411] = Net_919[0]
Removing Rhs of wire Net_910[412] = \demux_2:tmp__demux_2_9_reg\[445]
Removing Lhs of wire tmpOE__P1_23_net_0[418] = Net_919[0]
Removing Lhs of wire tmpOE__P1_22_net_0[424] = Net_919[0]
Removing Rhs of wire Net_909[425] = \demux_2:tmp__demux_2_8_reg\[444]
Removing Lhs of wire tmpOE__P1_21_net_0[431] = Net_919[0]
Removing Rhs of wire Net_915[452] = \demux_2:tmp__demux_2_14_reg\[450]
Removing Rhs of wire Net_989[453] = \demux_2:tmp__demux_2_15_reg\[451]
Removing Lhs of wire tmpOE__P1_34_net_0[455] = Net_919[0]
Removing Lhs of wire tmpOE__LED_net_0[461] = Net_919[0]

------------------------------------------------------
Aliased 0 equations, 100 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_919' (cost = 0):
Net_919 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_54' (cost = 0):
Net_54 <= (not Net_16_4);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_16_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_16_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_16_1 and Net_16_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_16_0 and Net_16_1)
	OR (not Net_16_1 and Net_16_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_16_2 and Net_16_1 and Net_16_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_16_1 and Net_16_2)
	OR (not Net_16_0 and Net_16_2)
	OR (not Net_16_2 and Net_16_1 and Net_16_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_16_3 and Net_16_2 and Net_16_1 and Net_16_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_16_2 and Net_16_3)
	OR (not Net_16_1 and Net_16_3)
	OR (not Net_16_0 and Net_16_3)
	OR (not Net_16_3 and Net_16_2 and Net_16_1 and Net_16_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_16_4 and Net_16_3 and Net_16_2 and Net_16_1 and Net_16_0));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_4\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:s_4\ <= ((not Net_16_3 and Net_16_4)
	OR (not Net_16_2 and Net_16_4)
	OR (not Net_16_1 and Net_16_4)
	OR (not Net_16_0 and Net_16_4)
	OR (not Net_16_4 and Net_16_3 and Net_16_2 and Net_16_1 and Net_16_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 29 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[191] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[201] = zero[7]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[211] = zero[7]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\ODAS-PSOC5-LEDS-01.cyprj -dcpsoc3 ODAS-PSOC5-LEDS-01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.954ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 02 May 2017 19:13:20
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Douglas\Documents\GitHub\ODAS\ODAS-PSOC5\Projects\ODAS-PSOC5-LEDS-01.cydsn\ODAS-PSOC5-LEDS-01.cyprj -d CY8C5267AXI-LP051 ODAS-PSOC5-LEDS-01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.106ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=5, Signal=Net_1010
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P1_05(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_05(0)__PA ,
            input => Net_357 ,
            pad => P1_05(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_06(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_06(0)__PA ,
            input => Net_901 ,
            pad => P1_06(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_07(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_07(0)__PA ,
            input => Net_358 ,
            pad => P1_07(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_08(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_08(0)__PA ,
            input => Net_902 ,
            pad => P1_08(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_33(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_33(0)__PA ,
            input => Net_371 ,
            pad => P1_33(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_09(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_09(0)__PA ,
            input => Net_934 ,
            pad => P1_09(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_10(0)__PA ,
            input => Net_903 ,
            pad => P1_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_11(0)__PA ,
            input => Net_935 ,
            pad => P1_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_12(0)__PA ,
            input => Net_904 ,
            pad => P1_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_13(0)__PA ,
            input => Net_361 ,
            pad => P1_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_14(0)__PA ,
            input => Net_905 ,
            pad => P1_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_15(0)__PA ,
            input => Net_362 ,
            pad => P1_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_16(0)__PA ,
            input => Net_906 ,
            pad => P1_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_17(0)__PA ,
            input => Net_363 ,
            pad => P1_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_18(0)__PA ,
            input => Net_907 ,
            pad => P1_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_19(0)__PA ,
            input => Net_364 ,
            pad => P1_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_20(0)__PA ,
            input => Net_908 ,
            pad => P1_20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_32(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_32(0)__PA ,
            input => Net_914 ,
            pad => P1_32(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_31(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_31(0)__PA ,
            input => Net_370 ,
            pad => P1_31(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_30(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_30(0)__PA ,
            input => Net_913 ,
            pad => P1_30(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_29(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_29(0)__PA ,
            input => Net_369 ,
            pad => P1_29(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_28(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_28(0)__PA ,
            input => Net_912 ,
            pad => P1_28(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_27(0)__PA ,
            input => Net_943 ,
            pad => P1_27(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_26(0)__PA ,
            input => Net_911 ,
            pad => P1_26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_25(0)__PA ,
            input => Net_942 ,
            pad => P1_25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_24(0)__PA ,
            input => Net_910 ,
            pad => P1_24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_23(0)__PA ,
            input => Net_366 ,
            pad => P1_23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_22(0)__PA ,
            input => Net_909 ,
            pad => P1_22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_21(0)__PA ,
            input => Net_365 ,
            pad => P1_21(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1_34(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_34(0)__PA ,
            input => Net_915 ,
            pad => P1_34(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            input => Net_989 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_357, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * !Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_357 (fanout=1)

    MacroCell: Name=Net_358, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * !Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_358 (fanout=1)

    MacroCell: Name=Net_934, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * !Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_934 (fanout=1)

    MacroCell: Name=Net_935, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * !Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_935 (fanout=1)

    MacroCell: Name=Net_361, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_361 (fanout=1)

    MacroCell: Name=Net_362, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_362 (fanout=1)

    MacroCell: Name=Net_363, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_363 (fanout=1)

    MacroCell: Name=Net_364, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_364 (fanout=1)

    MacroCell: Name=Net_365, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * !Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_365 (fanout=1)

    MacroCell: Name=Net_366, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * !Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_366 (fanout=1)

    MacroCell: Name=Net_942, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * !Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_942 (fanout=1)

    MacroCell: Name=Net_943, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * !Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_943 (fanout=1)

    MacroCell: Name=Net_369, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_369 (fanout=1)

    MacroCell: Name=Net_370, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_370 (fanout=1)

    MacroCell: Name=Net_371, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_371 (fanout=1)

    MacroCell: Name=Net_901, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * !Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_901 (fanout=1)

    MacroCell: Name=Net_902, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * !Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_902 (fanout=1)

    MacroCell: Name=Net_903, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * !Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_903 (fanout=1)

    MacroCell: Name=Net_904, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * !Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_904 (fanout=1)

    MacroCell: Name=Net_905, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_905 (fanout=1)

    MacroCell: Name=Net_906, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_906 (fanout=1)

    MacroCell: Name=Net_907, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_907 (fanout=1)

    MacroCell: Name=Net_908, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_908 (fanout=1)

    MacroCell: Name=Net_909, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * !Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_909 (fanout=1)

    MacroCell: Name=Net_910, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * !Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_910 (fanout=1)

    MacroCell: Name=Net_911, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * !Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_911 (fanout=1)

    MacroCell: Name=Net_912, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * !Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_912 (fanout=1)

    MacroCell: Name=Net_913, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_913 (fanout=1)

    MacroCell: Name=Net_914, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_914 (fanout=1)

    MacroCell: Name=Net_915, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_915 (fanout=1)

    MacroCell: Name=Net_989, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_989 (fanout=1)

    MacroCell: Name=Net_16_4, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1010) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_3 * Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_16_4 (fanout=31)

    MacroCell: Name=Net_16_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1010) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_16_3 (fanout=32)

    MacroCell: Name=Net_16_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1010) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_1 * Net_16_0
        );
        Output = Net_16_2 (fanout=33)

    MacroCell: Name=Net_16_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1010) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_0
        );
        Output = Net_16_1 (fanout=34)

    MacroCell: Name=Net_16_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1010) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_16_0 (fanout=35)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   36 :   36 :   72 : 50.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :  156 :  192 : 18.75 %
  Unique P-terms              :   35 :  349 :  384 :  9.11 %
  Total P-terms               :   35 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Comparator                    :    0 :    2 :    2 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.083ms
Tech Mapping phase: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(5)][IoId=(4)] : LED(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : P1_05(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : P1_06(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : P1_07(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : P1_08(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : P1_09(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : P1_10(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P1_11(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P1_12(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P1_13(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P1_14(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P1_15(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : P1_16(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P1_17(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P1_18(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : P1_19(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : P1_20(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : P1_21(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : P1_22(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : P1_23(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : P1_24(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P1_25(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P1_26(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : P1_27(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : P1_28(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : P1_29(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : P1_30(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : P1_31(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : P1_32(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : P1_33(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : P1_34(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.096ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   11 :   37 :   48 :  22.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.82
                   Pterms :            3.18
               Macrocells :            3.27
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.101ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       4.67 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_16_3, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1010) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_16_3 (fanout=32)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_16_2, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1010) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_1 * Net_16_0
        );
        Output = Net_16_2 (fanout=33)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_16_1, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1010) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_0
        );
        Output = Net_16_1 (fanout=34)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_16_0, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1010) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_16_0 (fanout=35)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_907, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_907 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_366, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * !Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_366 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_989, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_989 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_903, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * !Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_903 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_901, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * !Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_901 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_365, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * !Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_365 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_371, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_371 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_370, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_370 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_943, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * !Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_943 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_358, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * !Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_358 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_942, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * !Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_942 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_911, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * !Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_911 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_902, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * !Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_902 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_915, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_915 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_935, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * !Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_935 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_908, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_908 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_364, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_364 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_16_4, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1010) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_3 * Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_16_4 (fanout=31)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_913, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_913 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_357, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * !Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_357 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_910, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * !Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_910 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_904, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * !Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_904 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_362, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_362 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_363, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_363 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_361, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_361 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_934, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * !Net_16_3 * !Net_16_2 * Net_16_1 * !Net_16_0
        );
        Output = Net_934 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_369, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_16_4 * Net_16_3 * Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_369 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_905, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_905 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_906, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * !Net_16_3 * Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_906 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_912, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * !Net_16_2 * Net_16_1 * Net_16_0
        );
        Output = Net_912 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_914, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * Net_16_2 * !Net_16_1 * Net_16_0
        );
        Output = Net_914 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_909, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_16_4 * Net_16_3 * !Net_16_2 * !Net_16_1 * !Net_16_0
        );
        Output = Net_909 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_18(0)__PA ,
        input => Net_907 ,
        pad => P1_18(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_17(0)__PA ,
        input => Net_363 ,
        pad => P1_17(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_16(0)__PA ,
        input => Net_906 ,
        pad => P1_16(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_15(0)__PA ,
        input => Net_362 ,
        pad => P1_15(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_14(0)__PA ,
        input => Net_905 ,
        pad => P1_14(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_13(0)__PA ,
        input => Net_361 ,
        pad => P1_13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_12(0)__PA ,
        input => Net_904 ,
        pad => P1_12(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_11(0)__PA ,
        input => Net_935 ,
        pad => P1_11(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_34(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_34(0)__PA ,
        input => Net_915 ,
        pad => P1_34(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_33(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_33(0)__PA ,
        input => Net_371 ,
        pad => P1_33(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_32(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_32(0)__PA ,
        input => Net_914 ,
        pad => P1_32(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_31(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_31(0)__PA ,
        input => Net_370 ,
        pad => P1_31(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_30(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_30(0)__PA ,
        input => Net_913 ,
        pad => P1_30(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_29(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_29(0)__PA ,
        input => Net_369 ,
        pad => P1_29(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_28(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_28(0)__PA ,
        input => Net_912 ,
        pad => P1_28(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1_27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_27(0)__PA ,
        input => Net_943 ,
        pad => P1_27(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_20(0)__PA ,
        input => Net_908 ,
        pad => P1_20(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_19(0)__PA ,
        input => Net_364 ,
        pad => P1_19(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_10(0)__PA ,
        input => Net_903 ,
        pad => P1_10(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_09(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_09(0)__PA ,
        input => Net_934 ,
        pad => P1_09(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P1_08(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_08(0)__PA ,
        input => Net_902 ,
        pad => P1_08(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_07(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_07(0)__PA ,
        input => Net_358 ,
        pad => P1_07(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1_06(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_06(0)__PA ,
        input => Net_901 ,
        pad => P1_06(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P1_05(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_05(0)__PA ,
        input => Net_357 ,
        pad => P1_05(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        input => Net_989 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_26(0)__PA ,
        input => Net_911 ,
        pad => P1_26(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P1_25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_25(0)__PA ,
        input => Net_942 ,
        pad => P1_25(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P1_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_22(0)__PA ,
        input => Net_909 ,
        pad => P1_22(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_21(0)__PA ,
        input => Net_365 ,
        pad => P1_21(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = P1_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_24(0)__PA ,
        input => Net_910 ,
        pad => P1_24(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P1_23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_23(0)__PA ,
        input => Net_366 ,
        pad => P1_23(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1010 ,
            dclk_0 => Net_1010_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT | P1_18(0) | In(Net_907)
     |   1 |     * |      NONE |         CMOS_OUT | P1_17(0) | In(Net_363)
     |   2 |     * |      NONE |         CMOS_OUT | P1_16(0) | In(Net_906)
     |   3 |     * |      NONE |         CMOS_OUT | P1_15(0) | In(Net_362)
     |   4 |     * |      NONE |         CMOS_OUT | P1_14(0) | In(Net_905)
     |   5 |     * |      NONE |         CMOS_OUT | P1_13(0) | In(Net_361)
     |   6 |     * |      NONE |         CMOS_OUT | P1_12(0) | In(Net_904)
     |   7 |     * |      NONE |         CMOS_OUT | P1_11(0) | In(Net_935)
-----+-----+-------+-----------+------------------+----------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT | P1_34(0) | In(Net_915)
     |   1 |     * |      NONE |         CMOS_OUT | P1_33(0) | In(Net_371)
     |   2 |     * |      NONE |         CMOS_OUT | P1_32(0) | In(Net_914)
     |   3 |     * |      NONE |         CMOS_OUT | P1_31(0) | In(Net_370)
     |   4 |     * |      NONE |         CMOS_OUT | P1_30(0) | In(Net_913)
     |   5 |     * |      NONE |         CMOS_OUT | P1_29(0) | In(Net_369)
     |   6 |     * |      NONE |         CMOS_OUT | P1_28(0) | In(Net_912)
     |   7 |     * |      NONE |         CMOS_OUT | P1_27(0) | In(Net_943)
-----+-----+-------+-----------+------------------+----------+------------
   4 |   0 |     * |      NONE |         CMOS_OUT | P1_20(0) | In(Net_908)
     |   1 |     * |      NONE |         CMOS_OUT | P1_19(0) | In(Net_364)
     |   2 |     * |      NONE |         CMOS_OUT | P1_10(0) | In(Net_903)
     |   3 |     * |      NONE |         CMOS_OUT | P1_09(0) | In(Net_934)
     |   4 |     * |      NONE |         CMOS_OUT | P1_08(0) | In(Net_902)
     |   5 |     * |      NONE |         CMOS_OUT | P1_07(0) | In(Net_358)
     |   6 |     * |      NONE |         CMOS_OUT | P1_06(0) | In(Net_901)
     |   7 |     * |      NONE |         CMOS_OUT | P1_05(0) | In(Net_357)
-----+-----+-------+-----------+------------------+----------+------------
   5 |   4 |     * |      NONE |         CMOS_OUT |   LED(0) | In(Net_989)
-----+-----+-------+-----------+------------------+----------+------------
  12 |   0 |     * |      NONE |         CMOS_OUT | P1_26(0) | In(Net_911)
     |   1 |     * |      NONE |         CMOS_OUT | P1_25(0) | In(Net_942)
     |   2 |     * |      NONE |         CMOS_OUT | P1_22(0) | In(Net_909)
     |   3 |     * |      NONE |         CMOS_OUT | P1_21(0) | In(Net_365)
-----+-----+-------+-----------+------------------+----------+------------
  15 |   2 |     * |      NONE |         CMOS_OUT | P1_24(0) | In(Net_910)
     |   3 |     * |      NONE |         CMOS_OUT | P1_23(0) | In(Net_366)
--------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 3s.060ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.357ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.123ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ODAS-PSOC5-LEDS-01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.635ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.290ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.115ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.133ms
API generation phase: Elapsed time ==> 4s.684ms
Dependency generation phase: Elapsed time ==> 0s.026ms
Cleanup phase: Elapsed time ==> 0s.001ms
