
---------- Begin Simulation Statistics ----------
final_tick                               572574693479500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41768                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880184                       # Number of bytes of host memory used
host_op_rate                                    93882                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   239.42                       # Real time elapsed on the host
host_tick_rate                               30825430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007380                       # Number of seconds simulated
sim_ticks                                  7380225750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        159398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35150                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40251                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28172                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35150                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6978                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45754                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5129                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329224                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1555228                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469145                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14667285                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.532472                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.720161                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9994640     68.14%     68.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       681290      4.64%     72.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       821762      5.60%     78.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       262080      1.79%     80.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       561003      3.82%     84.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       262504      1.79%     85.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       333647      2.27%     88.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       195131      1.33%     89.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1555228     10.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14667285                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.476043                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.476043                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10884155                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108632                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           738654                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2474187                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6092                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        625746                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786216                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367131                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45754                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084112                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13616048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473928                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12184                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003100                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1106814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33301                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.709595                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14728954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.582279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.033805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11249636     76.38%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           105293      0.71%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           214918      1.46%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           169498      1.15%     79.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179222      1.22%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           142310      0.97%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219062      1.49%     83.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73238      0.50%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2375777     16.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14728954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988850                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19172246                       # number of floating regfile writes
system.switch_cpus.idleCycles                   31477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          839                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37005                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.567211                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10315229                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367131                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          307032                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789733                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2419013                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042511                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7948098                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4681                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23132713                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3616                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3595510                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6092                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3604271                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        30818                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       585141                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138646                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167404                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          249                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28902616                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22919122                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606110                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17518168                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.552741                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22962134                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21303552                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345088                       # number of integer regfile writes
system.switch_cpus.ipc                       0.677487                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.677487                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41140      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237438     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2684      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47748      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476999     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002309     17.30%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       765251      3.31%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94623      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7184441     31.05%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272664      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23137395                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22515696                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44088664                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21443101                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671173                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1044494                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045143                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             623      0.06%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       123745     11.85%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       265511     25.42%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89248      8.54%     45.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11498      1.10%     46.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       497660     47.65%     94.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        56209      5.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1625053                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     17960076                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936809                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23137395                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          503                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       277500                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14728954                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.570878                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.449406                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9332019     63.36%     63.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       699953      4.75%     68.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       712413      4.84%     72.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       630569      4.28%     77.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       895527      6.08%     83.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       699303      4.75%     88.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       778605      5.29%     93.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       473864      3.22%     96.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       506701      3.44%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14728954                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.567528                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084112                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        22791                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95615                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789733                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2419013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10622962                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14760431                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3976413                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         165281                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1024378                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2310378                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         13206                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938539                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064841                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906547                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2806342                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4380588                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6092                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6915609                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515667                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040495                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168546                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3844346                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35991851                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954470                       # The number of ROB writes
system.switch_cpus.timesIdled                     339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          996                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228165                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            996                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              60193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26341                       # Transaction distribution
system.membus.trans_dist::CleanEvict            49122                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23742                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23742                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         60193                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       243333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       243333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 243333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7057664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7057664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7057664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83935                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83935    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83935                       # Request fanout histogram
system.membus.reqLayer2.occupancy           279497500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          465267250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7380225750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          119951                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31664                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82674                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10089600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10122432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76290                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1685824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           191025                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005214                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072020                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 190029     99.48%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    996      0.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             191025                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          157508000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171502500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           68                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        30732                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30800                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           68                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        30732                       # number of overall hits
system.l2.overall_hits::total                   30800                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          327                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        83603                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83935                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          327                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        83603                       # number of overall misses
system.l2.overall_misses::total                 83935                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     25361000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8556191500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8581552500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     25361000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8556191500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8581552500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114335                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114735                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114335                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114735                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.827848                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.731211                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.731555                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.827848                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.731211                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.731555                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77556.574924                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102343.115678                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102240.453923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77556.574924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102343.115678                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102240.453923                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26341                       # number of writebacks
system.l2.writebacks::total                     26341                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        83603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83930                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        83603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83930                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     22091000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7720161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7742252500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     22091000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7720161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7742252500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.827848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.731211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.731512                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.827848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.731211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.731512                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67556.574924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92343.115678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92246.544740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67556.574924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92343.115678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92246.544740                       # average overall mshr miss latency
system.l2.replacements                          76290                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43312                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43312                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          169                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           169                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         7922                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7922                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        23741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23742                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2342323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2342323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.749803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.749811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98661.513837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98657.358268                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        23741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2104913000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2104913000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.749803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.749779                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88661.513837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88661.513837                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              329                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     25361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.827848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.828715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77556.574924                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77085.106383                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          327                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          327                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     22091000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22091000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.827848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.823678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67556.574924                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67556.574924                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        22810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        59862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6213868500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6213868500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.724090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.724097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103803.222412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103799.754443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        59862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5615248500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5615248500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.724090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.724073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93803.222412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93803.222412                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7726.340072                       # Cycle average of tags in use
system.l2.tags.total_refs                      204557                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     76290                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.681308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.730985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.161835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.610890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.302468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7653.533894                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.934269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943157                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1361                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    540812                       # Number of tag accesses
system.l2.tags.data_accesses                   540812                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        20928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5350592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5371840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        20928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1685824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1685824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        83603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26341                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26341                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             26015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2835686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    724990289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             727869334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2835686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2853029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228424449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228424449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228424449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            26015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2835686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    724990289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            956293783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     83567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000198188250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1591                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1591                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              172142                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83930                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26341                       # Number of write requests accepted
system.mem_ctrls.readBursts                     83930                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26341                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1698                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2689795750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  419470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4262808250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32061.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50811.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19739                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 83930                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26341                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        78998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.266868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.094459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    77.767932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        67721     85.72%     85.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6282      7.95%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3115      3.94%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1427      1.81%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          293      0.37%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           93      0.12%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        78998                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.708988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.578131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.973870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1588     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1591                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.538026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.509433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.003594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1201     75.49%     75.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      1.95%     77.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              277     17.41%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               61      3.83%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      1.13%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1591                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5369216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1683968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5371520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1685824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       727.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       228.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    727.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7380040000                       # Total gap between requests
system.mem_ctrls.avgGap                      66926.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        20928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5348288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1683968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2835685.615714397281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 724678103.511942028999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 228172966.118278950453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        83603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26341                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8646000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4254162250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 172733366000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26440.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50885.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6557585.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            304892280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            162027525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           324941400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           73158300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     582064080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3308276010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         48063840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4803423435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        650.850475                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     98430500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    246220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7035565000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            259253400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            137769885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           274061760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           64190340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     582064080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3306219450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         49761120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4673320035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.221827                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    103182500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    246220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7030813000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7380215500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083706                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083718                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083706                       # number of overall hits
system.cpu.icache.overall_hits::total         1083718                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          406                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            408                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          406                       # number of overall misses
system.cpu.icache.overall_misses::total           408                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     27701000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27701000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     27701000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27701000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084112                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084126                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084112                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084126                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000376                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000376                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68229.064039                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67894.607843                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68229.064039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67894.607843                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     26683000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26683000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     26683000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26683000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 67551.898734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67551.898734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 67551.898734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67551.898734                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083706                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083718                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          406                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           408                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     27701000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27701000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084126                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68229.064039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67894.607843                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     26683000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26683000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 67551.898734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67551.898734                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003585                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46729                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.836207                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003559                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168649                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9266034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9266037                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9279823                       # number of overall hits
system.cpu.dcache.overall_hits::total         9279826                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       169177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169180                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       172748                       # number of overall misses
system.cpu.dcache.overall_misses::total        172751                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12731725676                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12731725676                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12731725676                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12731725676                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9435211                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9435217                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9452571                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9452577                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017931                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018276                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75256.835598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75255.501099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73701.146618                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73699.866721                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1905951                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          130                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31412                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.675888                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          130                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        43312                       # number of writebacks
system.cpu.dcache.writebacks::total             43312                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56128                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114335                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114335                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8943282676                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8943282676                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9058224676                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9058224676                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011982                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011982                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012096                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012096                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79109.790233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79109.790233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79225.300004                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79225.300004                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113314                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7046129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7046131                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137486                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10224888500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10224888500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7183615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7183619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 74370.397713                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74369.315868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6468553500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6468553500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79479.928980                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79479.928980                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219906                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31691                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31692                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2506837176                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2506837176                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251596                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79102.495219                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79099.999243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2474729176                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2474729176                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78158.392319                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78158.392319                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13789                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13789                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3571                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3571                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17360                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17360                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.205703                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.205703                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    114942000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    114942000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074078                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074078                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89379.471229                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89379.471229                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572574693479500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013083                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8684982                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113314                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.645269                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013081                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          604                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19019492                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19019492                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572596818907000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59910                       # Simulator instruction rate (inst/s)
host_mem_usage                                 908796                       # Number of bytes of host memory used
host_op_rate                                   133383                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   667.67                       # Real time elapsed on the host
host_tick_rate                               33138156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022125                       # Number of seconds simulated
sim_ticks                                 22125427500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       261819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        523889                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       545494                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           55                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        16116                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       573191                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       437131                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       545494                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       108363                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          616617                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28093                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5958                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2652194                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2434795                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        16382                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4670409                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1811307                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     43851256                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.518292                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.714922                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     30064742     68.56%     68.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1968469      4.49%     73.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2334599      5.32%     78.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       967600      2.21%     80.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1603677      3.66%     84.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       745877      1.70%     85.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       940015      2.14%     88.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       555868      1.27%     89.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4670409     10.65%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43851256                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.475029                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.475029                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32469820                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69066275                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2232496                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7553607                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          32250                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1806800                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22206104                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5300                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6682529                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1737                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              616617                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3134827                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              40815940                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          546                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31814761                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          355                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1798                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           64500                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.013935                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3244084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       465224                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.718964                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     44094973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.583380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.023813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         33567960     76.13%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           302070      0.69%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           600318      1.36%     78.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           752863      1.71%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           532350      1.21%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           420552      0.95%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           645594      1.46%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           234056      0.53%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7039210     15.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     44094973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102057122                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54709567                       # number of floating regfile writes
system.switch_cpus.idleCycles                  155882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        25537                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           526160                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.553546                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29327997                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6682528                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          972373                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22232529                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           39                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841843                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68673388                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22645469                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        50542                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68745732                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10301                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10858295                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          32250                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10884548                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        84741                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1613581                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          788                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       467661                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512345                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          788                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9688                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15849                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85899195                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68133967                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609665                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52369746                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.539721                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68265689                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63470209                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6225701                       # number of integer regfile writes
system.switch_cpus.ipc                       0.677953                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.677953                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134717      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12197662     17.73%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14884      0.02%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           397      0.00%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       279464      0.41%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          820      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143022      0.21%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5110      0.01%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5376      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           70      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241538     22.15%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           23      0.00%     41.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145371     16.20%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2360930      3.43%     60.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311441      0.45%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20294813     29.50%     90.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6372831      9.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68796280                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64077624                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125532631                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61081681                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61883717                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2919453                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042436                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           18346      0.63%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            713      0.02%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       341486     11.70%     12.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       731843     25.07%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         242575      8.31%     45.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34688      1.19%     46.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1393502     47.73%     94.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       155936      5.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7503392                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     59079590                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7052286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8884830                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68661773                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68796280                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11615                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2094388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5241                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10649                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1316648                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     44094973                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.560184                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.444486                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28074549     63.67%     63.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2100688      4.76%     68.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2054844      4.66%     73.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1844330      4.18%     77.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2629275      5.96%     83.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2174350      4.93%     88.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2333128      5.29%     93.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1405176      3.19%     96.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1478633      3.35%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     44094973                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.554688                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3135131                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   432                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70180                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       290311                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22232529                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31043938                       # number of misc regfile reads
system.switch_cpus.numCycles                 44250855                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12889458                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         413566                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3058251                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6293138                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        100920                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199592856                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68868712                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63901862                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8502273                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       12620719                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          32250                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      19612598                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2171370                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102324873                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63504262                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          143                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           29                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11008291                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107371472                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137024739                       # The number of ROB writes
system.switch_cpus.timesIdled                    1823                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3882                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3882                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22125427500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             191464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        87947                       # Transaction distribution
system.membus.trans_dist::CleanEvict           173872                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70606                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        191464                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       785959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       785959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 785959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22401088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22401088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22401088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            262070                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  262070    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              262070                       # Request fanout histogram
system.membus.reqLayer2.occupancy           923590000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1447243250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22125427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22125427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  22125427500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22125427500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259733                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       208557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2902                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          403965                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91484                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3134                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       386112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29996352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30382464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          264442                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5628800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           615657                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006317                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079227                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 611768     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3889      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             615657                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          474613500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522125000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4701499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22125427500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1206                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        87938                       # number of demand (read+write) hits
system.l2.demand_hits::total                    89144                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1206                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        87938                       # number of overall hits
system.l2.overall_hits::total                   89144                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1925                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       260145                       # number of demand (read+write) misses
system.l2.demand_misses::total                 262070                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1925                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       260145                       # number of overall misses
system.l2.overall_misses::total                262070                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    158340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  26287181500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26445521500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    158340000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  26287181500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26445521500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3131                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351214                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3131                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351214                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.614820                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.747365                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.746183                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.614820                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.747365                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.746183                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82254.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101048.190432                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100910.144236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82254.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101048.190432                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100910.144236                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               87947                       # number of writebacks
system.l2.writebacks::total                     87947                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       260145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            262070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       260145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           262070                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    139090000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23685731500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23824821500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    139090000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23685731500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23824821500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.614820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.747365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.746183                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.614820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.747365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.746183                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72254.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91048.190432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90910.144236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72254.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91048.190432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90910.144236                       # average overall mshr miss latency
system.l2.replacements                         264439                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       120610                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           120610                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       120610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       120610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2901                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2901                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2901                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2901                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1258                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1258                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        20878                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20878                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        70606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7002270500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7002270500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.771785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.771785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99173.873325                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99173.873325                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        70606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6296210500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6296210500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.771785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.771785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89173.873325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89173.873325                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1925                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1925                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    158340000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    158340000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.614820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.614820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82254.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82254.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    139090000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    139090000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.614820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.614820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72254.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72254.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        67060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             67060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       189539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          189539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19284911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19284911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.738658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101746.400477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101746.400477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       189539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       189539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  17389521000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17389521000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.738658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91746.400477                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91746.400477                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22125427500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      724378                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    272631                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.656991                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.055614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    27.698280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8097.246105                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6062                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1217                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1668833                       # Number of tag accesses
system.l2.tags.data_accesses                  1668833                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22125427500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       123200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16649280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16772480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       123200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        123200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5628608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5628608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       260145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              262070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        87947                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              87947                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5568254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    752495291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             758063545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5568254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5568254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      254395446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            254395446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      254395446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5568254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    752495291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1012458991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     87938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    260003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000867364500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              543543                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              82715                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      262070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      87947                       # Number of write requests accepted
system.mem_ctrls.readBursts                    262070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    87947                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5284                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8057815750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1309640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12968965750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30763.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49513.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    49068                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   65017                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 18.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                262070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                87947                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       235787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.967882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.937819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    99.839532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       198664     84.26%     84.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19916      8.45%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10650      4.52%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4144      1.76%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          880      0.37%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          307      0.13%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          125      0.05%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           73      0.03%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1028      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       235787                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.256111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.629999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.233109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5305     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.536856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.508593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4008     75.37%     75.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              113      2.12%     77.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              924     17.37%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              208      3.91%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      1.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16763392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5628352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16772480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5628608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       757.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       254.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    758.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    254.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22125434000                       # Total gap between requests
system.mem_ctrls.avgGap                      63212.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       123200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16640192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5628352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5568253.991928517818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 752084541.643319725990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 254383875.746581614017                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       260145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        87947                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     59863000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12909102750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 538182565500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31097.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49622.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6119396.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            897876420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            477232635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1002884400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          237990240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1746806880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9793361520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        249122880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14405274975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.073295                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    566487000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    738920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  20820020500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            785635620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            417579030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           867281520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          221072220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1746806880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9753625110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        282585120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14074585500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.127166                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    653988000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    738920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20732519500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29505643000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572596818907000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4214870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4214882                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4214870                       # number of overall hits
system.cpu.icache.overall_hits::total         4214882                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4068                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4070                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4068                       # number of overall misses
system.cpu.icache.overall_misses::total          4070                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    234003000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234003000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    234003000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234003000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4218938                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4218952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4218938                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4218952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000964                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000965                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000964                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000965                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57522.861357                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57494.594595                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57522.861357                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57494.594595                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1203                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.187500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3018                       # number of writebacks
system.cpu.icache.writebacks::total              3018                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          539                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          539                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          539                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          539                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3529                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3529                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3529                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3529                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    202538000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    202538000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    202538000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    202538000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000836                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000836                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000836                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000836                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57392.462454                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57392.462454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57392.462454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57392.462454                       # average overall mshr miss latency
system.cpu.icache.replacements                   3018                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4214870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4214882                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4068                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4070                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    234003000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234003000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4218938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4218952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000965                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57522.861357                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57494.594595                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          539                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          539                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3529                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3529                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    202538000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    202538000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57392.462454                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57392.462454                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572596818907000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.017625                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4218413                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1194.679411                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.017550                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8441435                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8441435                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572596818907000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572596818907000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572596818907000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572596818907000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572596818907000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572596818907000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572596818907000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35440769                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35440772                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35496361                       # number of overall hits
system.cpu.dcache.overall_hits::total        35496364                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       863983                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         863986                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       877573                       # number of overall misses
system.cpu.dcache.overall_misses::total        877576                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  58751591758                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58751591758                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  58751591758                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58751591758                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36304752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36304758                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36373934                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36373940                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023798                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023798                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024127                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68000.865478                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68000.629360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66947.811473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66947.582612                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7276096                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          308                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            117899                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.714654                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          154                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       163922                       # number of writebacks
system.cpu.dcache.writebacks::total            163922                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       406690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       406690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       406690                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       406690                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462419                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  36352326760                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36352326760                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36810628760                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36810628760                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012596                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012596                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012713                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012713                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79494.605778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79494.605778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79604.490213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79604.490213                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461397                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26982926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26982928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       740732                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        740734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  48789648500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48789648500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27723658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27723662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.026718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65866.802703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65866.624861                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       406587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       406587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  26515110500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26515110500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79352.109114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79352.109114                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9961943258                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9961943258                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581094                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80826.470033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80825.814250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123148                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9837216260                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9837216260                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79881.250690                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79881.250690                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        55592                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         55592                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13590                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13590                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69182                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69182                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.196438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.196438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    458302000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    458302000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074094                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074094                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89407.335154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89407.335154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572596818907000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.052650                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35958786                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.762009                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.052649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73210301                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73210301                       # Number of data accesses

---------- End Simulation Statistics   ----------
