{
  "design": {
    "design_info": {
      "boundary_crc": "0xDBFEBB2C13A50B70",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "div_50mhz_500khz_0": "",
      "clk_wiz_0": "",
      "div_50mhz_1hz_0": "",
      "pwm_0": "",
      "div_50mhz_100hz_0": "",
      "controller_0": ""
    },
    "ports": {
      "enable_0": {
        "direction": "I"
      },
      "pwm_out_0": {
        "direction": "O"
      },
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "33333300"
          }
        }
      },
      "resetn_0": {
        "type": "rst",
        "direction": "I"
      },
      "f_0": {
        "direction": "O"
      },
      "switch_0": {
        "direction": "I"
      }
    },
    "components": {
      "div_50mhz_500khz_0": {
        "vlnv": "xilinx.com:module_ref:div_50mhz_500khz:1.0",
        "xci_name": "design_1_div_50mhz_500khz_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "div_50mhz_500khz",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "f": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "300.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "241.121"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "204.117"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "30.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "30.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "33.3333"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "div_50mhz_1hz_0": {
        "vlnv": "xilinx.com:module_ref:div_50mhz_1hz:1.0",
        "xci_name": "design_1_div_50mhz_1hz_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "div_50mhz_1hz",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "f": {
            "direction": "O"
          }
        }
      },
      "pwm_0": {
        "vlnv": "xilinx.com:module_ref:pwm:1.0",
        "xci_name": "design_1_pwm_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "duty_cycle": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "pwm_out": {
            "direction": "O"
          }
        }
      },
      "div_50mhz_100hz_0": {
        "vlnv": "xilinx.com:module_ref:div_50mhz_100hz:1.0",
        "xci_name": "design_1_div_50mhz_100hz_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "div_50mhz_100hz",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "f": {
            "direction": "O"
          }
        }
      },
      "controller_0": {
        "vlnv": "xilinx.com:module_ref:controller:1.0",
        "xci_name": "design_1_controller_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "switch": {
            "direction": "I"
          },
          "duty_cycle": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "div_50mhz_500khz_0_f": {
        "ports": [
          "div_50mhz_500khz_0/f",
          "pwm_0/clk"
        ]
      },
      "controller_0_duty_cycle": {
        "ports": [
          "controller_0/duty_cycle",
          "pwm_0/duty_cycle"
        ]
      },
      "enable_0_1": {
        "ports": [
          "enable_0",
          "pwm_0/enable"
        ]
      },
      "pwm_0_pwm_out": {
        "ports": [
          "pwm_0/pwm_out",
          "pwm_out_0"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "resetn_0_1": {
        "ports": [
          "resetn_0",
          "clk_wiz_0/resetn",
          "div_50mhz_500khz_0/reset",
          "div_50mhz_1hz_0/reset",
          "pwm_0/reset",
          "div_50mhz_100hz_0/reset",
          "controller_0/reset"
        ]
      },
      "div_50mhz_1hz_0_f": {
        "ports": [
          "div_50mhz_1hz_0/f",
          "f_0"
        ]
      },
      "switch_0_1": {
        "ports": [
          "switch_0",
          "controller_0/switch"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "div_50mhz_500khz_0/clk",
          "div_50mhz_1hz_0/clk",
          "div_50mhz_100hz_0/clk"
        ]
      },
      "div_50mhz_100hz_0_f": {
        "ports": [
          "div_50mhz_100hz_0/f",
          "controller_0/clk"
        ]
      }
    }
  }
}