 
****************************************
Report : clock tree
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 14:57:33 2023
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk_p"
Clock Period                   : 40.00000       
Clock Tree root pin            : "clk_p"
Number of Levels               : 6
Number of Sinks                : 784
Number of CT Buffers           : 14
Number of CTS added gates      : 0
Number of Preexisting Gates    : 1
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 15
Total Area of CT Buffers       : 456.60162      
Total Area of CT cells         : 10056.60059    
Max Global Skew                : 0.02720   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.027
Longest path delay                1.971
Shortest path delay               1.944

The longest path delay end pin: SA_core_pe_2_1_Cij_o_reg_7_/CP
The shortest path delay end pin: SA_A_2_shift_reg_reg_0__6_/CP

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  0.500     0.000     0.000     r
u_pad_clk/PAD                               2.305            1  0.500     0.079     0.079     r
u_pad_clk/C                                 0.025            1  0.201     1.318     1.397     r
CTSCKND12BWP7T_G2B4I1/I                     0.025            1  0.145     0.001     1.398     r
CTSCKND12BWP7T_G2B4I1/ZN                    0.079            1  0.109     0.094     1.493     f
CTSCKND3BWP7T_G2B3I1/I                      0.079            1  0.113     0.010     1.503     f
CTSCKND3BWP7T_G2B3I1/ZN                     0.152            2  0.130     0.097     1.600     r
CTSCKND10BWP7T_G2B2I2/I                     0.152            1  0.134     0.008     1.608     r
CTSCKND10BWP7T_G2B2I2/ZN                    0.368            6  0.152     0.114     1.722     f
CTSCKND12BWP7T_G2B1I5/I                     0.368            1  0.157     0.010     1.732     f
CTSCKND12BWP7T_G2B1I5/ZN                    0.492           98  0.359     0.224     1.956     r
SA_core_pe_2_1_Cij_o_reg_7_/CP              0.492            0  0.369     0.016     1.971     r
[clock delay]                                                                       1.971
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  0.500     0.000     0.000     r
u_pad_clk/PAD                               2.305            1  0.500     0.079     0.079     r
u_pad_clk/C                                 0.025            1  0.201     1.318     1.397     r
CTSCKND12BWP7T_G2B4I1/I                     0.025            1  0.145     0.001     1.398     r
CTSCKND12BWP7T_G2B4I1/ZN                    0.079            1  0.109     0.094     1.493     f
CTSCKND3BWP7T_G2B3I1/I                      0.079            1  0.113     0.010     1.503     f
CTSCKND3BWP7T_G2B3I1/ZN                     0.152            2  0.130     0.097     1.600     r
CTSCKND10BWP7T_G2B2I2/I                     0.152            1  0.134     0.008     1.608     r
CTSCKND10BWP7T_G2B2I2/ZN                    0.368            6  0.152     0.114     1.722     f
CTSCKND12BWP7T_G2B1I8/I                     0.368            1  0.158     0.016     1.738     f
CTSCKND12BWP7T_G2B1I8/ZN                    0.415           79  0.312     0.200     1.938     r
SA_A_2_shift_reg_reg_0__6_/CP               0.415            0  0.315     0.006     1.944     r
[clock delay]                                                                       1.944
----------------------------------------------------------------------------------------------------

1
