/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [26:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[32] ? in_data[29] : in_data[72];
  assign celloutsig_0_3z = celloutsig_0_1z[2] ? celloutsig_0_1z[1] : in_data[26];
  assign celloutsig_0_5z = celloutsig_0_4z[6] ? celloutsig_0_4z[6] : celloutsig_0_1z[2];
  assign celloutsig_1_4z = in_data[113] ? in_data[107] : celloutsig_1_3z;
  assign celloutsig_1_14z = celloutsig_1_9z[1] ? celloutsig_1_5z : celloutsig_1_4z;
  assign celloutsig_1_0z = ~(in_data[114] | in_data[146]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z | celloutsig_1_2z);
  assign celloutsig_1_3z = ~((in_data[109] | celloutsig_1_2z) & in_data[173]);
  assign celloutsig_1_13z = ~((in_data[161] | celloutsig_1_11z) & celloutsig_1_11z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ in_data[166]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z ^ in_data[145]);
  assign celloutsig_1_7z = ~(in_data[157] ^ celloutsig_1_2z);
  assign celloutsig_1_8z = ~(celloutsig_1_4z ^ celloutsig_1_0z);
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_3z, _00_[5:0] } + { in_data[120], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_14z };
  assign celloutsig_0_7z = { celloutsig_0_1z[2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } + { in_data[17:9], celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[136:111], celloutsig_1_6z } + { in_data[135:111], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_9z[21:19], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z } + { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z };
  reg [2:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _18_ <= 3'h0;
    else _18_ <= { celloutsig_0_4z[6:5], celloutsig_0_10z };
  assign out_data[2:0] = _18_;
  reg [5:0] _19_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 6'h00;
    else _19_ <= celloutsig_1_10z;
  assign _00_[5:0] = _19_;
  assign celloutsig_1_15z = ! celloutsig_1_9z[26:8];
  assign celloutsig_0_10z = { celloutsig_0_7z[9:5], celloutsig_0_2z } != celloutsig_0_7z[7:2];
  assign celloutsig_1_11z = ~((celloutsig_1_9z[25] & celloutsig_1_0z) | (celloutsig_1_4z & celloutsig_1_0z));
  assign celloutsig_0_1z[2:1] = { in_data[50], celloutsig_0_0z } ^ in_data[80:79];
  assign { out_data[101:96], out_data[103] } = { _00_[5:0], celloutsig_1_5z } ^ { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_14z };
  assign { celloutsig_0_4z[6:5], celloutsig_0_4z[0], celloutsig_0_4z[7] } = ~ { celloutsig_0_1z[2:1], celloutsig_0_3z, in_data[3] };
  assign celloutsig_0_2z = ~in_data[23];
  assign _00_[7:6] = { celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_1z[0] = 1'h0;
  assign celloutsig_0_4z[4:1] = { 1'h1, celloutsig_0_4z[6:5], 1'h1 };
  assign { out_data[135:128], out_data[102], out_data[32] } = { celloutsig_1_18z, 1'h0, celloutsig_0_10z };
endmodule
