#pragma once
#include <cstdint>
#define INTEL_X86_EDGE_BIT	18
#define INTEL_X86_ANY_BIT	21
#define INTEL_X86_INV_BIT	23
#define INTEL_X86_CMASK_BIT 24
#define INTEL_X86_MOD_EDGE	(1 << INTEL_X86_EDGE_BIT)
#define INTEL_X86_MOD_ANY	(1 << INTEL_X86_ANY_BIT)
#define INTEL_X86_MOD_INV	(1 << INTEL_X86_INV_BIT)
namespace optkit::intel::icx_unc_cha{
	enum icx_unc_cha : uint64_t {
		UNC_CHA_2LM_NM_INVITOX = 0x0065, // This event is deprecated. Refer to new event UNC_CHA_PMM_MEMMODE_NM_INVITOX.LOCAL
		UNC_CHA_2LM_NM_INVITOX__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_INVITOX__LOCAL = 0x0100ull, // TBD (experimental)
		UNC_CHA_2LM_NM_INVITOX__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_INVITOX__REMOTE = 0x0200ull, // TBD (experimental)
		UNC_CHA_2LM_NM_INVITOX__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_INVITOX__SETCONFLICT = 0x0400ull, // TBD (experimental)
		UNC_CHA_2LM_NM_SETCONFLICTS = 0x0064, // This event is deprecated. Refer to new event UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS.TOR
		UNC_CHA_2LM_NM_SETCONFLICTS__MASK__ICX_UNC_CHA_2LM_NM_SETCONFLICTS__LLC = 0x0200ull, // TBD (experimental)
		UNC_CHA_2LM_NM_SETCONFLICTS__MASK__ICX_UNC_CHA_2LM_NM_SETCONFLICTS__SF = 0x0100ull, // TBD (experimental)
		UNC_CHA_2LM_NM_SETCONFLICTS__MASK__ICX_UNC_CHA_2LM_NM_SETCONFLICTS__TOR = 0x0400ull, // TBD (experimental)
		UNC_CHA_2LM_NM_SETCONFLICTS2 = 0x0070, // This event is deprecated. Refer to new event UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS2.MEMWR
		UNC_CHA_2LM_NM_SETCONFLICTS2__MASK__ICX_UNC_CHA_2LM_NM_SETCONFLICTS2__MEMWR = 0x0200ull, // TBD (experimental)
		UNC_CHA_2LM_NM_SETCONFLICTS2__MASK__ICX_UNC_CHA_2LM_NM_SETCONFLICTS2__MEMWRNI = 0x0400ull, // TBD (experimental)
		UNC_CHA_AG0_AD_CRD_ACQUIRED0 = 0x0080, // CMS Agent0 AD Credits Acquired
		UNC_CHA_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_CHA_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_CHA_AG0_AD_CRD_ACQUIRED1 = 0x0081, // CMS Agent0 AD Credits Acquired
		UNC_CHA_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_AG0_AD_CRD_OCCUPANCY0 = 0x0082, // CMS Agent0 AD Credits Occupancy
		UNC_CHA_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_CHA_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_CHA_AG0_AD_CRD_OCCUPANCY1 = 0x0083, // CMS Agent0 AD Credits Occupancy
		UNC_CHA_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG0_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_AG0_BL_CRD_ACQUIRED0 = 0x0088, // CMS Agent0 BL Credits Acquired
		UNC_CHA_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_CHA_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_CHA_AG0_BL_CRD_ACQUIRED1 = 0x0089, // CMS Agent0 BL Credits Acquired
		UNC_CHA_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_AG0_BL_CRD_OCCUPANCY0 = 0x008a, // CMS Agent0 BL Credits Occupancy
		UNC_CHA_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_CHA_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_CHA_AG0_BL_CRD_OCCUPANCY1 = 0x008b, // CMS Agent0 BL Credits Occupancy
		UNC_CHA_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG0_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_AG1_AD_CRD_ACQUIRED0 = 0x0084, // CMS Agent1 AD Credits Acquired
		UNC_CHA_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_CHA_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_CHA_AG1_AD_CRD_ACQUIRED1 = 0x0085, // CMS Agent1 AD Credits Acquired
		UNC_CHA_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_AG1_AD_CRD_OCCUPANCY0 = 0x0086, // CMS Agent1 AD Credits Occupancy
		UNC_CHA_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_CHA_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_CHA_AG1_AD_CRD_OCCUPANCY1 = 0x0087, // CMS Agent1 AD Credits Occupancy
		UNC_CHA_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG1_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_AG1_BL_CRD_ACQUIRED0 = 0x008c, // CMS Agent1 BL Credits Acquired
		UNC_CHA_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_BL_CRD_ACQUIRED0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_BL_CRD_ACQUIRED0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_BL_CRD_ACQUIRED0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_BL_CRD_ACQUIRED0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_BL_CRD_ACQUIRED0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_BL_CRD_ACQUIRED0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_BL_CRD_ACQUIRED0__TGR6 = 0x4000ull, // For Transgress 4 (experimental)
		UNC_CHA_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_CHA_AG1_BL_CRD_ACQUIRED0__TGR7 = 0x8000ull, // For Transgress 5 (experimental)
		UNC_CHA_AG1_BL_CRD_ACQUIRED1 = 0x008d, // CMS Agent1 BL Credits Acquired
		UNC_CHA_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG1_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG1_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_CHA_AG1_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_AG1_BL_CRD_OCCUPANCY0 = 0x008e, // CMS Agent1 BL Credits Occupancy
		UNC_CHA_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_CHA_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_CHA_AG1_BL_CRD_OCCUPANCY1 = 0x008f, // CMS Agent1 BL Credits Occupancy
		UNC_CHA_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG1_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG1_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_CHA_AG1_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_BYPASS_CHA_IMC = 0x0057, // CHA to iMC Bypass
		UNC_CHA_BYPASS_CHA_IMC__MASK__ICX_UNC_CHA_BYPASS_CHA_IMC__INTERMEDIATE = 0x0200ull, // Intermediate bypass Taken (experimental)
		UNC_CHA_BYPASS_CHA_IMC__MASK__ICX_UNC_CHA_BYPASS_CHA_IMC__NOT_TAKEN = 0x0400ull, // Not Taken (experimental)
		UNC_CHA_BYPASS_CHA_IMC__MASK__ICX_UNC_CHA_BYPASS_CHA_IMC__TAKEN = 0x0100ull, // Taken (experimental)
		UNC_CHA_CLOCKTICKS = 0x0000, // Clockticks of the uncore caching and home agent (CHA)
		UNC_CHA_CMS_CLOCKTICKS = 0x00c0, // CMS Clockticks
		UNC_CHA_CORE_SNP = 0x0033, // Core Cross Snoops Issued
		UNC_CHA_CORE_SNP__MASK__ICX_UNC_CHA_CORE_SNP__ANY_GTONE = 0xf200ull, // Any Cycle with Multiple Snoops (experimental)
		UNC_CHA_CORE_SNP__MASK__ICX_UNC_CHA_CORE_SNP__ANY_ONE = 0xf100ull, // Any Single Snoop (experimental)
		UNC_CHA_CORE_SNP__MASK__ICX_UNC_CHA_CORE_SNP__CORE_GTONE = 0x4200ull, // Multiple Core Requests (experimental)
		UNC_CHA_CORE_SNP__MASK__ICX_UNC_CHA_CORE_SNP__CORE_ONE = 0x4100ull, // Single Core Requests (experimental)
		UNC_CHA_CORE_SNP__MASK__ICX_UNC_CHA_CORE_SNP__EVICT_GTONE = 0x8200ull, // Multiple Eviction (experimental)
		UNC_CHA_CORE_SNP__MASK__ICX_UNC_CHA_CORE_SNP__EVICT_ONE = 0x8100ull, // Single Eviction (experimental)
		UNC_CHA_CORE_SNP__MASK__ICX_UNC_CHA_CORE_SNP__EXT_GTONE = 0x2200ull, // Multiple External Snoops (experimental)
		UNC_CHA_CORE_SNP__MASK__ICX_UNC_CHA_CORE_SNP__EXT_ONE = 0x2100ull, // Single External Snoops (experimental)
		UNC_CHA_CORE_SNP__MASK__ICX_UNC_CHA_CORE_SNP__REMOTE_GTONE = 0x1200ull, // Multiple Snoop Targets from Remote (experimental)
		UNC_CHA_CORE_SNP__MASK__ICX_UNC_CHA_CORE_SNP__REMOTE_ONE = 0x1100ull, // Single Snoop Target from Remote (experimental)
		UNC_CHA_COUNTER0_OCCUPANCY = 0x001f, // Counter 0 Occupancy (experimental)
		UNC_CHA_DIRECT_GO = 0x006e, // Direct GO
		UNC_CHA_DIRECT_GO__MASK__ICX_UNC_CHA_DIRECT_GO__HA_SUPPRESS_DRD = 0x0400ull, // TBD (experimental)
		UNC_CHA_DIRECT_GO__MASK__ICX_UNC_CHA_DIRECT_GO__HA_SUPPRESS_NO_D2C = 0x0200ull, // TBD (experimental)
		UNC_CHA_DIRECT_GO__MASK__ICX_UNC_CHA_DIRECT_GO__HA_TOR_DEALLOC = 0x0100ull, // TBD (experimental)
		UNC_CHA_DIRECT_GO_OPC = 0x006d, // Direct GO
		UNC_CHA_DIRECT_GO_OPC__MASK__ICX_UNC_CHA_DIRECT_GO_OPC__EXTCMP = 0x0100ull, // TBD (experimental)
		UNC_CHA_DIRECT_GO_OPC__MASK__ICX_UNC_CHA_DIRECT_GO_OPC__FAST_GO = 0x1000ull, // TBD (experimental)
		UNC_CHA_DIRECT_GO_OPC__MASK__ICX_UNC_CHA_DIRECT_GO_OPC__FAST_GO_PULL = 0x2000ull, // TBD (experimental)
		UNC_CHA_DIRECT_GO_OPC__MASK__ICX_UNC_CHA_DIRECT_GO_OPC__GO = 0x0400ull, // TBD (experimental)
		UNC_CHA_DIRECT_GO_OPC__MASK__ICX_UNC_CHA_DIRECT_GO_OPC__GO_PULL = 0x0800ull, // TBD (experimental)
		UNC_CHA_DIRECT_GO_OPC__MASK__ICX_UNC_CHA_DIRECT_GO_OPC__IDLE_DUE_SUPPRESS = 0x8000ull, // TBD (experimental)
		UNC_CHA_DIRECT_GO_OPC__MASK__ICX_UNC_CHA_DIRECT_GO_OPC__NOP = 0x4000ull, // TBD (experimental)
		UNC_CHA_DIRECT_GO_OPC__MASK__ICX_UNC_CHA_DIRECT_GO_OPC__PULL = 0x0200ull, // TBD (experimental)
		UNC_CHA_DIR_LOOKUP = 0x0053, // Multi-socket cacheline directory state lookups
		UNC_CHA_DIR_LOOKUP__MASK__ICX_UNC_CHA_DIR_LOOKUP__NO_SNP = 0x0200ull, // Snoop Not Needed (experimental)
		UNC_CHA_DIR_LOOKUP__MASK__ICX_UNC_CHA_DIR_LOOKUP__SNP = 0x0100ull, // Snoop Needed (experimental)
		UNC_CHA_DIR_UPDATE = 0x0054, // Multi-socket cacheline directory state updates; memory write due to directory update from the home agent (HA) pipe
		UNC_CHA_DIR_UPDATE__MASK__ICX_UNC_CHA_DIR_UPDATE__HA = 0x0100ull, // TBD
		UNC_CHA_DIR_UPDATE__MASK__ICX_UNC_CHA_DIR_UPDATE__TOR = 0x0200ull, // TBD
		UNC_CHA_DISTRESS_ASSERTED = 0x00af, // Distress signal asserted
		UNC_CHA_DISTRESS_ASSERTED__MASK__ICX_UNC_CHA_DISTRESS_ASSERTED__DPT_LOCAL = 0x0400ull, // DPT Local (experimental)
		UNC_CHA_DISTRESS_ASSERTED__MASK__ICX_UNC_CHA_DISTRESS_ASSERTED__DPT_NONLOCAL = 0x0800ull, // DPT Remote (experimental)
		UNC_CHA_DISTRESS_ASSERTED__MASK__ICX_UNC_CHA_DISTRESS_ASSERTED__DPT_STALL_IV = 0x4000ull, // DPT Stalled - IV (experimental)
		UNC_CHA_DISTRESS_ASSERTED__MASK__ICX_UNC_CHA_DISTRESS_ASSERTED__DPT_STALL_NOCRD = 0x8000ull, // DPT Stalled -  No Credit (experimental)
		UNC_CHA_DISTRESS_ASSERTED__MASK__ICX_UNC_CHA_DISTRESS_ASSERTED__HORZ = 0x0200ull, // Horizontal (experimental)
		UNC_CHA_DISTRESS_ASSERTED__MASK__ICX_UNC_CHA_DISTRESS_ASSERTED__PMM_LOCAL = 0x1000ull, // PMM Local (experimental)
		UNC_CHA_DISTRESS_ASSERTED__MASK__ICX_UNC_CHA_DISTRESS_ASSERTED__PMM_NONLOCAL = 0x2000ull, // PMM Remote (experimental)
		UNC_CHA_DISTRESS_ASSERTED__MASK__ICX_UNC_CHA_DISTRESS_ASSERTED__VERT = 0x0100ull, // Vertical (experimental)
		UNC_CHA_EGRESS_ORDERING = 0x00ba, // Egress Blocking due to Ordering requirements
		UNC_CHA_EGRESS_ORDERING__MASK__ICX_UNC_CHA_EGRESS_ORDERING__IV_SNOOPGO_DN = 0x0400ull, // Down (experimental)
		UNC_CHA_EGRESS_ORDERING__MASK__ICX_UNC_CHA_EGRESS_ORDERING__IV_SNOOPGO_UP = 0x0100ull, // Up (experimental)
		UNC_CHA_HITME_HIT = 0x005f, // Read request from a remote socket which hit in the HitMe Cache to a line In the E state
		UNC_CHA_HITME_HIT__MASK__ICX_UNC_CHA_HITME_HIT__EX_RDS = 0x0100ull, // TBD (experimental)
		UNC_CHA_HITME_HIT__MASK__ICX_UNC_CHA_HITME_HIT__SHARED_OWNREQ = 0x0400ull, // Remote socket ownership read requests that hit in S state. (experimental)
		UNC_CHA_HITME_HIT__MASK__ICX_UNC_CHA_HITME_HIT__WBMTOE = 0x0800ull, // Remote socket WBMtoE requests (experimental)
		UNC_CHA_HITME_HIT__MASK__ICX_UNC_CHA_HITME_HIT__WBMTOI_OR_S = 0x1000ull, // Remote socket writeback to I or S requests (experimental)
		UNC_CHA_HITME_LOOKUP = 0x005e, // Counts Number of times HitMe Cache is accessed
		UNC_CHA_HITME_LOOKUP__MASK__ICX_UNC_CHA_HITME_LOOKUP__READ = 0x0100ull, // Remote socket read requests (experimental)
		UNC_CHA_HITME_LOOKUP__MASK__ICX_UNC_CHA_HITME_LOOKUP__WRITE = 0x0200ull, // Remote socket write (i.e. writeback) requests (experimental)
		UNC_CHA_HITME_MISS = 0x0060, // Counts Number of Misses in HitMe Cache
		UNC_CHA_HITME_MISS__MASK__ICX_UNC_CHA_HITME_MISS__NOTSHARED_RDINVOWN = 0x4000ull, // Remote socket RdInvOwn requests that are not to shared line (experimental)
		UNC_CHA_HITME_MISS__MASK__ICX_UNC_CHA_HITME_MISS__READ_OR_INV = 0x8000ull, // Remote socket read or invalidate requests (experimental)
		UNC_CHA_HITME_MISS__MASK__ICX_UNC_CHA_HITME_MISS__SHARED_RDINVOWN = 0x2000ull, // Remote socket RdInvOwn requests to shared line (experimental)
		UNC_CHA_HITME_UPDATE = 0x0061, // Counts the number of Allocate/Update to HitMe Cache
		UNC_CHA_HITME_UPDATE__MASK__ICX_UNC_CHA_HITME_UPDATE__DEALLOCATE = 0x1000ull, // Deallocate HitME$ on Reads without RspFwdI* (experimental)
		UNC_CHA_HITME_UPDATE__MASK__ICX_UNC_CHA_HITME_UPDATE__DEALLOCATE_RSPFWDI_LOC = 0x0100ull, // op is RspIFwd or RspIFwdWb for a local request (experimental)
		UNC_CHA_HITME_UPDATE__MASK__ICX_UNC_CHA_HITME_UPDATE__RDINVOWN = 0x0800ull, // Update HitMe Cache on RdInvOwn even if not RspFwdI* (experimental)
		UNC_CHA_HITME_UPDATE__MASK__ICX_UNC_CHA_HITME_UPDATE__RSPFWDI_REM = 0x0200ull, // op is RspIFwd or RspIFwdWb for a remote request (experimental)
		UNC_CHA_HITME_UPDATE__MASK__ICX_UNC_CHA_HITME_UPDATE__SHARED = 0x0400ull, // Update HitMe Cache to SHARed (experimental)
		UNC_CHA_HORZ_RING_AD_IN_USE = 0x00b6, // Horizontal AD Ring In Use
		UNC_CHA_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_AKC_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_CHA_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_AKC_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_CHA_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_AKC_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_CHA_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_AKC_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_CHA_HORZ_RING_AKC_IN_USE = 0x00bb, // Horizontal AK Ring In Use
		UNC_CHA_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_AKC_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_CHA_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_AKC_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_CHA_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_AKC_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_CHA_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_AKC_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_CHA_HORZ_RING_AK_IN_USE = 0x00b7, // Horizontal AK Ring In Use
		UNC_CHA_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_BL_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_CHA_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_BL_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_CHA_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_BL_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_CHA_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_BL_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_CHA_HORZ_RING_BL_IN_USE = 0x00b8, // Horizontal BL Ring in Use
		UNC_CHA_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_BL_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_CHA_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_BL_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_CHA_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_BL_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_CHA_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_BL_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_CHA_HORZ_RING_IV_IN_USE = 0x00b9, // Horizontal IV Ring in Use
		UNC_CHA_HORZ_RING_IV_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_IV_IN_USE__LEFT = 0x0100ull, // Left (experimental)
		UNC_CHA_HORZ_RING_IV_IN_USE__MASK__ICX_UNC_CHA_HORZ_RING_IV_IN_USE__RIGHT = 0x0400ull, // Right (experimental)
		UNC_CHA_IMC_READS_COUNT = 0x0059, // Normal priority reads issued to the memory controller from the CHA
		UNC_CHA_IMC_READS_COUNT__MASK__ICX_UNC_CHA_IMC_READS_COUNT__NORMAL = 0x0100ull, // TBD
		UNC_CHA_IMC_READS_COUNT__MASK__ICX_UNC_CHA_IMC_READS_COUNT__PRIORITY = 0x0200ull, // ISOCH (experimental)
		UNC_CHA_IMC_WRITES_COUNT = 0x005b, // CHA to iMC Full Line Writes Issued
		UNC_CHA_IMC_WRITES_COUNT__MASK__ICX_UNC_CHA_IMC_WRITES_COUNT__FULL = 0x0100ull, // Full Line Non-ISOCH
		UNC_CHA_IMC_WRITES_COUNT__MASK__ICX_UNC_CHA_IMC_WRITES_COUNT__FULL_PRIORITY = 0x0400ull, // ISOCH Full Line (experimental)
		UNC_CHA_IMC_WRITES_COUNT__MASK__ICX_UNC_CHA_IMC_WRITES_COUNT__PARTIAL = 0x0200ull, // Partial Non-ISOCH (experimental)
		UNC_CHA_IMC_WRITES_COUNT__MASK__ICX_UNC_CHA_IMC_WRITES_COUNT__PARTIAL_PRIORITY = 0x0800ull, // ISOCH Partial (experimental)
		UNC_CHA_LLC_LOOKUP = 0x0034, // Cache and Snoop Filter Lookups; Data Read Request
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__ALL = 0x1fff0000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__ALL_REMOTE = 0x1e200000ff00ull, // All transactions from Remote Agents (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__ANY_F = 0x2000000000ull, // All Request Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__CODE = 0x1bd00000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__CODE_LOCAL = 0x19d00000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__CODE_READ = 0x1bd00000ff00ull, // Code Reads (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__CODE_READ_F = 0x1000000000ull, // CRd Request Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__CODE_READ_LOCAL = 0x19d00000ff00ull, // CRd Requests that come from the local socket (usually the core) (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__CODE_READ_MISS = 0x1bd000000100ull, // Code Read Misses (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__CODE_READ_REMOTE = 0x1a100000ff00ull, // CRd Requests that come from a Remote socket. (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__CODE_REMOTE = 0x1a100000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__COREPREF_OR_DMND_LOCAL_F = 0x4000000000ull, // Local request Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__DATA_RD = 0x1bc10000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__DATA_READ = 0x1bc10000ff00ull, // TBD
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__DATA_READ_ALL = 0x1fc10000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__DATA_READ_F = 0x100000000ull, // Data Read Request Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__DATA_READ_LOCAL = 0x19c10000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__DATA_READ_MISS = 0x1bc100000100ull, // Data Read Misses (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__DATA_READ_REMOTE = 0x1a010000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__DMND_READ_LOCAL = 0x8410000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__E = 0x2000ull, // E State (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__F = 0x8000ull, // F State (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__FLUSH_INV = 0x1a440000ff00ull, // Flush or Invalidate Requests (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__FLUSH_INV_LOCAL = 0x18440000ff00ull, // Flush or Invalidate Requests that come from the local socket (usually the core) (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__FLUSH_INV_REMOTE = 0x1a040000ff00ull, // Flush or Invalidate requests that come from a Remote socket. (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__FLUSH_OR_INV_F = 0x400000000ull, // Flush or Invalidate Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__I = 0x0100ull, // I State (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__LLCPREF_LOCAL = 0x189d0000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__LLCPREF_LOCAL_F = 0x8000000000ull, // Local LLC prefetch requests (from LLC) Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__LLC_PF_LOCAL = 0x189d0000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__LOCALLY_HOMED_ADDRESS = 0xbdf0000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__LOCAL_F = 0x80000000000ull, // Transactions homed locally Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__LOC_HOM = 0xbdf0000ff00ull, // Transactions homed locally (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__M = 0x4000ull, // M State (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__MISS_ALL = 0x1fe000000100ull, // All Misses (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__OTHER_REQ_F = 0x200000000ull, // Write Request Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__PREF_OR_DMND_REMOTE_F = 0x20000000000ull, // Remote non-snoop request Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__READ = 0x1bd90000ff00ull, // Reads (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__READ_LOCAL_LOC_HOM = 0x9d90000ff00ull, // Locally Requested Reads that are Locally HOMed (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__READ_LOCAL_REM_HOM = 0x11d90000ff00ull, // Locally Requested Reads that are Remotely HOMed (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__READ_MISS = 0x1bd900000100ull, // Read Misses (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__READ_MISS_LOC_HOM = 0xbd900000100ull, // Locally HOMed Read Misses (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__READ_MISS_REM_HOM = 0x13d900000100ull, // Remotely HOMed Read Misses (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__READ_OR_SNOOP_REMOTE_MISS_REM_HOM = 0x161900000100ull, // Remotely requested Read or Snoop Misses that are Remotely HOMed (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__READ_REMOTE_LOC_HOM = 0xa190000ff00ull, // Remotely Requested Reads that are Locally HOMed (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__READ_SF_HIT = 0x1bd900000e00ull, // Reads that Hit the Snoop Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__REMOTELY_HOMED_ADDRESS = 0x15df0000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__REMOTE_F = 0x100000000000ull, // Transactions homed remotely Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__REMOTE_SNOOP_F = 0x40000000000ull, // Remote snoop request Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__REMOTE_SNP = 0x1c190000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__REM_HOM = 0x15df0000ff00ull, // Transactions homed remotely (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__RFO = 0x1bc80000ff00ull, // RFO Requests (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__RFO_F = 0x800000000ull, // RFO Request Filter (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__RFO_LOCAL = 0x19c80000ff00ull, // RFO Requests that come from the local socket (usually the core) (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__RFO_MISS = 0x1bc800000100ull, // RFO Misses (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__RFO_PREF_LOCAL = 0x8880000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__RFO_REMOTE = 0x1a080000ff00ull, // RFO Requests that come from a Remote socket. (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__S = 0x1000ull, // S State (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__SF_E = 0x0400ull, // SnoopFilter - E State (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__SF_H = 0x0800ull, // SnoopFilter - H State (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__SF_S = 0x0200ull, // SnoopFilter - S State (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__WRITES_AND_OTHER = 0x1a420000ff00ull, // Filters Requests for those that write info into the cache (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__WRITE_LOCAL = 0x8420000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_LOOKUP__MASK__ICX_UNC_CHA_LLC_LOOKUP__WRITE_REMOTE = 0x17c20000ff00ull, // TBD (experimental)
		UNC_CHA_LLC_VICTIMS = 0x0037, // Lines Victimized
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__ALL = 0x0f00ull, // All Lines Victimized
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__E_STATE = 0x0200ull, // Lines in E state (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__LOCAL_ALL = 0x2000000f00ull, // Local - All Lines (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__LOCAL_E = 0x2000000200ull, // Local - Lines in E State (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__LOCAL_M = 0x2000000100ull, // Local - Lines in M State (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__LOCAL_ONLY = 0x2000000000ull, // Local Only (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__LOCAL_S = 0x2000000400ull, // Local - Lines in S State (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__M_STATE = 0x0100ull, // Lines in M state (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__REMOTE_ALL = 0x8000000f00ull, // Remote - All Lines (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__REMOTE_E = 0x8000000200ull, // Remote - Lines in E State (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__REMOTE_M = 0x8000000100ull, // Remote - Lines in M State (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__REMOTE_ONLY = 0x8000000000ull, // Remote Only (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__REMOTE_S = 0x8000000400ull, // Remote - Lines in S State (experimental)
		UNC_CHA_LLC_VICTIMS__MASK__ICX_UNC_CHA_LLC_VICTIMS__S_STATE = 0x0400ull, // Lines in S State (experimental)
		UNC_CHA_MISC = 0x0039, // Number of times that an RFO hit in S state.
		UNC_CHA_MISC__MASK__ICX_UNC_CHA_MISC__CV0_PREF_MISS = 0x2000ull, // CV0 Prefetch Miss (experimental)
		UNC_CHA_MISC__MASK__ICX_UNC_CHA_MISC__CV0_PREF_VIC = 0x1000ull, // CV0 Prefetch Victim (experimental)
		UNC_CHA_MISC__MASK__ICX_UNC_CHA_MISC__RFO_HIT_S = 0x0800ull, // TBD (experimental)
		UNC_CHA_MISC__MASK__ICX_UNC_CHA_MISC__RSPI_WAS_FSE = 0x0100ull, // Silent Snoop Eviction (experimental)
		UNC_CHA_MISC__MASK__ICX_UNC_CHA_MISC__WC_ALIASING = 0x0200ull, // Write Combining Aliasing (experimental)
		UNC_CHA_MISC_EXTERNAL = 0x00e6, // Miscellaneous Events (mostly from MS2IDI)
		UNC_CHA_MISC_EXTERNAL__MASK__ICX_UNC_CHA_MISC_EXTERNAL__MBE_INST0 = 0x0100ull, // Number of cycles MBE is high for MS2IDI0 (experimental)
		UNC_CHA_MISC_EXTERNAL__MASK__ICX_UNC_CHA_MISC_EXTERNAL__MBE_INST1 = 0x0200ull, // Number of cycles MBE is high for MS2IDI1 (experimental)
		UNC_CHA_OSB = 0x0055, // OSB Snoop Broadcast
		UNC_CHA_OSB__MASK__ICX_UNC_CHA_OSB__LOCAL_INVITOE = 0x0100ull, // Local InvItoE (experimental)
		UNC_CHA_OSB__MASK__ICX_UNC_CHA_OSB__LOCAL_READ = 0x0200ull, // Local Rd (experimental)
		UNC_CHA_OSB__MASK__ICX_UNC_CHA_OSB__OFF_PWRHEURISTIC = 0x2000ull, // Off (experimental)
		UNC_CHA_OSB__MASK__ICX_UNC_CHA_OSB__REMOTE_READ = 0x0400ull, // Remote Rd (experimental)
		UNC_CHA_OSB__MASK__ICX_UNC_CHA_OSB__REMOTE_READINVITOE = 0x0800ull, // Remote Rd InvItoE (experimental)
		UNC_CHA_OSB__MASK__ICX_UNC_CHA_OSB__RFO_HITS_SNP_BCAST = 0x1000ull, // RFO HitS Snoop Broadcast (experimental)
		UNC_CHA_PMM_MEMMODE_NM_INVITOX = 0x0065, // UNC_CHA_PMM_MEMMODE_NM_INVITOX.LOCAL
		UNC_CHA_PMM_MEMMODE_NM_INVITOX__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_INVITOX__LOCAL = 0x0100ull, // TBD (experimental)
		UNC_CHA_PMM_MEMMODE_NM_INVITOX__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_INVITOX__REMOTE = 0x0200ull, // TBD (experimental)
		UNC_CHA_PMM_MEMMODE_NM_INVITOX__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_INVITOX__SETCONFLICT = 0x0400ull, // TBD (experimental)
		UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS = 0x0064, // PMM Memory Mode related events
		UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS__LLC = 0x0200ull, // Counts the number of times CHA saw NM Set conflict in SF/LLC (experimental)
		UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS__SF = 0x0100ull, // Counts the number of times CHA saw NM Set conflict in SF/LLC (experimental)
		UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS__TOR = 0x0400ull, // Counts the number of times CHA saw NM Set conflict in TOR (experimental)
		UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS2 = 0x0070, // UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS2.IODC
		UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS2__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS2__IODC = 0x0100ull, // TBD (experimental)
		UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS2__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS2__MEMWR = 0x0200ull, // TBD (experimental)
		UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS2__MASK__ICX_UNC_CHA_PMM_MEMMODE_NM_SETCONFLICTS2__MEMWRNI = 0x0400ull, // TBD (experimental)
		UNC_CHA_PMM_QOS = 0x0066, // UNC_CHA_PMM_QOS.SLOW_INSERT
		UNC_CHA_PMM_QOS__MASK__ICX_UNC_CHA_PMM_QOS__DDR4_FAST_INSERT = 0x0200ull, // TBD (experimental)
		UNC_CHA_PMM_QOS__MASK__ICX_UNC_CHA_PMM_QOS__REJ_IRQ = 0x0800ull, // TBD (experimental)
		UNC_CHA_PMM_QOS__MASK__ICX_UNC_CHA_PMM_QOS__SLOWTORQ_SKIP = 0x4000ull, // TBD (experimental)
		UNC_CHA_PMM_QOS__MASK__ICX_UNC_CHA_PMM_QOS__SLOW_INSERT = 0x0100ull, // TBD (experimental)
		UNC_CHA_PMM_QOS__MASK__ICX_UNC_CHA_PMM_QOS__THROTTLE = 0x0400ull, // TBD (experimental)
		UNC_CHA_PMM_QOS__MASK__ICX_UNC_CHA_PMM_QOS__THROTTLE_IRQ = 0x2000ull, // TBD (experimental)
		UNC_CHA_PMM_QOS__MASK__ICX_UNC_CHA_PMM_QOS__THROTTLE_PRQ = 0x1000ull, // TBD (experimental)
		UNC_CHA_PMM_QOS_OCCUPANCY = 0x0067, // UNC_CHA_PMM_QOS_OCCUPANCY.DDR_SLOW_FIFO
		UNC_CHA_PMM_QOS_OCCUPANCY__MASK__ICX_UNC_CHA_PMM_QOS_OCCUPANCY__DDR_FAST_FIFO = 0x0200ull, // TBD (experimental)
		UNC_CHA_PMM_QOS_OCCUPANCY__MASK__ICX_UNC_CHA_PMM_QOS_OCCUPANCY__DDR_SLOW_FIFO = 0x0100ull, // TBD (experimental)
		UNC_CHA_READ_NO_CREDITS = 0x0058, // CHA iMC CHNx READ Credits Empty
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC0 = 0x0100ull, // MC0 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC1 = 0x0200ull, // MC1 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC10 = 0x400000000ull, // MC10 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC11 = 0x800000000ull, // MC11 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC12 = 0x1000000000ull, // MC12 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC13 = 0x2000000000ull, // MC13 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC2 = 0x0400ull, // MC2 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC3 = 0x0800ull, // MC3 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC4 = 0x1000ull, // MC4 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC5 = 0x2000ull, // MC5 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC6 = 0x4000ull, // MC6 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC7 = 0x8000ull, // MC7 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC8 = 0x100000000ull, // MC8 (experimental)
		UNC_CHA_READ_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC9 = 0x200000000ull, // MC9 (experimental)
		UNC_CHA_REQUESTS = 0x0050, // Local INVITOE requests (exclusive ownership of a cache line without receiving data) that miss the SF/LLC and are sent to the CHA's home agent
		UNC_CHA_REQUESTS__MASK__ICX_UNC_CHA_REQUESTS__INVITOE = 0x3000ull, // TBD (experimental)
		UNC_CHA_REQUESTS__MASK__ICX_UNC_CHA_REQUESTS__INVITOE_LOCAL = 0x1000ull, // TBD
		UNC_CHA_REQUESTS__MASK__ICX_UNC_CHA_REQUESTS__INVITOE_REMOTE = 0x2000ull, // TBD
		UNC_CHA_REQUESTS__MASK__ICX_UNC_CHA_REQUESTS__READS = 0x0300ull, // TBD
		UNC_CHA_REQUESTS__MASK__ICX_UNC_CHA_REQUESTS__READS_LOCAL = 0x0100ull, // TBD
		UNC_CHA_REQUESTS__MASK__ICX_UNC_CHA_REQUESTS__READS_REMOTE = 0x0200ull, // TBD
		UNC_CHA_REQUESTS__MASK__ICX_UNC_CHA_REQUESTS__WRITES = 0x0c00ull, // TBD
		UNC_CHA_REQUESTS__MASK__ICX_UNC_CHA_REQUESTS__WRITES_LOCAL = 0x0400ull, // TBD
		UNC_CHA_REQUESTS__MASK__ICX_UNC_CHA_REQUESTS__WRITES_REMOTE = 0x0800ull, // TBD
		UNC_CHA_RING_BOUNCES_HORZ = 0x00ac, // Messages that bounced on the Horizontal Ring.
		UNC_CHA_RING_BOUNCES_HORZ__MASK__ICX_UNC_CHA_RING_BOUNCES_HORZ__AD = 0x0100ull, // AD (experimental)
		UNC_CHA_RING_BOUNCES_HORZ__MASK__ICX_UNC_CHA_RING_BOUNCES_HORZ__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_RING_BOUNCES_HORZ__MASK__ICX_UNC_CHA_RING_BOUNCES_HORZ__BL = 0x0400ull, // BL (experimental)
		UNC_CHA_RING_BOUNCES_HORZ__MASK__ICX_UNC_CHA_RING_BOUNCES_HORZ__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_RING_BOUNCES_VERT = 0x00aa, // Messages that bounced on the Vertical Ring.
		UNC_CHA_RING_BOUNCES_VERT__MASK__ICX_UNC_CHA_RING_SINK_STARVED_VERT__AD = 0x0100ull, // AD (experimental)
		UNC_CHA_RING_BOUNCES_VERT__MASK__ICX_UNC_CHA_RING_SINK_STARVED_VERT__AK = 0x0200ull, // Acknowledgements to core (experimental)
		UNC_CHA_RING_BOUNCES_VERT__MASK__ICX_UNC_CHA_RING_SINK_STARVED_VERT__AKC = 0x1000ull, // TBD (experimental)
		UNC_CHA_RING_BOUNCES_VERT__MASK__ICX_UNC_CHA_RING_SINK_STARVED_VERT__BL = 0x0400ull, // Data Responses to core (experimental)
		UNC_CHA_RING_BOUNCES_VERT__MASK__ICX_UNC_CHA_RING_SINK_STARVED_VERT__IV = 0x0800ull, // Snoops of processor's cache. (experimental)
		UNC_CHA_RING_SINK_STARVED_HORZ = 0x00ad, // Sink Starvation on Horizontal Ring
		UNC_CHA_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_CHA_RING_SINK_STARVED_HORZ__AD = 0x0100ull, // AD (experimental)
		UNC_CHA_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_CHA_RING_SINK_STARVED_HORZ__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_CHA_RING_SINK_STARVED_HORZ__AK_AG1 = 0x2000ull, // Acknowledgements to Agent 1 (experimental)
		UNC_CHA_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_CHA_RING_SINK_STARVED_HORZ__BL = 0x0400ull, // BL (experimental)
		UNC_CHA_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_CHA_RING_SINK_STARVED_HORZ__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_RING_SINK_STARVED_VERT = 0x00ab, // Sink Starvation on Vertical Ring
		UNC_CHA_RING_SINK_STARVED_VERT__MASK__ICX_UNC_CHA_RING_SINK_STARVED_VERT__AD = 0x0100ull, // AD (experimental)
		UNC_CHA_RING_SINK_STARVED_VERT__MASK__ICX_UNC_CHA_RING_SINK_STARVED_VERT__AK = 0x0200ull, // Acknowledgements to core (experimental)
		UNC_CHA_RING_SINK_STARVED_VERT__MASK__ICX_UNC_CHA_RING_SINK_STARVED_VERT__AKC = 0x1000ull, // TBD (experimental)
		UNC_CHA_RING_SINK_STARVED_VERT__MASK__ICX_UNC_CHA_RING_SINK_STARVED_VERT__BL = 0x0400ull, // Data Responses to core (experimental)
		UNC_CHA_RING_SINK_STARVED_VERT__MASK__ICX_UNC_CHA_RING_SINK_STARVED_VERT__IV = 0x0800ull, // Snoops of processor's cache. (experimental)
		UNC_CHA_RING_SRC_THRTL = 0x00ae, // Source Throttle (experimental)
		UNC_CHA_RxC_INSERTS = 0x0013, // Ingress (from CMS) Allocations
		UNC_CHA_RxC_INSERTS__MASK__ICX_UNC_CHA_RXC_INSERTS__IPQ = 0x0400ull, // IPQ (experimental)
		UNC_CHA_RxC_INSERTS__MASK__ICX_UNC_CHA_RXC_INSERTS__IRQ = 0x0100ull, // IRQ (experimental)
		UNC_CHA_RxC_INSERTS__MASK__ICX_UNC_CHA_RXC_INSERTS__IRQ_REJ = 0x0200ull, // IRQ Rejected (experimental)
		UNC_CHA_RxC_INSERTS__MASK__ICX_UNC_CHA_RXC_INSERTS__PRQ = 0x1000ull, // PRQ (experimental)
		UNC_CHA_RxC_INSERTS__MASK__ICX_UNC_CHA_RXC_INSERTS__PRQ_REJ = 0x2000ull, // PRQ (experimental)
		UNC_CHA_RxC_INSERTS__MASK__ICX_UNC_CHA_RXC_INSERTS__RRQ = 0x4000ull, // RRQ (experimental)
		UNC_CHA_RxC_INSERTS__MASK__ICX_UNC_CHA_RXC_INSERTS__WBQ = 0x8000ull, // WBQ (experimental)
		UNC_CHA_RxC_IPQ0_REJECT = 0x0022, // IPQ Requests (from CMS) Rejected - Set 0
		UNC_CHA_RxC_IPQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__AD_REQ_VN0 = 0x0100ull, // AD REQ on VN0 (experimental)
		UNC_CHA_RxC_IPQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__AD_RSP_VN0 = 0x0200ull, // AD RSP on VN0 (experimental)
		UNC_CHA_RxC_IPQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__AK_NON_UPI = 0x4000ull, // Non UPI AK Request (experimental)
		UNC_CHA_RxC_IPQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__BL_NCB_VN0 = 0x1000ull, // BL NCB on VN0 (experimental)
		UNC_CHA_RxC_IPQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__BL_NCS_VN0 = 0x2000ull, // BL NCS on VN0 (experimental)
		UNC_CHA_RxC_IPQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__BL_RSP_VN0 = 0x0400ull, // BL RSP on VN0 (experimental)
		UNC_CHA_RxC_IPQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__BL_WB_VN0 = 0x0800ull, // BL WB on VN0 (experimental)
		UNC_CHA_RxC_IPQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__IV_NON_UPI = 0x8000ull, // Non UPI IV Request (experimental)
		UNC_CHA_RxC_IPQ1_REJECT = 0x0023, // IPQ Requests (from CMS) Rejected - Set 1
		UNC_CHA_RxC_IPQ1_REJECT__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__ALLOW_SNP = 0x4000ull, // Allow Snoop (experimental)
		UNC_CHA_RxC_IPQ1_REJECT__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__ANY0 = 0x0100ull, // ANY0 (experimental)
		UNC_CHA_RxC_IPQ1_REJECT__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__HA = 0x0200ull, // HA (experimental)
		UNC_CHA_RxC_IPQ1_REJECT__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__LLC_OR_SF_WAY = 0x2000ull, // LLC OR SF Way (experimental)
		UNC_CHA_RxC_IPQ1_REJECT__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__LLC_VICTIM = 0x0400ull, // LLC Victim (experimental)
		UNC_CHA_RxC_IPQ1_REJECT__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__PA_MATCH = 0x8000ull, // PhyAddr Match (experimental)
		UNC_CHA_RxC_IPQ1_REJECT__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__SF_VICTIM = 0x0800ull, // SF Victim (experimental)
		UNC_CHA_RxC_IPQ1_REJECT__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__VICTIM = 0x1000ull, // Victim (experimental)
		UNC_CHA_RxC_IRQ0_REJECT = 0x0018, // IRQ Requests (from CMS) Rejected - Set 0
		UNC_CHA_RxC_IRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__AD_REQ_VN0 = 0x0100ull, // AD REQ on VN0 (experimental)
		UNC_CHA_RxC_IRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__AD_RSP_VN0 = 0x0200ull, // AD RSP on VN0 (experimental)
		UNC_CHA_RxC_IRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__AK_NON_UPI = 0x4000ull, // Non UPI AK Request (experimental)
		UNC_CHA_RxC_IRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__BL_NCB_VN0 = 0x1000ull, // BL NCB on VN0 (experimental)
		UNC_CHA_RxC_IRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__BL_NCS_VN0 = 0x2000ull, // BL NCS on VN0 (experimental)
		UNC_CHA_RxC_IRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__BL_RSP_VN0 = 0x0400ull, // BL RSP on VN0 (experimental)
		UNC_CHA_RxC_IRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__BL_WB_VN0 = 0x0800ull, // BL WB on VN0 (experimental)
		UNC_CHA_RxC_IRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ0_REJECT__IV_NON_UPI = 0x8000ull, // Non UPI IV Request (experimental)
		UNC_CHA_RxC_IRQ1_REJECT = 0x0019, // Ingress (from CMS) Request Queue Rejects; PhyAddr Match
		UNC_CHA_RxC_IRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ1_REJECT__ALLOW_SNP = 0x4000ull, // Allow Snoop (experimental)
		UNC_CHA_RxC_IRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ1_REJECT__ANY0 = 0x0100ull, // ANY0 (experimental)
		UNC_CHA_RxC_IRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ1_REJECT__HA = 0x0200ull, // HA (experimental)
		UNC_CHA_RxC_IRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ1_REJECT__LLC_OR_SF_WAY = 0x2000ull, // LLC or SF Way (experimental)
		UNC_CHA_RxC_IRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ1_REJECT__LLC_VICTIM = 0x0400ull, // LLC Victim (experimental)
		UNC_CHA_RxC_IRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ1_REJECT__PA_MATCH = 0x8000ull, // TBD (experimental)
		UNC_CHA_RxC_IRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ1_REJECT__SF_VICTIM = 0x0800ull, // SF Victim (experimental)
		UNC_CHA_RxC_IRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_IRQ1_REJECT__VICTIM = 0x1000ull, // Victim (experimental)
		UNC_CHA_RxC_ISMQ0_REJECT = 0x0024, // ISMQ Rejects - Set 0
		UNC_CHA_RxC_ISMQ0_REJECT__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__AD_REQ_VN0 = 0x0100ull, // AD REQ on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_REJECT__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__AD_RSP_VN0 = 0x0200ull, // AD RSP on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_REJECT__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__AK_NON_UPI = 0x4000ull, // Non UPI AK Request (experimental)
		UNC_CHA_RxC_ISMQ0_REJECT__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__BL_NCB_VN0 = 0x1000ull, // BL NCB on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_REJECT__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__BL_NCS_VN0 = 0x2000ull, // BL NCS on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_REJECT__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__BL_RSP_VN0 = 0x0400ull, // BL RSP on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_REJECT__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__BL_WB_VN0 = 0x0800ull, // BL WB on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_REJECT__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__IV_NON_UPI = 0x8000ull, // Non UPI IV Request (experimental)
		UNC_CHA_RxC_ISMQ0_RETRY = 0x002c, // ISMQ Retries - Set 0
		UNC_CHA_RxC_ISMQ0_RETRY__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__AD_REQ_VN0 = 0x0100ull, // AD REQ on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_RETRY__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__AD_RSP_VN0 = 0x0200ull, // AD RSP on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_RETRY__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__AK_NON_UPI = 0x4000ull, // Non UPI AK Request (experimental)
		UNC_CHA_RxC_ISMQ0_RETRY__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__BL_NCB_VN0 = 0x1000ull, // BL NCB on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_RETRY__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__BL_NCS_VN0 = 0x2000ull, // BL NCS on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_RETRY__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__BL_RSP_VN0 = 0x0400ull, // BL RSP on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_RETRY__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__BL_WB_VN0 = 0x0800ull, // BL WB on VN0 (experimental)
		UNC_CHA_RxC_ISMQ0_RETRY__MASK__ICX_UNC_CHA_RXC_ISMQ0_RETRY__IV_NON_UPI = 0x8000ull, // Non UPI IV Request (experimental)
		UNC_CHA_RxC_ISMQ1_REJECT = 0x0025, // ISMQ Rejects - Set 1
		UNC_CHA_RxC_ISMQ1_REJECT__MASK__ICX_UNC_CHA_RXC_ISMQ1_RETRY__ANY0 = 0x0100ull, // ANY0 (experimental)
		UNC_CHA_RxC_ISMQ1_REJECT__MASK__ICX_UNC_CHA_RXC_ISMQ1_RETRY__HA = 0x0200ull, // HA (experimental)
		UNC_CHA_RxC_ISMQ1_RETRY = 0x002d, // ISMQ Retries - Set 1
		UNC_CHA_RxC_ISMQ1_RETRY__MASK__ICX_UNC_CHA_RXC_ISMQ1_RETRY__ANY0 = 0x0100ull, // ANY0 (experimental)
		UNC_CHA_RxC_ISMQ1_RETRY__MASK__ICX_UNC_CHA_RXC_ISMQ1_RETRY__HA = 0x0200ull, // HA (experimental)
		UNC_CHA_RxC_OCCUPANCY = 0x0011, // Ingress (from CMS) Occupancy
		UNC_CHA_RxC_OCCUPANCY__MASK__ICX_UNC_CHA_RXC_OCCUPANCY__IPQ = 0x0400ull, // IPQ (experimental)
		UNC_CHA_RxC_OCCUPANCY__MASK__ICX_UNC_CHA_RXC_OCCUPANCY__IRQ = 0x0100ull, // IRQ (experimental)
		UNC_CHA_RxC_OCCUPANCY__MASK__ICX_UNC_CHA_RXC_OCCUPANCY__RRQ = 0x4000ull, // RRQ (experimental)
		UNC_CHA_RxC_OCCUPANCY__MASK__ICX_UNC_CHA_RXC_OCCUPANCY__WBQ = 0x8000ull, // WBQ (experimental)
		UNC_CHA_RxC_OTHER0_RETRY = 0x002e, // Other Retries - Set 0
		UNC_CHA_RxC_OTHER0_RETRY__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__AD_REQ_VN0 = 0x0100ull, // AD REQ on VN0 (experimental)
		UNC_CHA_RxC_OTHER0_RETRY__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__AD_RSP_VN0 = 0x0200ull, // AD RSP on VN0 (experimental)
		UNC_CHA_RxC_OTHER0_RETRY__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__AK_NON_UPI = 0x4000ull, // Non UPI AK Request (experimental)
		UNC_CHA_RxC_OTHER0_RETRY__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__BL_NCB_VN0 = 0x1000ull, // BL NCB on VN0 (experimental)
		UNC_CHA_RxC_OTHER0_RETRY__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__BL_NCS_VN0 = 0x2000ull, // BL NCS on VN0 (experimental)
		UNC_CHA_RxC_OTHER0_RETRY__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__BL_RSP_VN0 = 0x0400ull, // BL RSP on VN0 (experimental)
		UNC_CHA_RxC_OTHER0_RETRY__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__BL_WB_VN0 = 0x0800ull, // BL WB on VN0 (experimental)
		UNC_CHA_RxC_OTHER0_RETRY__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__IV_NON_UPI = 0x8000ull, // Non UPI IV Request (experimental)
		UNC_CHA_RxC_OTHER1_RETRY = 0x002f, // Other Retries - Set 1
		UNC_CHA_RxC_OTHER1_RETRY__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__ALLOW_SNP = 0x4000ull, // Allow Snoop (experimental)
		UNC_CHA_RxC_OTHER1_RETRY__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__ANY0 = 0x0100ull, // ANY0 (experimental)
		UNC_CHA_RxC_OTHER1_RETRY__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__HA = 0x0200ull, // HA (experimental)
		UNC_CHA_RxC_OTHER1_RETRY__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__LLC_OR_SF_WAY = 0x2000ull, // LLC OR SF Way (experimental)
		UNC_CHA_RxC_OTHER1_RETRY__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__LLC_VICTIM = 0x0400ull, // LLC Victim (experimental)
		UNC_CHA_RxC_OTHER1_RETRY__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__PA_MATCH = 0x8000ull, // PhyAddr Match (experimental)
		UNC_CHA_RxC_OTHER1_RETRY__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__SF_VICTIM = 0x0800ull, // SF Victim (experimental)
		UNC_CHA_RxC_OTHER1_RETRY__MASK__ICX_UNC_CHA_RXC_OTHER1_RETRY__VICTIM = 0x1000ull, // Victim (experimental)
		UNC_CHA_RxC_PRQ0_REJECT = 0x0020, // PRQ Requests (from CMS) Rejected - Set 0
		UNC_CHA_RxC_PRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__AD_REQ_VN0 = 0x0100ull, // AD REQ on VN0 (experimental)
		UNC_CHA_RxC_PRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__AD_RSP_VN0 = 0x0200ull, // AD RSP on VN0 (experimental)
		UNC_CHA_RxC_PRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__AK_NON_UPI = 0x4000ull, // Non UPI AK Request (experimental)
		UNC_CHA_RxC_PRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__BL_NCB_VN0 = 0x1000ull, // BL NCB on VN0 (experimental)
		UNC_CHA_RxC_PRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__BL_NCS_VN0 = 0x2000ull, // BL NCS on VN0 (experimental)
		UNC_CHA_RxC_PRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__BL_RSP_VN0 = 0x0400ull, // BL RSP on VN0 (experimental)
		UNC_CHA_RxC_PRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__BL_WB_VN0 = 0x0800ull, // BL WB on VN0 (experimental)
		UNC_CHA_RxC_PRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_PRQ0_REJECT__IV_NON_UPI = 0x8000ull, // Non UPI IV Request (experimental)
		UNC_CHA_RxC_PRQ1_REJECT = 0x0021, // PRQ Requests (from CMS) Rejected - Set 1
		UNC_CHA_RxC_PRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__ALLOW_SNP = 0x4000ull, // Allow Snoop (experimental)
		UNC_CHA_RxC_PRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__ANY0 = 0x0100ull, // ANY0 (experimental)
		UNC_CHA_RxC_PRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__HA = 0x0200ull, // HA (experimental)
		UNC_CHA_RxC_PRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__LLC_OR_SF_WAY = 0x2000ull, // LLC OR SF Way (experimental)
		UNC_CHA_RxC_PRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__LLC_VICTIM = 0x0400ull, // LLC Victim (experimental)
		UNC_CHA_RxC_PRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__PA_MATCH = 0x8000ull, // PhyAddr Match (experimental)
		UNC_CHA_RxC_PRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__SF_VICTIM = 0x0800ull, // SF Victim (experimental)
		UNC_CHA_RxC_PRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__VICTIM = 0x1000ull, // Victim (experimental)
		UNC_CHA_RxC_REQ_Q0_RETRY = 0x002a, // Request Queue Retries - Set 0
		UNC_CHA_RxC_REQ_Q0_RETRY__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__AD_REQ_VN0 = 0x0100ull, // AD REQ on VN0 (experimental)
		UNC_CHA_RxC_REQ_Q0_RETRY__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__AD_RSP_VN0 = 0x0200ull, // AD RSP on VN0 (experimental)
		UNC_CHA_RxC_REQ_Q0_RETRY__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__AK_NON_UPI = 0x4000ull, // Non UPI AK Request (experimental)
		UNC_CHA_RxC_REQ_Q0_RETRY__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__BL_NCB_VN0 = 0x1000ull, // BL NCB on VN0 (experimental)
		UNC_CHA_RxC_REQ_Q0_RETRY__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__BL_NCS_VN0 = 0x2000ull, // BL NCS on VN0 (experimental)
		UNC_CHA_RxC_REQ_Q0_RETRY__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__BL_RSP_VN0 = 0x0400ull, // BL RSP on VN0 (experimental)
		UNC_CHA_RxC_REQ_Q0_RETRY__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__BL_WB_VN0 = 0x0800ull, // BL WB on VN0 (experimental)
		UNC_CHA_RxC_REQ_Q0_RETRY__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__IV_NON_UPI = 0x8000ull, // Non UPI IV Request (experimental)
		UNC_CHA_RxC_REQ_Q1_RETRY = 0x002b, // Request Queue Retries - Set 1
		UNC_CHA_RxC_REQ_Q1_RETRY__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__ALLOW_SNP = 0x4000ull, // Allow Snoop (experimental)
		UNC_CHA_RxC_REQ_Q1_RETRY__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__ANY0 = 0x0100ull, // ANY0 (experimental)
		UNC_CHA_RxC_REQ_Q1_RETRY__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__HA = 0x0200ull, // HA (experimental)
		UNC_CHA_RxC_REQ_Q1_RETRY__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__LLC_OR_SF_WAY = 0x2000ull, // LLC OR SF Way (experimental)
		UNC_CHA_RxC_REQ_Q1_RETRY__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__LLC_VICTIM = 0x0400ull, // LLC Victim (experimental)
		UNC_CHA_RxC_REQ_Q1_RETRY__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__PA_MATCH = 0x8000ull, // PhyAddr Match (experimental)
		UNC_CHA_RxC_REQ_Q1_RETRY__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__SF_VICTIM = 0x0800ull, // SF Victim (experimental)
		UNC_CHA_RxC_REQ_Q1_RETRY__MASK__ICX_UNC_CHA_RXC_REQ_Q1_RETRY__VICTIM = 0x1000ull, // Victim (experimental)
		UNC_CHA_RxC_RRQ0_REJECT = 0x0026, // RRQ Rejects - Set 0
		UNC_CHA_RxC_RRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__AD_REQ_VN0 = 0x0100ull, // AD REQ on VN0 (experimental)
		UNC_CHA_RxC_RRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__AD_RSP_VN0 = 0x0200ull, // AD RSP on VN0 (experimental)
		UNC_CHA_RxC_RRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__AK_NON_UPI = 0x4000ull, // Non UPI AK Request (experimental)
		UNC_CHA_RxC_RRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__BL_NCB_VN0 = 0x1000ull, // BL NCB on VN0 (experimental)
		UNC_CHA_RxC_RRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__BL_NCS_VN0 = 0x2000ull, // BL NCS on VN0 (experimental)
		UNC_CHA_RxC_RRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__BL_RSP_VN0 = 0x0400ull, // BL RSP on VN0 (experimental)
		UNC_CHA_RxC_RRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__BL_WB_VN0 = 0x0800ull, // BL WB on VN0 (experimental)
		UNC_CHA_RxC_RRQ0_REJECT__MASK__ICX_UNC_CHA_RXC_RRQ0_REJECT__IV_NON_UPI = 0x8000ull, // Non UPI IV Request (experimental)
		UNC_CHA_RxC_RRQ1_REJECT = 0x0027, // RRQ Rejects - Set 1
		UNC_CHA_RxC_RRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__ALLOW_SNP = 0x4000ull, // Allow Snoop (experimental)
		UNC_CHA_RxC_RRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__ANY0 = 0x0100ull, // ANY0 (experimental)
		UNC_CHA_RxC_RRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__HA = 0x0200ull, // HA (experimental)
		UNC_CHA_RxC_RRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__LLC_OR_SF_WAY = 0x2000ull, // LLC OR SF Way (experimental)
		UNC_CHA_RxC_RRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__LLC_VICTIM = 0x0400ull, // LLC Victim (experimental)
		UNC_CHA_RxC_RRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__PA_MATCH = 0x8000ull, // PhyAddr Match (experimental)
		UNC_CHA_RxC_RRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__SF_VICTIM = 0x0800ull, // SF Victim (experimental)
		UNC_CHA_RxC_RRQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__VICTIM = 0x1000ull, // Victim (experimental)
		UNC_CHA_RxC_WBQ0_REJECT = 0x0028, // WBQ Rejects - Set 0
		UNC_CHA_RxC_WBQ0_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ0_REJECT__AD_REQ_VN0 = 0x0100ull, // AD REQ on VN0 (experimental)
		UNC_CHA_RxC_WBQ0_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ0_REJECT__AD_RSP_VN0 = 0x0200ull, // AD RSP on VN0 (experimental)
		UNC_CHA_RxC_WBQ0_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ0_REJECT__AK_NON_UPI = 0x4000ull, // Non UPI AK Request (experimental)
		UNC_CHA_RxC_WBQ0_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ0_REJECT__BL_NCB_VN0 = 0x1000ull, // BL NCB on VN0 (experimental)
		UNC_CHA_RxC_WBQ0_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ0_REJECT__BL_NCS_VN0 = 0x2000ull, // BL NCS on VN0 (experimental)
		UNC_CHA_RxC_WBQ0_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ0_REJECT__BL_RSP_VN0 = 0x0400ull, // BL RSP on VN0 (experimental)
		UNC_CHA_RxC_WBQ0_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ0_REJECT__BL_WB_VN0 = 0x0800ull, // BL WB on VN0 (experimental)
		UNC_CHA_RxC_WBQ0_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ0_REJECT__IV_NON_UPI = 0x8000ull, // Non UPI IV Request (experimental)
		UNC_CHA_RxC_WBQ1_REJECT = 0x0029, // WBQ Rejects - Set 1
		UNC_CHA_RxC_WBQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__ALLOW_SNP = 0x4000ull, // Allow Snoop (experimental)
		UNC_CHA_RxC_WBQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__ANY0 = 0x0100ull, // ANY0 (experimental)
		UNC_CHA_RxC_WBQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__HA = 0x0200ull, // HA (experimental)
		UNC_CHA_RxC_WBQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__LLC_OR_SF_WAY = 0x2000ull, // LLC OR SF Way (experimental)
		UNC_CHA_RxC_WBQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__LLC_VICTIM = 0x0400ull, // LLC Victim (experimental)
		UNC_CHA_RxC_WBQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__PA_MATCH = 0x8000ull, // PhyAddr Match (experimental)
		UNC_CHA_RxC_WBQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__SF_VICTIM = 0x0800ull, // SF Victim (experimental)
		UNC_CHA_RxC_WBQ1_REJECT__MASK__ICX_UNC_CHA_RXC_WBQ1_REJECT__VICTIM = 0x1000ull, // Victim (experimental)
		UNC_CHA_RxR_BUSY_STARVED = 0x00e5, // Transgress Injection Starvation
		UNC_CHA_RxR_BUSY_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_RxR_BUSY_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_RxR_BUSY_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_RxR_BUSY_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_RxR_BUSY_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_CHA_RxR_BUSY_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_RxR_BYPASS = 0x00e2, // Transgress Ingress Bypass
		UNC_CHA_RxR_BYPASS__MASK__ICX_UNC_CHA_RXR_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_RxR_BYPASS__MASK__ICX_UNC_CHA_RXR_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_RxR_BYPASS__MASK__ICX_UNC_CHA_RXR_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_RxR_BYPASS__MASK__ICX_UNC_CHA_RXR_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_RxR_BYPASS__MASK__ICX_UNC_CHA_RXR_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_CHA_RxR_BYPASS__MASK__ICX_UNC_CHA_RXR_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_RxR_BYPASS__MASK__ICX_UNC_CHA_RXR_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_CHA_RxR_BYPASS__MASK__ICX_UNC_CHA_RXR_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_RxR_BYPASS__MASK__ICX_UNC_CHA_RXR_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_RxR_CRD_STARVED = 0x00e3, // Transgress Injection Starvation
		UNC_CHA_RxR_CRD_STARVED__MASK__ICX_UNC_CHA_RXR_CRD_STARVED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_RxR_CRD_STARVED__MASK__ICX_UNC_CHA_RXR_CRD_STARVED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_RxR_CRD_STARVED__MASK__ICX_UNC_CHA_RXR_CRD_STARVED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_RxR_CRD_STARVED__MASK__ICX_UNC_CHA_RXR_CRD_STARVED__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_RxR_CRD_STARVED__MASK__ICX_UNC_CHA_RXR_CRD_STARVED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_RxR_CRD_STARVED__MASK__ICX_UNC_CHA_RXR_CRD_STARVED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_CHA_RxR_CRD_STARVED__MASK__ICX_UNC_CHA_RXR_CRD_STARVED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_RxR_CRD_STARVED__MASK__ICX_UNC_CHA_RXR_CRD_STARVED__IFV = 0x8000ull, // IFV - Credited (experimental)
		UNC_CHA_RxR_CRD_STARVED__MASK__ICX_UNC_CHA_RXR_CRD_STARVED__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_RxR_CRD_STARVED_1 = 0x00e4, // Transgress Injection Starvation (experimental)
		UNC_CHA_RxR_INSERTS = 0x00e1, // Transgress Ingress Allocations
		UNC_CHA_RxR_INSERTS__MASK__ICX_UNC_CHA_RXR_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_RxR_INSERTS__MASK__ICX_UNC_CHA_RXR_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_RxR_INSERTS__MASK__ICX_UNC_CHA_RXR_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_RxR_INSERTS__MASK__ICX_UNC_CHA_RXR_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_RxR_INSERTS__MASK__ICX_UNC_CHA_RXR_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_CHA_RxR_INSERTS__MASK__ICX_UNC_CHA_RXR_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_RxR_INSERTS__MASK__ICX_UNC_CHA_RXR_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_CHA_RxR_INSERTS__MASK__ICX_UNC_CHA_RXR_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_RxR_INSERTS__MASK__ICX_UNC_CHA_RXR_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_RxR_OCCUPANCY = 0x00e0, // Transgress Ingress Occupancy
		UNC_CHA_RxR_OCCUPANCY__MASK__ICX_UNC_CHA_RXR_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_RxR_OCCUPANCY__MASK__ICX_UNC_CHA_RXR_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_RxR_OCCUPANCY__MASK__ICX_UNC_CHA_RXR_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_RxR_OCCUPANCY__MASK__ICX_UNC_CHA_RXR_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_RxR_OCCUPANCY__MASK__ICX_UNC_CHA_RXR_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_CHA_RxR_OCCUPANCY__MASK__ICX_UNC_CHA_RXR_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_RxR_OCCUPANCY__MASK__ICX_UNC_CHA_RXR_OCCUPANCY__BL_CRD = 0x2000ull, // BL - Credited (experimental)
		UNC_CHA_RxR_OCCUPANCY__MASK__ICX_UNC_CHA_RXR_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_RxR_OCCUPANCY__MASK__ICX_UNC_CHA_RXR_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_SF_EVICTION = 0x003d, // Snoop filter capacity evictions for E-state entries.
		UNC_CHA_SF_EVICTION__MASK__ICX_UNC_CHA_SF_EVICTION__E_STATE = 0x0200ull, // TBD
		UNC_CHA_SF_EVICTION__MASK__ICX_UNC_CHA_SF_EVICTION__M_STATE = 0x0100ull, // TBD
		UNC_CHA_SF_EVICTION__MASK__ICX_UNC_CHA_SF_EVICTION__S_STATE = 0x0400ull, // TBD
		UNC_CHA_SNOOPS_SENT = 0x0051, // Snoops Sent
		UNC_CHA_SNOOPS_SENT__MASK__ICX_UNC_CHA_SNOOPS_SENT__ALL = 0x0100ull, // All (experimental)
		UNC_CHA_SNOOPS_SENT__MASK__ICX_UNC_CHA_SNOOPS_SENT__BCST_LOCAL = 0x1000ull, // Broadcast snoops for Local Requests (experimental)
		UNC_CHA_SNOOPS_SENT__MASK__ICX_UNC_CHA_SNOOPS_SENT__BCST_REMOTE = 0x2000ull, // Broadcast snoops for Remote Requests (experimental)
		UNC_CHA_SNOOPS_SENT__MASK__ICX_UNC_CHA_SNOOPS_SENT__DIRECT_LOCAL = 0x4000ull, // Directed snoops for Local Requests (experimental)
		UNC_CHA_SNOOPS_SENT__MASK__ICX_UNC_CHA_SNOOPS_SENT__DIRECT_REMOTE = 0x8000ull, // Directed snoops for Remote Requests (experimental)
		UNC_CHA_SNOOPS_SENT__MASK__ICX_UNC_CHA_SNOOPS_SENT__LOCAL = 0x0400ull, // Snoops sent for Local Requests (experimental)
		UNC_CHA_SNOOPS_SENT__MASK__ICX_UNC_CHA_SNOOPS_SENT__REMOTE = 0x0800ull, // Snoops sent for Remote Requests (experimental)
		UNC_CHA_SNOOP_RESP = 0x005c, // Snoop Responses Received
		UNC_CHA_SNOOP_RESP__MASK__ICX_UNC_CHA_SNOOP_RESP__RSPCNFLCT = 0x4000ull, // RSPCNFLCT* (experimental)
		UNC_CHA_SNOOP_RESP__MASK__ICX_UNC_CHA_SNOOP_RESP__RSPFWD = 0x8000ull, // RspFwd (experimental)
		UNC_CHA_SNOOP_RESP__MASK__ICX_UNC_CHA_SNOOP_RESP__RSPFWDWB = 0x2000ull, // Rsp*Fwd*WB (experimental)
		UNC_CHA_SNOOP_RESP__MASK__ICX_UNC_CHA_SNOOP_RESP__RSPI = 0x0100ull, // RspI (experimental)
		UNC_CHA_SNOOP_RESP__MASK__ICX_UNC_CHA_SNOOP_RESP__RSPIFWD = 0x0400ull, // RspIFwd (experimental)
		UNC_CHA_SNOOP_RESP__MASK__ICX_UNC_CHA_SNOOP_RESP__RSPS = 0x0200ull, // RspS (experimental)
		UNC_CHA_SNOOP_RESP__MASK__ICX_UNC_CHA_SNOOP_RESP__RSPSFWD = 0x0800ull, // RspSFwd (experimental)
		UNC_CHA_SNOOP_RESP__MASK__ICX_UNC_CHA_SNOOP_RESP__RSPWB = 0x1000ull, // Rsp*WB (experimental)
		UNC_CHA_SNOOP_RESP_LOCAL = 0x005d, // Snoop Responses Received Local
		UNC_CHA_SNOOP_RESP_LOCAL__MASK__ICX_UNC_CHA_SNOOP_RESP_LOCAL__RSPCNFLCT = 0x4000ull, // RspCnflct (experimental)
		UNC_CHA_SNOOP_RESP_LOCAL__MASK__ICX_UNC_CHA_SNOOP_RESP_LOCAL__RSPFWD = 0x8000ull, // RspFwd (experimental)
		UNC_CHA_SNOOP_RESP_LOCAL__MASK__ICX_UNC_CHA_SNOOP_RESP_LOCAL__RSPFWDWB = 0x2000ull, // Rsp*FWD*WB (experimental)
		UNC_CHA_SNOOP_RESP_LOCAL__MASK__ICX_UNC_CHA_SNOOP_RESP_LOCAL__RSPI = 0x0100ull, // RspI (experimental)
		UNC_CHA_SNOOP_RESP_LOCAL__MASK__ICX_UNC_CHA_SNOOP_RESP_LOCAL__RSPIFWD = 0x0400ull, // RspIFwd (experimental)
		UNC_CHA_SNOOP_RESP_LOCAL__MASK__ICX_UNC_CHA_SNOOP_RESP_LOCAL__RSPS = 0x0200ull, // RspS (experimental)
		UNC_CHA_SNOOP_RESP_LOCAL__MASK__ICX_UNC_CHA_SNOOP_RESP_LOCAL__RSPSFWD = 0x0800ull, // RspSFwd (experimental)
		UNC_CHA_SNOOP_RESP_LOCAL__MASK__ICX_UNC_CHA_SNOOP_RESP_LOCAL__RSPWB = 0x1000ull, // Rsp*WB (experimental)
		UNC_CHA_SNOOP_RSP_MISC = 0x006b, // Misc Snoop Responses Received
		UNC_CHA_SNOOP_RSP_MISC__MASK__ICX_UNC_CHA_SNOOP_RSP_MISC__MTOI_RSPDATAM = 0x0200ull, // MtoI RspIDataM (experimental)
		UNC_CHA_SNOOP_RSP_MISC__MASK__ICX_UNC_CHA_SNOOP_RSP_MISC__MTOI_RSPIFWDM = 0x0100ull, // MtoI RspIFwdM (experimental)
		UNC_CHA_SNOOP_RSP_MISC__MASK__ICX_UNC_CHA_SNOOP_RSP_MISC__PULLDATAPTL_HITLLC = 0x2000ull, // Pull Data Partial - Hit LLC (experimental)
		UNC_CHA_SNOOP_RSP_MISC__MASK__ICX_UNC_CHA_SNOOP_RSP_MISC__PULLDATAPTL_HITSF = 0x1000ull, // Pull Data Partial - Hit SF (experimental)
		UNC_CHA_SNOOP_RSP_MISC__MASK__ICX_UNC_CHA_SNOOP_RSP_MISC__RSPIFWDMPTL_HITLLC = 0x0800ull, // RspIFwdPtl Hit LLC (experimental)
		UNC_CHA_SNOOP_RSP_MISC__MASK__ICX_UNC_CHA_SNOOP_RSP_MISC__RSPIFWDMPTL_HITSF = 0x0400ull, // RspIFwdPtl Hit SF (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG0 = 0x00d0, // Stall on No AD Agent0 Transgress Credits
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG1 = 0x00d2, // Stall on No AD Agent1 Transgress Credits
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG0 = 0x00d4, // Stall on No BL Agent0 Transgress Credits
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG1 = 0x00d6, // Stall on No BL Agent1 Transgress Credits
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_CHA_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_CHA_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_AD_AG0 = 0x00d1, // Stall on No AD Agent0 Transgress Credits
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1 = 0x00d3, // Stall on No AD Agent1 Transgress Credits
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1 = 0x00d5, // Stall on No BL Agent0 Transgress Credits
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1 = 0x00d7, // Stall on No BL Agent1 Transgress Credits
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_CHA_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_CHA_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_CHA_TOR_INSERTS = 0x0035, // TOR Inserts
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__ALL = 0xc001ff0000ff00ull, // All (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__DDR = 0x400000000ull, // DDR4 Access (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__DDR4 = 0x400000000ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__EVICT = 0x0200ull, // SF/LLC Evictions (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__HIT = 0x100000000ull, // Just Hits (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA = 0xc001ff00000100ull, // All requests from iA Cores
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_CLFLUSH = 0xc8c7ff00000100ull, // CLFlushes issued by iA Cores
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_CLFLUSHOPT = 0xc8d7ff00000100ull, // CLFlushOpts issued by iA Cores (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_CRD = 0xc80fff00000100ull, // CRDs issued by iA Cores
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_CRD_PREF = 0xc88fff00000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_DRD = 0xc817ff00000100ull, // DRds issued by iA Cores (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_DRDPTE = 0xc837ff00000100ull, // DRd PTEs issued by iA Cores (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_DRD_OPT = 0xc827ff00000100ull, // DRd_Opts issued by iA Cores (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_DRD_OPT_PREF = 0xc8a7ff00000100ull, // DRd_Opt_Prefs issued by iA Cores (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_DRD_PREF = 0xc897ff00000100ull, // DRd_Prefs issued by iA Cores
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT = 0xc001fd00000100ull, // All requests from iA Cores that Hit the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_CRD = 0xc80ffd00000100ull, // CRds issued by iA Cores that Hit the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_CRD_PREF = 0xc88ffd00000100ull, // CRd_Prefs issued by iA Cores that hit the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_DRD = 0xc817fd00000100ull, // DRds issued by iA Cores that Hit the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_DRDPTE = 0xc837fd00000100ull, // DRd PTEs issued by iA Cores that Hit the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_DRD_OPT = 0xc827fd00000100ull, // DRd_Opts issued by iA Cores that hit the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_DRD_OPT_PREF = 0xc8a7fd00000100ull, // DRd_Opt_Prefs issued by iA Cores that hit the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_DRD_PREF = 0xc897fd00000100ull, // DRd_Prefs issued by iA Cores that Hit the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_ITOM = 0xcc47fd00000100ull, // ItoMs issued by iA Cores that Hit LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_LLCPREFCODE = 0xcccffd00000100ull, // LLCPrefCode issued by iA Cores that hit the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_LLCPREFCRD = 0xcccffd00000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_LLCPREFDATA = 0xccd7fd00000100ull, // LLCPrefData issued by iA Cores that hit the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_LLCPREFDRD = 0xccd7fd00000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_LLCPREFRFO = 0xccc7fd00000100ull, // LLCPrefRFO issued by iA Cores that hit the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_RFO = 0xc807fd00000100ull, // RFOs issued by iA Cores that Hit the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_RFO_PREF = 0xc887fd00000100ull, // RFO_Prefs issued by iA Cores that Hit the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_HIT_SPECITOM = 0xcc57fd00000100ull, // SpecItoMs issued by iA Cores that hit in the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_ITOM = 0xcc47ff00000100ull, // ItoMs issued by iA Cores (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_ITOMCACHENEAR = 0xcd47ff00000100ull, // ItoMCacheNears issued by iA Cores (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_LLCPREFCODE = 0xcccfff00000100ull, // LLCPrefCode issued by iA Cores (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_LLCPREFDATA = 0xccd7ff00000100ull, // LLCPrefData issued by iA Cores
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_LLCPREFRFO = 0xccc7ff00000100ull, // LLCPrefRFO issued by iA Cores
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS = 0xc001fe00000100ull, // All requests from iA Cores that Missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_CRD = 0xc80ffe00000100ull, // CRds issued by iA Cores that Missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_CRD_LOCAL = 0xc80efe00000100ull, // CRd issued by iA Cores that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_CRD_PREF = 0xc88ffe00000100ull, // CRd_Prefs issued by iA Cores that Missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_CRD_PREF_LOCAL = 0xc88efe00000100ull, // CRd_Prefs issued by iA Cores that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_CRD_PREF_REMOTE = 0xc88f7e00000100ull, // CRd_Prefs issued by iA Cores that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_CRD_REMOTE = 0xc80f7e00000100ull, // CRd issued by iA Cores that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD = 0xc817fe00000100ull, // DRds issued by iA Cores that Missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRDPTE = 0xc837fe00000100ull, // DRd PTEs issued by iA Cores that Missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_DDR = 0xc8178600000100ull, // DRds issued by iA Cores targeting DDR Mem that Missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_LOCAL = 0xc816fe00000100ull, // DRds issued by iA Cores that Missed the LLC - HOMed locally
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_LOCAL_DDR = 0xc8168600000100ull, // DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_LOCAL_PMM = 0xc8168a00000100ull, // DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_OPT = 0xc827fe00000100ull, // DRd_Opt issued by iA Cores that missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_OPT_PREF = 0xc8a7fe00000100ull, // DRd_Opt_Prefs issued by iA Cores that missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_PMM = 0xc8178a00000100ull, // DRds issued by iA Cores targeting PMM Mem that Missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_PREF = 0xc897fe00000100ull, // DRd_Prefs issued by iA Cores that Missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_PREF_DDR = 0xc8978600000100ull, // DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_PREF_LOCAL = 0xc896fe00000100ull, // TBD
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_PREF_LOCAL_DDR = 0xc8968600000100ull, // DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_PREF_LOCAL_PMM = 0xc8968a00000100ull, // DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_PREF_PMM = 0xc8978a00000100ull, // DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_PREF_REMOTE = 0xc8977e00000100ull, // TBD
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_PREF_REMOTE_DDR = 0xc8970600000100ull, // DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_PREF_REMOTE_PMM = 0xc8970a00000100ull, // DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_REMOTE = 0xc8177e00000100ull, // DRds issued by iA Cores that Missed the LLC - HOMed remotely
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_REMOTE_DDR = 0xc8170600000100ull, // DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_DRD_REMOTE_PMM = 0xc8170a00000100ull, // DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_FULL_STREAMING_WR = 0xc867fe00000100ull, // TBD
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_FULL_STREAMING_WR_DDR = 0xc8678600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_FULL_STREAMING_WR_DRAM = 0xc8678600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_FULL_STREAMING_WR_LOCAL_DDR = 0xc8668600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_FULL_STREAMING_WR_LOCAL_DRAM = 0xc8668600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_FULL_STREAMING_WR_LOCAL_PMM = 0xc8668a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_FULL_STREAMING_WR_PMM = 0xc8678a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_FULL_STREAMING_WR_REMOTE_DDR = 0xc8670600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_FULL_STREAMING_WR_REMOTE_DRAM = 0xc8670600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_FULL_STREAMING_WR_REMOTE_PMM = 0xc8670a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_ITOM = 0xcc47fe00000100ull, // ItoMs issued by iA Cores that Missed LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_LLCPREFCODE = 0xcccffe00000100ull, // LLCPrefCode issued by iA Cores that missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_LLCPREFDATA = 0xccd7fe00000100ull, // LLCPrefData issued by iA Cores that missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_LLCPREFRFO = 0xccc7fe00000100ull, // LLCPrefRFO issued by iA Cores that missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_LOCAL_WCILF_DDR = 0xc8668600000100ull, // WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_LOCAL_WCILF_PMM = 0xc8668a00000100ull, // WCiLFs issued by iA Cores targeting PMM that missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_LOCAL_WCIL_DDR = 0xc86e8600000100ull, // WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_LOCAL_WCIL_PMM = 0xc86e8a00000100ull, // WCiLs issued by iA Cores targeting PMM that missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_PARTIAL_STREAMING_WR = 0xc86ffe00000100ull, // TBD
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_PARTIAL_STREAMING_WR_DDR = 0xc86f8600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_PARTIAL_STREAMING_WR_DRAM = 0xc86f8600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_PARTIAL_STREAMING_WR_LOCAL_DDR = 0xc86e8600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_PARTIAL_STREAMING_WR_LOCAL_DRAM = 0xc86e8600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_PARTIAL_STREAMING_WR_LOCAL_PMM = 0xc86e8a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_PARTIAL_STREAMING_WR_PMM = 0xc86f8a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_PARTIAL_STREAMING_WR_REMOTE_DDR = 0xc86f0600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_PARTIAL_STREAMING_WR_REMOTE_DRAM = 0xc86f0600000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_PARTIAL_STREAMING_WR_REMOTE_PMM = 0xc86f0a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_REMOTE_WCILF_DDR = 0xc8670600000100ull, // WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_REMOTE_WCILF_PMM = 0xc8670a00000100ull, // WCiLFs issued by iA Cores targeting PMM that missed the LLC - HOMed remote memory (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_REMOTE_WCIL_DDR = 0xc86f0600000100ull, // WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_REMOTE_WCIL_PMM = 0xc86f0a00000100ull, // WCiLs issued by iA Cores targeting PMM that missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_RFO = 0xc807fe00000100ull, // RFOs issued by iA Cores that Missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_RFO_LOCAL = 0xc806fe00000100ull, // RFOs issued by iA Cores that Missed the LLC - HOMed locally
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_RFO_PREF = 0xc887fe00000100ull, // RFO_Prefs issued by iA Cores that Missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_RFO_PREF_LOCAL = 0xc886fe00000100ull, // RFO_Prefs issued by iA Cores that Missed the LLC - HOMed locally
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_RFO_PREF_REMOTE = 0xc8877e00000100ull, // RFO_Prefs issued by iA Cores that Missed the LLC - HOMed remotely
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_RFO_REMOTE = 0xc8077e00000100ull, // RFOs issued by iA Cores that Missed the LLC - HOMed remotely
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_SPECITOM = 0xcc57fe00000100ull, // SpecItoMs issued by iA Cores that missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_UCRDF = 0xc877de00000100ull, // UCRdFs issued by iA Cores that Missed LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_WCIL = 0xc86ffe00000100ull, // WCiLs issued by iA Cores that Missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_WCILF = 0xc867fe00000100ull, // WCiLF issued by iA Cores that Missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_WCILF_DDR = 0xc8678600000100ull, // WCiLFs issued by iA Cores targeting DDR that missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_WCILF_PMM = 0xc8678a00000100ull, // WCiLFs issued by iA Cores targeting PMM that missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_WCIL_DDR = 0xc86f8600000100ull, // WCiLs issued by iA Cores targeting DDR that missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_WCIL_PMM = 0xc86f8a00000100ull, // WCiLs issued by iA Cores targeting PMM that missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_MISS_WIL = 0xc87fde00000100ull, // WiLs issued by iA Cores that Missed LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_RFO = 0xc807ff00000100ull, // RFOs issued by iA Cores
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_RFO_PREF = 0xc887ff00000100ull, // RFO_Prefs issued by iA Cores
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_SPECITOM = 0xcc57ff00000100ull, // SpecItoMs issued by iA Cores
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_WBEFTOE = 0xcc3fff00000100ull, // WBEFtoEs issued by an IA Core.  Non Modified Write Backs (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_WBEFTOI = 0xcc37ff00000100ull, // WBEFtoIs issued by an IA Core.  Non Modified Write Backs (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_WBMTOE = 0xcc2fff00000100ull, // WBMtoEs issued by an IA Core.  Non Modified Write Backs (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_WBMTOI = 0xcc27ff00000100ull, // WbMtoIs issued by an iA Cores. Modified Write Backs (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_WBSTOI = 0xcc67ff00000100ull, // WBStoIs issued by an IA Core.  Non Modified Write Backs (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_WCIL = 0xc86fff00000100ull, // WCiLs issued by iA Cores (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IA_WCILF = 0xc867ff00000100ull, // WCiLF issued by iA Cores (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO = 0xc001ff00000400ull, // All requests from IO Devices
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_CLFLUSH = 0xc8c3ff00000400ull, // CLFlushes issued by IO Devices (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_HIT = 0xc001fd00000400ull, // All requests from IO Devices that hit the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_HIT_ITOM = 0xcc43fd00000400ull, // ItoMs issued by IO Devices that Hit the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_HIT_ITOMCACHENEAR = 0xcd43fd00000400ull, // ItoMCacheNears
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_HIT_PCIRDCUR = 0xc8f3fd00000400ull, // PCIRdCurs issued by IO Devices that hit the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_HIT_RFO = 0xc803fd00000400ull, // RFOs issued by IO Devices that hit the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_ITOM = 0xcc43ff00000400ull, // ItoMs issued by IO Devices
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_ITOMCACHENEAR = 0xcd43ff00000400ull, // ItoMCacheNears
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_ITOMCACHENEAR_LOCAL = 0xcd42ff00000400ull, // ItoMCacheNears
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_ITOMCACHENEAR_REMOTE = 0xcd437f00000400ull, // ItoMCacheNears
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_ITOM_LOCAL = 0xcc42ff00000400ull, // ItoMs issued by IO Devices to locally HOMed memory
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_ITOM_REMOTE = 0xcc437f00000400ull, // ItoMs issued by IO Devices to remotely HOMed memory
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_MISS = 0xc001fe00000400ull, // All requests from IO Devices that missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_MISS_ITOM = 0xcc43fe00000400ull, // ItoMs issued by IO Devices that missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_MISS_ITOMCACHENEAR = 0xcd43fe00000400ull, // ItoMCacheNears
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_MISS_PCIRDCUR = 0xc8f3fe00000400ull, // PCIRdCurs issued by IO Devices that missed the LLC
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_MISS_RFO = 0xc803fe00000400ull, // RFOs issued by IO Devices that missed the LLC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_PCIRDCUR = 0xc8f3ff00000400ull, // PCIRdCurs issued by IO Devices
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_RFO = 0xc803ff00000400ull, // RFOs issued by IO Devices (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IO_WBMTOI = 0xcc23ff00000400ull, // WbMtoIs issued by IO Devices (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IPQ = 0x0800ull, // IPQ (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IRQ_IA = 0x0100ull, // IRQ - iA (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__IRQ_NON_IA = 0x1000ull, // IRQ - Non iA (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__ISOC = 0x200000000000000ull, // Just ISOC (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__LOCAL_TGT = 0x8000000000ull, // Just Local Targets (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__LOC_ALL = 0xc000ff00000500ull, // All from Local iA and IO (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__LOC_IA = 0xc000ff00000100ull, // All from Local iA (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__LOC_IO = 0xc000ff00000400ull, // All from Local IO (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__MATCH_OPC = 0x20000000000ull, // Match the Opcode in b[29:19] of the extended umask field (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__MISS = 0x200000000ull, // Just Misses (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__MMCFG = 0x2000000000ull, // MMCFG Access (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__NEARMEM = 0x40000000000000ull, // Just NearMem (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__NONCOH = 0x100000000000000ull, // Just NonCoherent (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__NOT_NEARMEM = 0x80000000000000ull, // Just NotNearMem (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__PMM = 0x800000000ull, // PMM Access (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__PREMORPH_OPC = 0x40000000000ull, // Match the PreMorphed Opcode in b[29:19] of the extended umask field (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__PRQ_IOSF = 0x0400ull, // PRQ - IOSF (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__PRQ_NON_IOSF = 0x2000ull, // PRQ - Non IOSF (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__REMOTE_TGT = 0x10000000000ull, // Just Remote Targets (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__RRQ = 0x4000ull, // RRQ (experimental)
		UNC_CHA_TOR_INSERTS__MASK__ICX_UNC_CHA_TOR_INSERTS__WBQ = 0x8000ull, // WBQ (experimental)
		UNC_CHA_TOR_OCCUPANCY = 0x0036, // TOR Occupancy
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__DDR = 0x400000000ull, // DDR4 Access (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__EVICT = 0x0200ull, // SF/LLC Evictions (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__HIT = 0x100000000ull, // Just Hits (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA = 0xc001ff00000100ull, // All requests from iA Cores
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_CLFLUSH = 0xc8c7ff00000100ull, // CLFlushes issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_CLFLUSHOPT = 0xc8d7ff00000100ull, // CLFlushOpts issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_CRD = 0xc80fff00000100ull, // CRDs issued by iA Cores
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_CRD_PREF = 0xc88fff00000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_DRD = 0xc817ff00000100ull, // DRds issued by iA Cores
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_DRDPTE = 0xc837ff00000100ull, // DRdPte issued by iA Cores due to a page walk (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_DRD_OPT = 0xc827ff00000100ull, // DRd_Opts issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_DRD_OPT_PREF = 0xc8a7ff00000100ull, // DRd_Opt_Prefs issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_DRD_PREF = 0xc897ff00000100ull, // DRd_Prefs issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT = 0xc001fd00000100ull, // All requests from iA Cores that Hit the LLC
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_CRD = 0xc80ffd00000100ull, // CRds issued by iA Cores that Hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_CRD_PREF = 0xc88ffd00000100ull, // CRd_Prefs issued by iA Cores that hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_DRD = 0xc817fd00000100ull, // DRds issued by iA Cores that Hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_DRDPTE = 0xc837fd00000100ull, // DRdPte issued by iA Cores due to a page walk that hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_DRD_OPT = 0xc827fd00000100ull, // DRd_Opts issued by iA Cores that hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_DRD_OPT_PREF = 0xc8a7fd00000100ull, // DRd_Opt_Prefs issued by iA Cores that hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_DRD_PREF = 0xc897fd00000100ull, // DRd_Prefs issued by iA Cores that Hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_ITOM = 0xcc47fd00000100ull, // ItoMs issued by iA Cores that Hit LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_LLCPREFCODE = 0xcccffd00000100ull, // LLCPrefCode issued by iA Cores that hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_LLCPREFDATA = 0xccd7fd00000100ull, // LLCPrefData issued by iA Cores that hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_LLCPREFRFO = 0xccc7fd00000100ull, // LLCPrefRFO issued by iA Cores that hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_RFO = 0xc807fd00000100ull, // RFOs issued by iA Cores that Hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_HIT_RFO_PREF = 0xc887fd00000100ull, // RFO_Prefs issued by iA Cores that Hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_ITOM = 0xcc47ff00000100ull, // ItoMs issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_ITOMCACHENEAR = 0xcd47ff00000100ull, // ItoMCacheNears issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_LLCPREFCODE = 0xcccfff00000100ull, // LLCPrefCode issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_LLCPREFDATA = 0xccd7ff00000100ull, // LLCPrefData issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_LLCPREFRFO = 0xccc7ff00000100ull, // LLCPrefRFO issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS = 0xc001fe00000100ull, // All requests from iA Cores that Missed the LLC
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_CRD = 0xc80ffe00000100ull, // CRds issued by iA Cores that Missed the LLC
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_CRD_LOCAL = 0xc80efe00000100ull, // CRd issued by iA Cores that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_CRD_PREF = 0xc88ffe00000100ull, // CRd_Prefs issued by iA Cores that Missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_CRD_PREF_LOCAL = 0xc88efe00000100ull, // CRd_Prefs issued by iA Cores that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_CRD_PREF_REMOTE = 0xc88f7e00000100ull, // CRd_Prefs issued by iA Cores that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_CRD_REMOTE = 0xc80f7e00000100ull, // CRd issued by iA Cores that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD = 0xc817fe00000100ull, // DRds issued by iA Cores that Missed the LLC
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRDPTE = 0xc837fe00000100ull, // DRdPte issued by iA Cores due to a page walk that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_DDR = 0xc8178600000100ull, // DRds issued by iA Cores targeting DDR Mem that Missed the LLC
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_LOCAL = 0xc816fe00000100ull, // DRds issued by iA Cores that Missed the LLC - HOMed locally
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_LOCAL_DDR = 0xc8168600000100ull, // DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_LOCAL_PMM = 0xc8168a00000100ull, // DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_OPT = 0xc827fe00000100ull, // DRd_Opt issued by iA Cores that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_OPT_PREF = 0xc8a7fe00000100ull, // DRd_Opt_Prefs issued by iA Cores that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_PMM = 0xc8178a00000100ull, // DRds issued by iA Cores targeting PMM Mem that Missed the LLC
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_PREF = 0xc897fe00000100ull, // DRd_Prefs issued by iA Cores that Missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_PREF_DDR = 0xc8978600000100ull, // DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_PREF_LOCAL = 0xc896fe00000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_PREF_LOCAL_DDR = 0xc8968600000100ull, // DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_PREF_LOCAL_PMM = 0xc8968a00000100ull, // DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_PREF_PMM = 0xc8978a00000100ull, // DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_PREF_REMOTE = 0xc8977e00000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_PREF_REMOTE_DDR = 0xc8970600000100ull, // DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_PREF_REMOTE_PMM = 0xc8970a00000100ull, // DRd_Prefs issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_REMOTE = 0xc8177e00000100ull, // DRds issued by iA Cores that Missed the LLC - HOMed remotely
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_REMOTE_DDR = 0xc8170600000100ull, // DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_DRD_REMOTE_PMM = 0xc8170a00000100ull, // DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_FULL_STREAMING_WR = 0xc867fe00000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_FULL_STREAMING_WR_DDR = 0xc8678600000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_FULL_STREAMING_WR_LOCAL_DDR = 0xc8668600000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_FULL_STREAMING_WR_LOCAL_PMM = 0xc8668a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_FULL_STREAMING_WR_PMM = 0xc8678a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_FULL_STREAMING_WR_REMOTE_DDR = 0xc8670600000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_FULL_STREAMING_WR_REMOTE_PMM = 0xc8670a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_ITOM = 0xcc47fe00000100ull, // ItoMs issued by iA Cores that Missed LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_LLCPREFCODE = 0xcccffe00000100ull, // LLCPrefCode issued by iA Cores that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_LLCPREFDATA = 0xccd7fe00000100ull, // LLCPrefData issued by iA Cores that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_LLCPREFRFO = 0xccc7fe00000100ull, // LLCPrefRFO issued by iA Cores that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_LOCAL_WCILF_DDR = 0xc8668600000100ull, // WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_LOCAL_WCILF_PMM = 0xc8668a00000100ull, // WCiLFs issued by iA Cores targeting PMM that missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_LOCAL_WCIL_DDR = 0xc86e8600000100ull, // WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_LOCAL_WCIL_PMM = 0xc86e8a00000100ull, // WCiLs issued by iA Cores targeting PMM that missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_PARTIAL_STREAMING_WR = 0xc86ffe00000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_PARTIAL_STREAMING_WR_DDR = 0xc86f8600000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_PARTIAL_STREAMING_WR_LOCAL_DDR = 0xc86e8600000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_PARTIAL_STREAMING_WR_LOCAL_PMM = 0xc86e8a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_PARTIAL_STREAMING_WR_PMM = 0xc86f8a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_PARTIAL_STREAMING_WR_REMOTE_DDR = 0xc86f0600000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_PARTIAL_STREAMING_WR_REMOTE_PMM = 0xc86f0a00000100ull, // TBD (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_REMOTE_WCILF_DDR = 0xc8670600000100ull, // WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_REMOTE_WCILF_PMM = 0xc8670a00000100ull, // WCiLFs issued by iA Cores targeting PMM that missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_REMOTE_WCIL_DDR = 0xc86f0600000100ull, // WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_REMOTE_WCIL_PMM = 0xc86f0a00000100ull, // WCiLs issued by iA Cores targeting PMM that missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_RFO = 0xc807fe00000100ull, // RFOs issued by iA Cores that Missed the LLC
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_RFO_LOCAL = 0xc806fe00000100ull, // RFOs issued by iA Cores that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_RFO_PREF = 0xc887fe00000100ull, // RFO_Prefs issued by iA Cores that Missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_RFO_PREF_LOCAL = 0xc886fe00000100ull, // RFO_Prefs issued by iA Cores that Missed the LLC - HOMed locally (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_RFO_PREF_REMOTE = 0xc8877e00000100ull, // RFO_Prefs issued by iA Cores that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_RFO_REMOTE = 0xc8077e00000100ull, // RFOs issued by iA Cores that Missed the LLC - HOMed remotely (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_SPECITOM = 0xcc57fe00000100ull, // SpecItoMs issued by iA Cores that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_UCRDF = 0xc877de00000100ull, // UCRdFs issued by iA Cores that Missed LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_WCIL = 0xc86ffe00000100ull, // WCiLs issued by iA Cores that Missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_WCILF = 0xc867fe00000100ull, // WCiLF issued by iA Cores that Missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_WCILF_DDR = 0xc8678600000100ull, // WCiLFs issued by iA Cores targeting DDR that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_WCILF_PMM = 0xc8678a00000100ull, // WCiLFs issued by iA Cores targeting PMM that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_WCIL_DDR = 0xc86f8600000100ull, // WCiLs issued by iA Cores targeting DDR that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_WCIL_PMM = 0xc86f8a00000100ull, // WCiLs issued by iA Cores targeting PMM that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_MISS_WIL = 0xc87fde00000100ull, // WiLs issued by iA Cores that Missed LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_RFO = 0xc807ff00000100ull, // RFOs issued by iA Cores
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_RFO_PREF = 0xc887ff00000100ull, // RFO_Prefs issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_SPECITOM = 0xcc57ff00000100ull, // SpecItoMs issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_WBMTOI = 0xcc27ff00000100ull, // WbMtoIs issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_WCIL = 0xc86fff00000100ull, // WCiLs issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IA_WCILF = 0xc867ff00000100ull, // WCiLF issued by iA Cores (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO = 0xc001ff00000400ull, // All requests from IO Devices
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_CLFLUSH = 0xc8c3ff00000400ull, // CLFlushes issued by IO Devices (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_HIT = 0xc001fd00000400ull, // All requests from IO Devices that hit the LLC
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_HIT_ITOM = 0xcc43fd00000400ull, // ItoMs issued by IO Devices that Hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_HIT_ITOMCACHENEAR = 0xcd43fd00000400ull, // ItoMCacheNears
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_HIT_PCIRDCUR = 0xc8f3fd00000400ull, // PCIRdCurs issued by IO Devices that hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_HIT_RFO = 0xc803fd00000400ull, // RFOs issued by IO Devices that hit the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_ITOM = 0xcc43ff00000400ull, // ItoMs issued by IO Devices (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_ITOMCACHENEAR = 0xcd43ff00000400ull, // ItoMCacheNears
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_MISS = 0xc001fe00000400ull, // All requests from IO Devices that missed the LLC
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_MISS_ITOM = 0xcc43fe00000400ull, // ItoMs issued by IO Devices that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_MISS_ITOMCACHENEAR = 0xcd43fe00000400ull, // ItoMCacheNears
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_MISS_PCIRDCUR = 0xc8f3fe00000400ull, // PCIRdCurs issued by IO Devices that missed the LLC
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_MISS_RFO = 0xc803fe00000400ull, // RFOs issued by IO Devices that missed the LLC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_PCIRDCUR = 0xc8f3ff00000400ull, // PCIRdCurs issued by IO Devices
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_RFO = 0xc803ff00000400ull, // RFOs issued by IO Devices (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IO_WBMTOI = 0xcc23ff00000400ull, // WbMtoIs issued by IO Devices (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IPQ = 0x0800ull, // IPQ (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IRQ_IA = 0x0100ull, // IRQ - iA (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__IRQ_NON_IA = 0x1000ull, // IRQ - Non iA (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__ISOC = 0x200000000000000ull, // Just ISOC (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__LOCAL_TGT = 0x8000000000ull, // Just Local Targets (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__LOC_ALL = 0xc000ff00000500ull, // All from Local iA and IO (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__LOC_IA = 0xc000ff00000100ull, // All from Local iA (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__LOC_IO = 0xc000ff00000400ull, // All from Local IO (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__MATCH_OPC = 0x20000000000ull, // Match the Opcode in b[29:19] of the extended umask field (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__MISS = 0x200000000ull, // Just Misses (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__MMCFG = 0x2000000000ull, // MMCFG Access (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__NEARMEM = 0x40000000000000ull, // Just NearMem (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__NONCOH = 0x100000000000000ull, // Just NonCoherent (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__NOT_NEARMEM = 0x80000000000000ull, // Just NotNearMem (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__PMM = 0x800000000ull, // PMM Access (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__PREMORPH_OPC = 0x40000000000ull, // Match the PreMorphed Opcode in b[29:19] of the extended umask field (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__PRQ = 0x0400ull, // PRQ - IOSF (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__PRQ_NON_IOSF = 0x2000ull, // PRQ - Non IOSF (experimental)
		UNC_CHA_TOR_OCCUPANCY__MASK__ICX_UNC_CHA_TOR_OCCUPANCY__REMOTE_TGT = 0x10000000000ull, // Just Remote Targets (experimental)
		UNC_CHA_TxR_HORZ_ADS_USED = 0x00a6, // CMS Horizontal ADS Used
		UNC_CHA_TxR_HORZ_ADS_USED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_TxR_HORZ_ADS_USED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_TxR_HORZ_ADS_USED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_ADS_USED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_TxR_HORZ_ADS_USED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_CHA_TxR_HORZ_ADS_USED__MASK__ICX_UNC_CHA_TXR_HORZ_ADS_USED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_BYPASS = 0x00a7, // CMS Horizontal Bypass Used
		UNC_CHA_TxR_HORZ_BYPASS__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_TxR_HORZ_BYPASS__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_TxR_HORZ_BYPASS__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_BYPASS__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_TxR_HORZ_BYPASS__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_BYPASS__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_TxR_HORZ_BYPASS__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_CHA_TxR_HORZ_BYPASS__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_BYPASS__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_FULL = 0x00a2, // Cycles CMS Horizontal Egress Queue is Full
		UNC_CHA_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_CHA_TXR_HORZ_CYCLES_FULL__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_NE = 0x00a3, // Cycles CMS Horizontal Egress Queue is Not Empty
		UNC_CHA_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_TxR_HORZ_INSERTS = 0x00a1, // CMS Horizontal Egress Inserts
		UNC_CHA_TxR_HORZ_INSERTS__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_TxR_HORZ_INSERTS__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_TxR_HORZ_INSERTS__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_INSERTS__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_TxR_HORZ_INSERTS__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_INSERTS__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_TxR_HORZ_INSERTS__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_CHA_TxR_HORZ_INSERTS__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_INSERTS__MASK__ICX_UNC_CHA_TXR_HORZ_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_TxR_HORZ_NACK = 0x00a4, // CMS Horizontal Egress NACKs
		UNC_CHA_TxR_HORZ_NACK__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_TxR_HORZ_NACK__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_TxR_HORZ_NACK__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_NACK__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_TxR_HORZ_NACK__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_NACK__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_TxR_HORZ_NACK__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_CHA_TxR_HORZ_NACK__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_NACK__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_TxR_HORZ_OCCUPANCY = 0x00a0, // CMS Horizontal Egress Occupancy
		UNC_CHA_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_CHA_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_CHA_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_CHA_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_CHA_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_CHA_TXR_HORZ_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_TxR_HORZ_STARVED = 0x00a5, // CMS Horizontal Egress Injection Starvation
		UNC_CHA_TxR_HORZ_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_STARVED__AD_ALL = 0x0100ull, // AD - All (experimental)
		UNC_CHA_TxR_HORZ_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_STARVED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_STARVED__AK = 0x0200ull, // AK (experimental)
		UNC_CHA_TxR_HORZ_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_STARVED__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_STARVED__BL_ALL = 0x0400ull, // BL - All (experimental)
		UNC_CHA_TxR_HORZ_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_STARVED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_CHA_TxR_HORZ_STARVED__MASK__ICX_UNC_CHA_TXR_HORZ_STARVED__IV = 0x0800ull, // IV (experimental)
		UNC_CHA_TxR_VERT_ADS_USED = 0x009c, // CMS Vertical ADS Used
		UNC_CHA_TxR_VERT_ADS_USED__MASK__ICX_UNC_CHA_TXR_VERT_ADS_USED__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_ADS_USED__MASK__ICX_UNC_CHA_TXR_VERT_ADS_USED__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_ADS_USED__MASK__ICX_UNC_CHA_TXR_VERT_ADS_USED__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_ADS_USED__MASK__ICX_UNC_CHA_TXR_VERT_ADS_USED__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_BYPASS = 0x009d, // CMS Vertical ADS Used
		UNC_CHA_TxR_VERT_BYPASS__MASK__ICX_UNC_CHA_TXR_VERT_BYPASS__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_BYPASS__MASK__ICX_UNC_CHA_TXR_VERT_BYPASS__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_BYPASS__MASK__ICX_UNC_CHA_TXR_VERT_BYPASS__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_BYPASS__MASK__ICX_UNC_CHA_TXR_VERT_BYPASS__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_BYPASS__MASK__ICX_UNC_CHA_TXR_VERT_BYPASS__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_BYPASS__MASK__ICX_UNC_CHA_TXR_VERT_BYPASS__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_BYPASS__MASK__ICX_UNC_CHA_TXR_VERT_BYPASS__IV_AG1 = 0x0800ull, // IV - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_BYPASS_1 = 0x009e, // CMS Vertical ADS Used
		UNC_CHA_TxR_VERT_BYPASS_1__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_FULL1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_BYPASS_1__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_FULL1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_FULL0 = 0x0094, // Cycles CMS Vertical Egress Queue Is Full
		UNC_CHA_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_FULL1 = 0x0095, // Cycles CMS Vertical Egress Queue Is Full
		UNC_CHA_TxR_VERT_CYCLES_FULL1__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_FULL1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_FULL1__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_FULL1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_NE0 = 0x0096, // Cycles CMS Vertical Egress Queue Is Not Empty
		UNC_CHA_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_CHA_TXR_VERT_CYCLES_NE0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_NE1 = 0x0097, // Cycles CMS Vertical Egress Queue Is Not Empty
		UNC_CHA_TxR_VERT_CYCLES_NE1__MASK__ICX_UNC_CHA_TXR_VERT_INSERTS1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_CYCLES_NE1__MASK__ICX_UNC_CHA_TXR_VERT_INSERTS1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_INSERTS0 = 0x0092, // CMS Vert Egress Allocations
		UNC_CHA_TxR_VERT_INSERTS0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_INSERTS0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_INSERTS0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_INSERTS0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_INSERTS0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_INSERTS0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_INSERTS0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_INSERTS1 = 0x0093, // CMS Vert Egress Allocations
		UNC_CHA_TxR_VERT_INSERTS1__MASK__ICX_UNC_CHA_TXR_VERT_INSERTS1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_INSERTS1__MASK__ICX_UNC_CHA_TXR_VERT_INSERTS1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_NACK0 = 0x0098, // CMS Vertical Egress NACKs
		UNC_CHA_TxR_VERT_NACK0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_NACK0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_NACK0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_NACK0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_NACK0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_NACK0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_NACK0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__IV_AG0 = 0x0800ull, // IV (experimental)
		UNC_CHA_TxR_VERT_NACK1 = 0x0099, // CMS Vertical Egress NACKs
		UNC_CHA_TxR_VERT_NACK1__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_NACK1__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_OCCUPANCY0 = 0x0090, // CMS Vert Egress Occupancy
		UNC_CHA_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_OCCUPANCY1 = 0x0091, // CMS Vert Egress Occupancy
		UNC_CHA_TxR_VERT_OCCUPANCY1__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_OCCUPANCY1__MASK__ICX_UNC_CHA_TXR_VERT_OCCUPANCY1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_STARVED0 = 0x009a, // CMS Vertical Egress Injection Starvation
		UNC_CHA_TxR_VERT_STARVED0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_STARVED0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_STARVED0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_STARVED0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_STARVED0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_STARVED0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_STARVED0__MASK__ICX_UNC_CHA_TXR_VERT_STARVED0__IV_AG0 = 0x0800ull, // IV (experimental)
		UNC_CHA_TxR_VERT_STARVED1 = 0x009b, // CMS Vertical Egress Injection Starvation
		UNC_CHA_TxR_VERT_STARVED1__MASK__ICX_UNC_CHA_TXR_VERT_STARVED1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_CHA_TxR_VERT_STARVED1__MASK__ICX_UNC_CHA_TXR_VERT_STARVED1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_CHA_TxR_VERT_STARVED1__MASK__ICX_UNC_CHA_TXR_VERT_STARVED1__TGC = 0x0400ull, // AKC - Agent 0 (experimental)
		UNC_CHA_VERT_RING_AD_IN_USE = 0x00b0, // Vertical AD Ring In Use
		UNC_CHA_VERT_RING_AD_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_AKC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_CHA_VERT_RING_AD_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_AKC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_CHA_VERT_RING_AD_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_AKC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_CHA_VERT_RING_AD_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_AKC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_CHA_VERT_RING_AKC_IN_USE = 0x00b4, // Vertical AKC Ring In Use
		UNC_CHA_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_AKC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_CHA_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_AKC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_CHA_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_AKC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_CHA_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_AKC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_CHA_VERT_RING_AK_IN_USE = 0x00b1, // Vertical AK Ring In Use
		UNC_CHA_VERT_RING_AK_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_BL_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_CHA_VERT_RING_AK_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_BL_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_CHA_VERT_RING_AK_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_BL_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_CHA_VERT_RING_AK_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_BL_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_CHA_VERT_RING_BL_IN_USE = 0x00b2, // Vertical BL Ring in Use
		UNC_CHA_VERT_RING_BL_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_BL_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_CHA_VERT_RING_BL_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_BL_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_CHA_VERT_RING_BL_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_BL_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_CHA_VERT_RING_BL_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_BL_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_CHA_VERT_RING_IV_IN_USE = 0x00b3, // Vertical IV Ring in Use
		UNC_CHA_VERT_RING_IV_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_IV_IN_USE__DN = 0x0400ull, // Down (experimental)
		UNC_CHA_VERT_RING_IV_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_IV_IN_USE__UP = 0x0100ull, // Up (experimental)
		UNC_CHA_VERT_RING_TGC_IN_USE = 0x00b5, // Vertical TGC Ring In Use
		UNC_CHA_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_TGC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_CHA_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_TGC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_CHA_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_TGC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_CHA_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_CHA_VERT_RING_TGC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_CHA_WB_PUSH_MTOI = 0x0056, // WbPushMtoI
		UNC_CHA_WB_PUSH_MTOI__MASK__ICX_UNC_CHA_WB_PUSH_MTOI__LLC = 0x0100ull, // Pushed to LLC (experimental)
		UNC_CHA_WB_PUSH_MTOI__MASK__ICX_UNC_CHA_WB_PUSH_MTOI__MEM = 0x0200ull, // Pushed to Memory (experimental)
		UNC_CHA_WRITE_NO_CREDITS = 0x005a, // CHA iMC CHNx WRITE Credits Empty
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC0 = 0x0100ull, // MC0 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC1 = 0x0200ull, // MC1 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC10 = 0x400000000ull, // MC10 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC11 = 0x800000000ull, // MC11 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC12 = 0x1000000000ull, // MC12 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC13 = 0x2000000000ull, // MC13 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC2 = 0x0400ull, // MC2 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC3 = 0x0800ull, // MC3 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC4 = 0x1000ull, // MC4 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC5 = 0x2000ull, // MC5 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC6 = 0x4000ull, // MC6 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC7 = 0x8000ull, // MC7 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC8 = 0x100000000ull, // MC8 (experimental)
		UNC_CHA_WRITE_NO_CREDITS__MASK__ICX_UNC_CHA_WRITE_NO_CREDITS__MC9 = 0x200000000ull, // MC9 (experimental)
		UNC_CHA_XPT_PREF = 0x006f, // XPT Prefetches
		UNC_CHA_XPT_PREF__MASK__ICX_UNC_CHA_XPT_PREF__DROP0_CONFLICT = 0x0800ull, // Dropped (on 0?) - Conflict (experimental)
		UNC_CHA_XPT_PREF__MASK__ICX_UNC_CHA_XPT_PREF__DROP0_NOCRD = 0x0400ull, // Dropped (on 0?) - No Credits (experimental)
		UNC_CHA_XPT_PREF__MASK__ICX_UNC_CHA_XPT_PREF__DROP1_CONFLICT = 0x8000ull, // Dropped (on 1?) - Conflict (experimental)
		UNC_CHA_XPT_PREF__MASK__ICX_UNC_CHA_XPT_PREF__DROP1_NOCRD = 0x4000ull, // Dropped (on 1?) - No Credits (experimental)
		UNC_CHA_XPT_PREF__MASK__ICX_UNC_CHA_XPT_PREF__SENT0 = 0x0100ull, // Sent (on 0?) (experimental)
		UNC_CHA_XPT_PREF__MASK__ICX_UNC_CHA_XPT_PREF__SENT1 = 0x1000ull, // Sent (on 1?) (experimental)
		
	};
};

namespace icx_unc_cha = optkit::intel::icx_unc_cha;

#undef INTEL_X86_EDGE_BIT
#undef INTEL_X86_ANY_BIT
#undef INTEL_X86_INV_BIT
#undef INTEL_X86_CMASK_BIT
#undef INTEL_X86_MOD_EDGE
#undef INTEL_X86_MOD_ANY
#undef INTEL_X86_MOD_INV
