// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/09/2023 20:24:41"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fetch_test (
	clk1,
	clk2,
	reset_n,
	x,
	y);
input 	clk1;
input 	clk2;
input 	reset_n;
input 	[31:0] x;
output 	[31:0] y;

// Design Ports Information
// y[0]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[4]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[5]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[6]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[7]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[8]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[9]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[10]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[11]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[12]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[13]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[15]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[16]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[17]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[18]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[19]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[20]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[21]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[22]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[23]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[24]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[25]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[26]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[27]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[28]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[29]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[30]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[31]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk2	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk1	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[0]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[2]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[4]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[5]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[7]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[8]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[9]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[10]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[11]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[12]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[13]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[14]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[15]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[16]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[17]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[18]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[19]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[20]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[21]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[22]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[23]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[24]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[25]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[26]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[27]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[28]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[29]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[30]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[31]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk2~input_o ;
wire \clk2~inputCLKENA0_outclk ;
wire \reset_n~input_o ;
wire \clk1~input_o ;
wire \clk1~inputCLKENA0_outclk ;
wire \x[0]~input_o ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \i[3]~DUPLICATE_q ;
wire \i[4]~DUPLICATE_q ;
wire \i[5]~DUPLICATE_q ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \x[1]~input_o ;
wire \x[2]~input_o ;
wire \x_reg[2]~feeder_combout ;
wire \x[3]~input_o ;
wire \x[4]~input_o ;
wire \x[5]~input_o ;
wire \x[6]~input_o ;
wire \x_reg[6]~feeder_combout ;
wire \x[7]~input_o ;
wire \x[8]~input_o ;
wire \x_reg[8]~feeder_combout ;
wire \x[9]~input_o ;
wire \x[10]~input_o ;
wire \x_reg[10]~feeder_combout ;
wire \x[11]~input_o ;
wire \x[12]~input_o ;
wire \x_reg[12]~feeder_combout ;
wire \x[13]~input_o ;
wire \x[14]~input_o ;
wire \x_reg[14]~feeder_combout ;
wire \x[15]~input_o ;
wire \x_reg[15]~feeder_combout ;
wire \x[16]~input_o ;
wire \x[17]~input_o ;
wire \x[18]~input_o ;
wire \x_reg[18]~feeder_combout ;
wire \x[19]~input_o ;
wire \x_reg[19]~feeder_combout ;
wire \x[20]~input_o ;
wire \x[21]~input_o ;
wire \x_reg[21]~feeder_combout ;
wire \x[22]~input_o ;
wire \x_reg[22]~feeder_combout ;
wire \x[23]~input_o ;
wire \x[24]~input_o ;
wire \x_reg[24]~feeder_combout ;
wire \x[25]~input_o ;
wire \x[26]~input_o ;
wire \x_reg[26]~feeder_combout ;
wire \x[27]~input_o ;
wire \x[28]~input_o ;
wire \x[29]~input_o ;
wire \x[30]~input_o ;
wire \x[31]~input_o ;
wire \x_reg[31]~feeder_combout ;
wire \mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \y[0]~reg0feeder_combout ;
wire \mem~1feeder_combout ;
wire \mem~33_combout ;
wire \mem~34_combout ;
wire \mem~1_q ;
wire \mem~0feeder_combout ;
wire \mem~0_q ;
wire \y[0]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a1 ;
wire \y[1]~reg0feeder_combout ;
wire \mem~2_q ;
wire \y[1]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a2 ;
wire \y[2]~reg0feeder_combout ;
wire \mem~3_q ;
wire \y[2]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a3 ;
wire \y[3]~reg0feeder_combout ;
wire \mem~4feeder_combout ;
wire \mem~4_q ;
wire \y[3]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a4 ;
wire \y[4]~reg0feeder_combout ;
wire \mem~5_q ;
wire \y[4]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a5 ;
wire \y[5]~reg0feeder_combout ;
wire \mem~6feeder_combout ;
wire \mem~6_q ;
wire \y[5]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a6 ;
wire \y[6]~reg0feeder_combout ;
wire \mem~7_q ;
wire \y[6]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a7 ;
wire \y[7]~reg0feeder_combout ;
wire \mem~8_q ;
wire \y[7]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a8 ;
wire \y[8]~reg0feeder_combout ;
wire \mem~9feeder_combout ;
wire \mem~9_q ;
wire \y[8]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a9 ;
wire \y[9]~reg0feeder_combout ;
wire \mem~10feeder_combout ;
wire \mem~10_q ;
wire \y[9]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a10 ;
wire \y[10]~reg0feeder_combout ;
wire \mem~11feeder_combout ;
wire \mem~11_q ;
wire \y[10]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a11 ;
wire \y[11]~reg0feeder_combout ;
wire \mem~12feeder_combout ;
wire \mem~12_q ;
wire \y[11]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a12 ;
wire \y[12]~reg0feeder_combout ;
wire \mem~13_q ;
wire \y[12]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a13 ;
wire \y[13]~reg0feeder_combout ;
wire \mem~14feeder_combout ;
wire \mem~14_q ;
wire \y[13]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a14 ;
wire \y[14]~reg0feeder_combout ;
wire \mem~15feeder_combout ;
wire \mem~15_q ;
wire \y[14]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a15 ;
wire \y[15]~reg0feeder_combout ;
wire \mem~16_q ;
wire \y[15]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a16 ;
wire \y[16]~reg0feeder_combout ;
wire \mem~17_q ;
wire \y[16]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a17 ;
wire \y[17]~reg0feeder_combout ;
wire \mem~18feeder_combout ;
wire \mem~18_q ;
wire \y[17]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a18 ;
wire \y[18]~reg0feeder_combout ;
wire \mem~19feeder_combout ;
wire \mem~19_q ;
wire \y[18]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a19 ;
wire \y[19]~reg0feeder_combout ;
wire \mem~20_q ;
wire \y[19]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a20 ;
wire \y[20]~reg0feeder_combout ;
wire \mem~21feeder_combout ;
wire \mem~21_q ;
wire \y[20]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a21 ;
wire \y[21]~reg0feeder_combout ;
wire \mem~22feeder_combout ;
wire \mem~22_q ;
wire \y[21]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a22 ;
wire \y[22]~reg0feeder_combout ;
wire \mem~23_q ;
wire \y[22]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a23 ;
wire \y[23]~reg0feeder_combout ;
wire \mem~24feeder_combout ;
wire \mem~24_q ;
wire \y[23]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a24 ;
wire \y[24]~reg0feeder_combout ;
wire \mem~25_q ;
wire \y[24]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a25 ;
wire \y[25]~reg0feeder_combout ;
wire \mem~26_q ;
wire \y[25]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a26 ;
wire \y[26]~reg0feeder_combout ;
wire \mem~27_q ;
wire \y[26]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a27 ;
wire \y[27]~reg0feeder_combout ;
wire \mem~28feeder_combout ;
wire \mem~28_q ;
wire \y[27]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a28 ;
wire \y[28]~reg0feeder_combout ;
wire \mem~29feeder_combout ;
wire \mem~29_q ;
wire \y[28]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a29 ;
wire \y[29]~reg0feeder_combout ;
wire \mem~30_q ;
wire \y[29]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a30 ;
wire \y[30]~reg0feeder_combout ;
wire \mem~31feeder_combout ;
wire \mem~31_q ;
wire \y[30]~reg0_q ;
wire \mem_rtl_0|auto_generated|ram_block1a31 ;
wire \y[31]~reg0feeder_combout ;
wire \mem~32feeder_combout ;
wire \mem~32_q ;
wire \y[31]~reg0_q ;
wire [7:0] i;
wire [31:0] x_reg;
wire [7:0] j;

wire [39:0] \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mem_rtl_0|auto_generated|ram_block1a1  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mem_rtl_0|auto_generated|ram_block1a2  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mem_rtl_0|auto_generated|ram_block1a3  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mem_rtl_0|auto_generated|ram_block1a4  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mem_rtl_0|auto_generated|ram_block1a5  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mem_rtl_0|auto_generated|ram_block1a6  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mem_rtl_0|auto_generated|ram_block1a7  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \mem_rtl_0|auto_generated|ram_block1a8  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \mem_rtl_0|auto_generated|ram_block1a9  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \mem_rtl_0|auto_generated|ram_block1a10  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \mem_rtl_0|auto_generated|ram_block1a11  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \mem_rtl_0|auto_generated|ram_block1a12  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \mem_rtl_0|auto_generated|ram_block1a13  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \mem_rtl_0|auto_generated|ram_block1a14  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \mem_rtl_0|auto_generated|ram_block1a15  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \mem_rtl_0|auto_generated|ram_block1a16  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \mem_rtl_0|auto_generated|ram_block1a17  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \mem_rtl_0|auto_generated|ram_block1a18  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \mem_rtl_0|auto_generated|ram_block1a19  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \mem_rtl_0|auto_generated|ram_block1a20  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \mem_rtl_0|auto_generated|ram_block1a21  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \mem_rtl_0|auto_generated|ram_block1a22  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \mem_rtl_0|auto_generated|ram_block1a23  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \mem_rtl_0|auto_generated|ram_block1a24  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \mem_rtl_0|auto_generated|ram_block1a25  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \mem_rtl_0|auto_generated|ram_block1a26  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \mem_rtl_0|auto_generated|ram_block1a27  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \mem_rtl_0|auto_generated|ram_block1a28  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \mem_rtl_0|auto_generated|ram_block1a29  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \mem_rtl_0|auto_generated|ram_block1a30  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \mem_rtl_0|auto_generated|ram_block1a31  = \mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \y[0]~output (
	.i(\y[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[0]),
	.obar());
// synopsys translate_off
defparam \y[0]~output .bus_hold = "false";
defparam \y[0]~output .open_drain_output = "false";
defparam \y[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \y[1]~output (
	.i(\y[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[1]),
	.obar());
// synopsys translate_off
defparam \y[1]~output .bus_hold = "false";
defparam \y[1]~output .open_drain_output = "false";
defparam \y[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \y[2]~output (
	.i(\y[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[2]),
	.obar());
// synopsys translate_off
defparam \y[2]~output .bus_hold = "false";
defparam \y[2]~output .open_drain_output = "false";
defparam \y[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \y[3]~output (
	.i(\y[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[3]),
	.obar());
// synopsys translate_off
defparam \y[3]~output .bus_hold = "false";
defparam \y[3]~output .open_drain_output = "false";
defparam \y[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \y[4]~output (
	.i(\y[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[4]),
	.obar());
// synopsys translate_off
defparam \y[4]~output .bus_hold = "false";
defparam \y[4]~output .open_drain_output = "false";
defparam \y[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \y[5]~output (
	.i(\y[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[5]),
	.obar());
// synopsys translate_off
defparam \y[5]~output .bus_hold = "false";
defparam \y[5]~output .open_drain_output = "false";
defparam \y[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \y[6]~output (
	.i(\y[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[6]),
	.obar());
// synopsys translate_off
defparam \y[6]~output .bus_hold = "false";
defparam \y[6]~output .open_drain_output = "false";
defparam \y[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \y[7]~output (
	.i(\y[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[7]),
	.obar());
// synopsys translate_off
defparam \y[7]~output .bus_hold = "false";
defparam \y[7]~output .open_drain_output = "false";
defparam \y[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \y[8]~output (
	.i(\y[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[8]),
	.obar());
// synopsys translate_off
defparam \y[8]~output .bus_hold = "false";
defparam \y[8]~output .open_drain_output = "false";
defparam \y[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \y[9]~output (
	.i(\y[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[9]),
	.obar());
// synopsys translate_off
defparam \y[9]~output .bus_hold = "false";
defparam \y[9]~output .open_drain_output = "false";
defparam \y[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \y[10]~output (
	.i(\y[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[10]),
	.obar());
// synopsys translate_off
defparam \y[10]~output .bus_hold = "false";
defparam \y[10]~output .open_drain_output = "false";
defparam \y[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \y[11]~output (
	.i(\y[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[11]),
	.obar());
// synopsys translate_off
defparam \y[11]~output .bus_hold = "false";
defparam \y[11]~output .open_drain_output = "false";
defparam \y[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \y[12]~output (
	.i(\y[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[12]),
	.obar());
// synopsys translate_off
defparam \y[12]~output .bus_hold = "false";
defparam \y[12]~output .open_drain_output = "false";
defparam \y[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \y[13]~output (
	.i(\y[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[13]),
	.obar());
// synopsys translate_off
defparam \y[13]~output .bus_hold = "false";
defparam \y[13]~output .open_drain_output = "false";
defparam \y[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \y[14]~output (
	.i(\y[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[14]),
	.obar());
// synopsys translate_off
defparam \y[14]~output .bus_hold = "false";
defparam \y[14]~output .open_drain_output = "false";
defparam \y[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \y[15]~output (
	.i(\y[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[15]),
	.obar());
// synopsys translate_off
defparam \y[15]~output .bus_hold = "false";
defparam \y[15]~output .open_drain_output = "false";
defparam \y[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \y[16]~output (
	.i(\y[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[16]),
	.obar());
// synopsys translate_off
defparam \y[16]~output .bus_hold = "false";
defparam \y[16]~output .open_drain_output = "false";
defparam \y[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \y[17]~output (
	.i(\y[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[17]),
	.obar());
// synopsys translate_off
defparam \y[17]~output .bus_hold = "false";
defparam \y[17]~output .open_drain_output = "false";
defparam \y[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \y[18]~output (
	.i(\y[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[18]),
	.obar());
// synopsys translate_off
defparam \y[18]~output .bus_hold = "false";
defparam \y[18]~output .open_drain_output = "false";
defparam \y[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \y[19]~output (
	.i(\y[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[19]),
	.obar());
// synopsys translate_off
defparam \y[19]~output .bus_hold = "false";
defparam \y[19]~output .open_drain_output = "false";
defparam \y[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \y[20]~output (
	.i(\y[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[20]),
	.obar());
// synopsys translate_off
defparam \y[20]~output .bus_hold = "false";
defparam \y[20]~output .open_drain_output = "false";
defparam \y[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \y[21]~output (
	.i(\y[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[21]),
	.obar());
// synopsys translate_off
defparam \y[21]~output .bus_hold = "false";
defparam \y[21]~output .open_drain_output = "false";
defparam \y[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \y[22]~output (
	.i(\y[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[22]),
	.obar());
// synopsys translate_off
defparam \y[22]~output .bus_hold = "false";
defparam \y[22]~output .open_drain_output = "false";
defparam \y[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \y[23]~output (
	.i(\y[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[23]),
	.obar());
// synopsys translate_off
defparam \y[23]~output .bus_hold = "false";
defparam \y[23]~output .open_drain_output = "false";
defparam \y[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \y[24]~output (
	.i(\y[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[24]),
	.obar());
// synopsys translate_off
defparam \y[24]~output .bus_hold = "false";
defparam \y[24]~output .open_drain_output = "false";
defparam \y[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \y[25]~output (
	.i(\y[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[25]),
	.obar());
// synopsys translate_off
defparam \y[25]~output .bus_hold = "false";
defparam \y[25]~output .open_drain_output = "false";
defparam \y[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \y[26]~output (
	.i(\y[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[26]),
	.obar());
// synopsys translate_off
defparam \y[26]~output .bus_hold = "false";
defparam \y[26]~output .open_drain_output = "false";
defparam \y[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \y[27]~output (
	.i(\y[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[27]),
	.obar());
// synopsys translate_off
defparam \y[27]~output .bus_hold = "false";
defparam \y[27]~output .open_drain_output = "false";
defparam \y[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \y[28]~output (
	.i(\y[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[28]),
	.obar());
// synopsys translate_off
defparam \y[28]~output .bus_hold = "false";
defparam \y[28]~output .open_drain_output = "false";
defparam \y[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \y[29]~output (
	.i(\y[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[29]),
	.obar());
// synopsys translate_off
defparam \y[29]~output .bus_hold = "false";
defparam \y[29]~output .open_drain_output = "false";
defparam \y[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \y[30]~output (
	.i(\y[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[30]),
	.obar());
// synopsys translate_off
defparam \y[30]~output .bus_hold = "false";
defparam \y[30]~output .open_drain_output = "false";
defparam \y[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \y[31]~output (
	.i(\y[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[31]),
	.obar());
// synopsys translate_off
defparam \y[31]~output .bus_hold = "false";
defparam \y[31]~output .open_drain_output = "false";
defparam \y[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \clk2~input (
	.i(clk2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk2~input_o ));
// synopsys translate_off
defparam \clk2~input .bus_hold = "false";
defparam \clk2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \clk2~inputCLKENA0 (
	.inclk(\clk2~input_o ),
	.ena(vcc),
	.outclk(\clk2~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk2~inputCLKENA0 .clock_type = "global clock";
defparam \clk2~inputCLKENA0 .disable_mode = "low";
defparam \clk2~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk2~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk2~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \clk1~input (
	.i(clk1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk1~input_o ));
// synopsys translate_off
defparam \clk1~input .bus_hold = "false";
defparam \clk1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk1~inputCLKENA0 (
	.inclk(\clk1~input_o ),
	.ena(vcc),
	.outclk(\clk1~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk1~inputCLKENA0 .clock_type = "global clock";
defparam \clk1~inputCLKENA0 .disable_mode = "low";
defparam \clk1~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk1~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk1~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \x[0]~input (
	.i(x[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[0]~input_o ));
// synopsys translate_off
defparam \x[0]~input .bus_hold = "false";
defparam \x[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y1_N52
dffeas \x_reg[0] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[0]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[0] .is_wysiwyg = "true";
defparam \x_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( i[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( i[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( i[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( i[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N5
dffeas \i[1] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( i[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( i[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N7
dffeas \i[2] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( i[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( i[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N11
dffeas \i[3] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i[3] .is_wysiwyg = "true";
defparam \i[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( i[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( i[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N14
dffeas \i[4] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i[4] .is_wysiwyg = "true";
defparam \i[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( i[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( i[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N17
dffeas \i[5] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i[5] .is_wysiwyg = "true";
defparam \i[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( i[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( i[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N19
dffeas \i[6] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i[6] .is_wysiwyg = "true";
defparam \i[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( i[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N23
dffeas \i[7] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i[7] .is_wysiwyg = "true";
defparam \i[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N27
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( i[4] & ( (i[3] & (i[0] & i[1])) ) )

	.dataa(gnd),
	.datab(!i[3]),
	.datac(!i[0]),
	.datad(!i[1]),
	.datae(gnd),
	.dataf(!i[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000030003;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N36
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \Equal0~0_combout  & ( i[6] & ( (!i[7] & (i[5] & i[2])) ) ) )

	.dataa(!i[7]),
	.datab(!i[5]),
	.datac(!i[2]),
	.datad(gnd),
	.datae(!\Equal0~0_combout ),
	.dataf(!i[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000000000202;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N2
dffeas \i[0] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y1_N10
dffeas \i[3]~DUPLICATE (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i[3]~DUPLICATE .is_wysiwyg = "true";
defparam \i[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y1_N13
dffeas \i[4]~DUPLICATE (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i[4]~DUPLICATE .is_wysiwyg = "true";
defparam \i[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y1_N16
dffeas \i[5]~DUPLICATE (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(\Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i[5]~DUPLICATE .is_wysiwyg = "true";
defparam \i[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y1_N2
dffeas \j[0] (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[0]),
	.prn(vcc));
// synopsys translate_off
defparam \j[0] .is_wysiwyg = "true";
defparam \j[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( j[0] ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( j[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!j[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N5
dffeas \j[1] (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[1]),
	.prn(vcc));
// synopsys translate_off
defparam \j[1] .is_wysiwyg = "true";
defparam \j[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N3
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( j[1] ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( j[1] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!j[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N8
dffeas \j[2] (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[2]),
	.prn(vcc));
// synopsys translate_off
defparam \j[2] .is_wysiwyg = "true";
defparam \j[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( j[2] ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( j[2] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!j[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N11
dffeas \j[3] (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[3]),
	.prn(vcc));
// synopsys translate_off
defparam \j[3] .is_wysiwyg = "true";
defparam \j[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( j[3] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( j[3] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!j[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N14
dffeas \j[4] (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[4]),
	.prn(vcc));
// synopsys translate_off
defparam \j[4] .is_wysiwyg = "true";
defparam \j[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( j[4] ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( j[4] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!j[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N17
dffeas \j[5] (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[5]),
	.prn(vcc));
// synopsys translate_off
defparam \j[5] .is_wysiwyg = "true";
defparam \j[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( j[5] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( j[5] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!j[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N20
dffeas \j[6] (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[6]),
	.prn(vcc));
// synopsys translate_off
defparam \j[6] .is_wysiwyg = "true";
defparam \j[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( j[6] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!j[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \x[1]~input (
	.i(x[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[1]~input_o ));
// synopsys translate_off
defparam \x[1]~input .bus_hold = "false";
defparam \x[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y1_N5
dffeas \x_reg[1] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[1]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[1] .is_wysiwyg = "true";
defparam \x_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \x[2]~input (
	.i(x[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[2]~input_o ));
// synopsys translate_off
defparam \x[2]~input .bus_hold = "false";
defparam \x[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N9
cyclonev_lcell_comb \x_reg[2]~feeder (
// Equation(s):
// \x_reg[2]~feeder_combout  = ( \x[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[2]~feeder .extended_lut = "off";
defparam \x_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N10
dffeas \x_reg[2] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[2] .is_wysiwyg = "true";
defparam \x_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \x[3]~input (
	.i(x[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[3]~input_o ));
// synopsys translate_off
defparam \x[3]~input .bus_hold = "false";
defparam \x[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y1_N50
dffeas \x_reg[3] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[3]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[3] .is_wysiwyg = "true";
defparam \x_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \x[4]~input (
	.i(x[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[4]~input_o ));
// synopsys translate_off
defparam \x[4]~input .bus_hold = "false";
defparam \x[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y1_N8
dffeas \x_reg[4] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[4]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[4] .is_wysiwyg = "true";
defparam \x_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \x[5]~input (
	.i(x[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[5]~input_o ));
// synopsys translate_off
defparam \x[5]~input .bus_hold = "false";
defparam \x[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y1_N16
dffeas \x_reg[5] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[5]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[5] .is_wysiwyg = "true";
defparam \x_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \x[6]~input (
	.i(x[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[6]~input_o ));
// synopsys translate_off
defparam \x[6]~input .bus_hold = "false";
defparam \x[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N51
cyclonev_lcell_comb \x_reg[6]~feeder (
// Equation(s):
// \x_reg[6]~feeder_combout  = \x[6]~input_o 

	.dataa(!\x[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[6]~feeder .extended_lut = "off";
defparam \x_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \x_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N53
dffeas \x_reg[6] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[6] .is_wysiwyg = "true";
defparam \x_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \x[7]~input (
	.i(x[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[7]~input_o ));
// synopsys translate_off
defparam \x[7]~input .bus_hold = "false";
defparam \x[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y1_N41
dffeas \x_reg[7] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[7]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[7] .is_wysiwyg = "true";
defparam \x_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \x[8]~input (
	.i(x[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[8]~input_o ));
// synopsys translate_off
defparam \x[8]~input .bus_hold = "false";
defparam \x[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N51
cyclonev_lcell_comb \x_reg[8]~feeder (
// Equation(s):
// \x_reg[8]~feeder_combout  = ( \x[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[8]~feeder .extended_lut = "off";
defparam \x_reg[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N52
dffeas \x_reg[8] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[8] .is_wysiwyg = "true";
defparam \x_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \x[9]~input (
	.i(x[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[9]~input_o ));
// synopsys translate_off
defparam \x[9]~input .bus_hold = "false";
defparam \x[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y1_N44
dffeas \x_reg[9] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[9]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[9] .is_wysiwyg = "true";
defparam \x_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \x[10]~input (
	.i(x[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[10]~input_o ));
// synopsys translate_off
defparam \x[10]~input .bus_hold = "false";
defparam \x[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N51
cyclonev_lcell_comb \x_reg[10]~feeder (
// Equation(s):
// \x_reg[10]~feeder_combout  = ( \x[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[10]~feeder .extended_lut = "off";
defparam \x_reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N53
dffeas \x_reg[10] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[10] .is_wysiwyg = "true";
defparam \x_reg[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \x[11]~input (
	.i(x[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[11]~input_o ));
// synopsys translate_off
defparam \x[11]~input .bus_hold = "false";
defparam \x[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y1_N56
dffeas \x_reg[11] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[11]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[11] .is_wysiwyg = "true";
defparam \x_reg[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \x[12]~input (
	.i(x[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[12]~input_o ));
// synopsys translate_off
defparam \x[12]~input .bus_hold = "false";
defparam \x[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N27
cyclonev_lcell_comb \x_reg[12]~feeder (
// Equation(s):
// \x_reg[12]~feeder_combout  = ( \x[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[12]~feeder .extended_lut = "off";
defparam \x_reg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N29
dffeas \x_reg[12] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[12] .is_wysiwyg = "true";
defparam \x_reg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \x[13]~input (
	.i(x[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[13]~input_o ));
// synopsys translate_off
defparam \x[13]~input .bus_hold = "false";
defparam \x[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y1_N29
dffeas \x_reg[13] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[13]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[13] .is_wysiwyg = "true";
defparam \x_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \x[14]~input (
	.i(x[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[14]~input_o ));
// synopsys translate_off
defparam \x[14]~input .bus_hold = "false";
defparam \x[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N27
cyclonev_lcell_comb \x_reg[14]~feeder (
// Equation(s):
// \x_reg[14]~feeder_combout  = \x[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\x[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[14]~feeder .extended_lut = "off";
defparam \x_reg[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \x_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N28
dffeas \x_reg[14] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[14] .is_wysiwyg = "true";
defparam \x_reg[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \x[15]~input (
	.i(x[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[15]~input_o ));
// synopsys translate_off
defparam \x[15]~input .bus_hold = "false";
defparam \x[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N48
cyclonev_lcell_comb \x_reg[15]~feeder (
// Equation(s):
// \x_reg[15]~feeder_combout  = ( \x[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[15]~feeder .extended_lut = "off";
defparam \x_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N50
dffeas \x_reg[15] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[15] .is_wysiwyg = "true";
defparam \x_reg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \x[16]~input (
	.i(x[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[16]~input_o ));
// synopsys translate_off
defparam \x[16]~input .bus_hold = "false";
defparam \x[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y1_N13
dffeas \x_reg[16] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[16]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[16] .is_wysiwyg = "true";
defparam \x_reg[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \x[17]~input (
	.i(x[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[17]~input_o ));
// synopsys translate_off
defparam \x[17]~input .bus_hold = "false";
defparam \x[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y1_N59
dffeas \x_reg[17] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[17]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[17] .is_wysiwyg = "true";
defparam \x_reg[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \x[18]~input (
	.i(x[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[18]~input_o ));
// synopsys translate_off
defparam \x[18]~input .bus_hold = "false";
defparam \x[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N24
cyclonev_lcell_comb \x_reg[18]~feeder (
// Equation(s):
// \x_reg[18]~feeder_combout  = \x[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\x[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[18]~feeder .extended_lut = "off";
defparam \x_reg[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \x_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N25
dffeas \x_reg[18] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[18] .is_wysiwyg = "true";
defparam \x_reg[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \x[19]~input (
	.i(x[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[19]~input_o ));
// synopsys translate_off
defparam \x[19]~input .bus_hold = "false";
defparam \x[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N48
cyclonev_lcell_comb \x_reg[19]~feeder (
// Equation(s):
// \x_reg[19]~feeder_combout  = ( \x[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[19]~feeder .extended_lut = "off";
defparam \x_reg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N49
dffeas \x_reg[19] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[19] .is_wysiwyg = "true";
defparam \x_reg[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \x[20]~input (
	.i(x[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[20]~input_o ));
// synopsys translate_off
defparam \x[20]~input .bus_hold = "false";
defparam \x[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y1_N47
dffeas \x_reg[20] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[20]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[20] .is_wysiwyg = "true";
defparam \x_reg[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \x[21]~input (
	.i(x[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[21]~input_o ));
// synopsys translate_off
defparam \x[21]~input .bus_hold = "false";
defparam \x[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N15
cyclonev_lcell_comb \x_reg[21]~feeder (
// Equation(s):
// \x_reg[21]~feeder_combout  = ( \x[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[21]~feeder .extended_lut = "off";
defparam \x_reg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N17
dffeas \x_reg[21] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[21] .is_wysiwyg = "true";
defparam \x_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \x[22]~input (
	.i(x[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[22]~input_o ));
// synopsys translate_off
defparam \x[22]~input .bus_hold = "false";
defparam \x[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N0
cyclonev_lcell_comb \x_reg[22]~feeder (
// Equation(s):
// \x_reg[22]~feeder_combout  = ( \x[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[22]~feeder .extended_lut = "off";
defparam \x_reg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N1
dffeas \x_reg[22] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[22] .is_wysiwyg = "true";
defparam \x_reg[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \x[23]~input (
	.i(x[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[23]~input_o ));
// synopsys translate_off
defparam \x[23]~input .bus_hold = "false";
defparam \x[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y1_N32
dffeas \x_reg[23] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[23]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[23] .is_wysiwyg = "true";
defparam \x_reg[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \x[24]~input (
	.i(x[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[24]~input_o ));
// synopsys translate_off
defparam \x[24]~input .bus_hold = "false";
defparam \x[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N24
cyclonev_lcell_comb \x_reg[24]~feeder (
// Equation(s):
// \x_reg[24]~feeder_combout  = \x[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\x[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[24]~feeder .extended_lut = "off";
defparam \x_reg[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \x_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N25
dffeas \x_reg[24] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[24] .is_wysiwyg = "true";
defparam \x_reg[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \x[25]~input (
	.i(x[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[25]~input_o ));
// synopsys translate_off
defparam \x[25]~input .bus_hold = "false";
defparam \x[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y1_N26
dffeas \x_reg[25] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[25]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[25] .is_wysiwyg = "true";
defparam \x_reg[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \x[26]~input (
	.i(x[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[26]~input_o ));
// synopsys translate_off
defparam \x[26]~input .bus_hold = "false";
defparam \x[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N12
cyclonev_lcell_comb \x_reg[26]~feeder (
// Equation(s):
// \x_reg[26]~feeder_combout  = ( \x[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[26]~feeder .extended_lut = "off";
defparam \x_reg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N14
dffeas \x_reg[26] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[26] .is_wysiwyg = "true";
defparam \x_reg[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \x[27]~input (
	.i(x[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[27]~input_o ));
// synopsys translate_off
defparam \x[27]~input .bus_hold = "false";
defparam \x[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y1_N29
dffeas \x_reg[27] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[27]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[27] .is_wysiwyg = "true";
defparam \x_reg[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \x[28]~input (
	.i(x[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[28]~input_o ));
// synopsys translate_off
defparam \x[28]~input .bus_hold = "false";
defparam \x[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y1_N26
dffeas \x_reg[28] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[28]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[28] .is_wysiwyg = "true";
defparam \x_reg[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \x[29]~input (
	.i(x[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[29]~input_o ));
// synopsys translate_off
defparam \x[29]~input .bus_hold = "false";
defparam \x[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y1_N49
dffeas \x_reg[29] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[29]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[29] .is_wysiwyg = "true";
defparam \x_reg[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \x[30]~input (
	.i(x[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[30]~input_o ));
// synopsys translate_off
defparam \x[30]~input .bus_hold = "false";
defparam \x[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y1_N49
dffeas \x_reg[30] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x[30]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[30] .is_wysiwyg = "true";
defparam \x_reg[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \x[31]~input (
	.i(x[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[31]~input_o ));
// synopsys translate_off
defparam \x[31]~input .bus_hold = "false";
defparam \x[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N48
cyclonev_lcell_comb \x_reg[31]~feeder (
// Equation(s):
// \x_reg[31]~feeder_combout  = \x[31]~input_o 

	.dataa(gnd),
	.datab(!\x[31]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x_reg[31]~feeder .extended_lut = "off";
defparam \x_reg[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \x_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N50
dffeas \x_reg[31] (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\x_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \x_reg[31] .is_wysiwyg = "true";
defparam \x_reg[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\reset_n~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk1~inputCLKENA0_outclk ),
	.clk1(\clk2~inputCLKENA0_outclk ),
	.ena0(\reset_n~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,x_reg[31],x_reg[30],x_reg[29],x_reg[28],x_reg[27],x_reg[26],x_reg[25],x_reg[24],x_reg[23],x_reg[22],x_reg[21],x_reg[20],x_reg[19],x_reg[18],x_reg[17],x_reg[16],x_reg[15],x_reg[14],x_reg[13],x_reg[12],x_reg[11],x_reg[10],x_reg[9],x_reg[8],x_reg[7],x_reg[6],x_reg[5],x_reg[4],x_reg[3],x_reg[2],x_reg[1],x_reg[0]}),
	.portaaddr({i[6],\i[5]~DUPLICATE_q ,\i[4]~DUPLICATE_q ,\i[3]~DUPLICATE_q ,i[2],i[1],i[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\Add1~5_sumout ,\Add1~1_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:mem_rtl_0|altsyncram_k9j1:auto_generated|ALTSYNCRAM";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N30
cyclonev_lcell_comb \y[0]~reg0feeder (
// Equation(s):
// \y[0]~reg0feeder_combout  = ( \mem_rtl_0|auto_generated|ram_block1a0~portbdataout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[0]~reg0feeder .extended_lut = "off";
defparam \y[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N0
cyclonev_lcell_comb \mem~1feeder (
// Equation(s):
// \mem~1feeder_combout  = ( x_reg[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~1feeder .extended_lut = "off";
defparam \mem~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N24
cyclonev_lcell_comb \mem~33 (
// Equation(s):
// \mem~33_combout  = (!i[1] & (!i[3] & (\reset_n~input_o  & !i[0])))

	.dataa(!i[1]),
	.datab(!i[3]),
	.datac(!\reset_n~input_o ),
	.datad(!i[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~33 .extended_lut = "off";
defparam \mem~33 .lut_mask = 64'h0800080008000800;
defparam \mem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N33
cyclonev_lcell_comb \mem~34 (
// Equation(s):
// \mem~34_combout  = ( !i[2] & ( !i[4] & ( (\mem~33_combout  & (!i[6] & !i[5])) ) ) )

	.dataa(!\mem~33_combout ),
	.datab(!i[6]),
	.datac(!i[5]),
	.datad(gnd),
	.datae(!i[2]),
	.dataf(!i[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~34 .extended_lut = "off";
defparam \mem~34 .lut_mask = 64'h4040000000000000;
defparam \mem~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N2
dffeas \mem~1 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~1 .is_wysiwyg = "true";
defparam \mem~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N6
cyclonev_lcell_comb \mem~0feeder (
// Equation(s):
// \mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~0feeder .extended_lut = "off";
defparam \mem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \mem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N8
dffeas \mem~0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~0 .is_wysiwyg = "true";
defparam \mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y1_N31
dffeas \y[0]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[0]~reg0feeder_combout ),
	.asdata(\mem~1_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[0]~reg0 .is_wysiwyg = "true";
defparam \y[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N9
cyclonev_lcell_comb \y[1]~reg0feeder (
// Equation(s):
// \y[1]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a1 

	.dataa(!\mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[1]~reg0feeder .extended_lut = "off";
defparam \y[1]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \y[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N37
dffeas \mem~2 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~2 .is_wysiwyg = "true";
defparam \mem~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y1_N10
dffeas \y[1]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[1]~reg0feeder_combout ),
	.asdata(\mem~2_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[1]~reg0 .is_wysiwyg = "true";
defparam \y[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N33
cyclonev_lcell_comb \y[2]~reg0feeder (
// Equation(s):
// \y[2]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a2 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[2]~reg0feeder .extended_lut = "off";
defparam \y[2]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \y[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N5
dffeas \mem~3 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~3 .is_wysiwyg = "true";
defparam \mem~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y1_N34
dffeas \y[2]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[2]~reg0feeder_combout ),
	.asdata(\mem~3_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[2]~reg0 .is_wysiwyg = "true";
defparam \y[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N3
cyclonev_lcell_comb \y[3]~reg0feeder (
// Equation(s):
// \y[3]~reg0feeder_combout  = ( \mem_rtl_0|auto_generated|ram_block1a3  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[3]~reg0feeder .extended_lut = "off";
defparam \y[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N30
cyclonev_lcell_comb \mem~4feeder (
// Equation(s):
// \mem~4feeder_combout  = ( x_reg[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~4feeder .extended_lut = "off";
defparam \mem~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N31
dffeas \mem~4 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~4 .is_wysiwyg = "true";
defparam \mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N4
dffeas \y[3]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[3]~reg0feeder_combout ),
	.asdata(\mem~4_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[3]~reg0 .is_wysiwyg = "true";
defparam \y[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N0
cyclonev_lcell_comb \y[4]~reg0feeder (
// Equation(s):
// \y[4]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a4 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_rtl_0|auto_generated|ram_block1a4 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[4]~reg0feeder .extended_lut = "off";
defparam \y[4]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \y[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N8
dffeas \mem~5 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~5 .is_wysiwyg = "true";
defparam \mem~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N1
dffeas \y[4]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[4]~reg0feeder_combout ),
	.asdata(\mem~5_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[4]~reg0 .is_wysiwyg = "true";
defparam \y[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N42
cyclonev_lcell_comb \y[5]~reg0feeder (
// Equation(s):
// \y[5]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a5 

	.dataa(gnd),
	.datab(!\mem_rtl_0|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[5]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[5]~reg0feeder .extended_lut = "off";
defparam \y[5]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \y[5]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N39
cyclonev_lcell_comb \mem~6feeder (
// Equation(s):
// \mem~6feeder_combout  = ( x_reg[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~6feeder .extended_lut = "off";
defparam \mem~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N40
dffeas \mem~6 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~6 .is_wysiwyg = "true";
defparam \mem~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y1_N43
dffeas \y[5]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[5]~reg0feeder_combout ),
	.asdata(\mem~6_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[5]~reg0 .is_wysiwyg = "true";
defparam \y[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N57
cyclonev_lcell_comb \y[6]~reg0feeder (
// Equation(s):
// \y[6]~reg0feeder_combout  = ( \mem_rtl_0|auto_generated|ram_block1a6  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[6]~reg0feeder .extended_lut = "off";
defparam \y[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N41
dffeas \mem~7 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~7 .is_wysiwyg = "true";
defparam \mem~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y1_N59
dffeas \y[6]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[6]~reg0feeder_combout ),
	.asdata(\mem~7_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[6]~reg0 .is_wysiwyg = "true";
defparam \y[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N45
cyclonev_lcell_comb \y[7]~reg0feeder (
// Equation(s):
// \y[7]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a7 

	.dataa(!\mem_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[7]~reg0feeder .extended_lut = "off";
defparam \y[7]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \y[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N13
dffeas \mem~8 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~8 .is_wysiwyg = "true";
defparam \mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y1_N46
dffeas \y[7]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[7]~reg0feeder_combout ),
	.asdata(\mem~8_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[7]~reg0 .is_wysiwyg = "true";
defparam \y[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N18
cyclonev_lcell_comb \y[8]~reg0feeder (
// Equation(s):
// \y[8]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a8 

	.dataa(gnd),
	.datab(!\mem_rtl_0|auto_generated|ram_block1a8 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[8]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[8]~reg0feeder .extended_lut = "off";
defparam \y[8]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \y[8]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N15
cyclonev_lcell_comb \mem~9feeder (
// Equation(s):
// \mem~9feeder_combout  = ( x_reg[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~9feeder .extended_lut = "off";
defparam \mem~9feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N16
dffeas \mem~9 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~9 .is_wysiwyg = "true";
defparam \mem~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y1_N19
dffeas \y[8]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[8]~reg0feeder_combout ),
	.asdata(\mem~9_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[8]~reg0 .is_wysiwyg = "true";
defparam \y[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N21
cyclonev_lcell_comb \y[9]~reg0feeder (
// Equation(s):
// \y[9]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a9 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_rtl_0|auto_generated|ram_block1a9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[9]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[9]~reg0feeder .extended_lut = "off";
defparam \y[9]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \y[9]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N48
cyclonev_lcell_comb \mem~10feeder (
// Equation(s):
// \mem~10feeder_combout  = ( x_reg[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~10feeder .extended_lut = "off";
defparam \mem~10feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N49
dffeas \mem~10 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~10 .is_wysiwyg = "true";
defparam \mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y1_N22
dffeas \y[9]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[9]~reg0feeder_combout ),
	.asdata(\mem~10_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[9]~reg0 .is_wysiwyg = "true";
defparam \y[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N54
cyclonev_lcell_comb \y[10]~reg0feeder (
// Equation(s):
// \y[10]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a10 

	.dataa(gnd),
	.datab(!\mem_rtl_0|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[10]~reg0feeder .extended_lut = "off";
defparam \y[10]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \y[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N51
cyclonev_lcell_comb \mem~11feeder (
// Equation(s):
// \mem~11feeder_combout  = ( x_reg[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~11feeder .extended_lut = "off";
defparam \mem~11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N53
dffeas \mem~11 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~11 .is_wysiwyg = "true";
defparam \mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y1_N55
dffeas \y[10]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[10]~reg0feeder_combout ),
	.asdata(\mem~11_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[10]~reg0 .is_wysiwyg = "true";
defparam \y[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N57
cyclonev_lcell_comb \y[11]~reg0feeder (
// Equation(s):
// \y[11]~reg0feeder_combout  = ( \mem_rtl_0|auto_generated|ram_block1a11  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[11]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[11]~reg0feeder .extended_lut = "off";
defparam \y[11]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[11]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N24
cyclonev_lcell_comb \mem~12feeder (
// Equation(s):
// \mem~12feeder_combout  = ( x_reg[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~12feeder .extended_lut = "off";
defparam \mem~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N26
dffeas \mem~12 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~12 .is_wysiwyg = "true";
defparam \mem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y1_N58
dffeas \y[11]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[11]~reg0feeder_combout ),
	.asdata(\mem~12_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[11]~reg0 .is_wysiwyg = "true";
defparam \y[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N3
cyclonev_lcell_comb \y[12]~reg0feeder (
// Equation(s):
// \y[12]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a12 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_rtl_0|auto_generated|ram_block1a12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[12]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[12]~reg0feeder .extended_lut = "off";
defparam \y[12]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \y[12]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N59
dffeas \mem~13 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~13 .is_wysiwyg = "true";
defparam \mem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y1_N4
dffeas \y[12]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[12]~reg0feeder_combout ),
	.asdata(\mem~13_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[12]~reg0 .is_wysiwyg = "true";
defparam \y[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N6
cyclonev_lcell_comb \y[13]~reg0feeder (
// Equation(s):
// \y[13]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a13 

	.dataa(gnd),
	.datab(!\mem_rtl_0|auto_generated|ram_block1a13 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[13]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[13]~reg0feeder .extended_lut = "off";
defparam \y[13]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \y[13]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N30
cyclonev_lcell_comb \mem~14feeder (
// Equation(s):
// \mem~14feeder_combout  = ( x_reg[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~14feeder .extended_lut = "off";
defparam \mem~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N32
dffeas \mem~14 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~14 .is_wysiwyg = "true";
defparam \mem~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y1_N7
dffeas \y[13]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[13]~reg0feeder_combout ),
	.asdata(\mem~14_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[13]~reg0 .is_wysiwyg = "true";
defparam \y[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N30
cyclonev_lcell_comb \y[14]~reg0feeder (
// Equation(s):
// \y[14]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a14 

	.dataa(gnd),
	.datab(!\mem_rtl_0|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[14]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[14]~reg0feeder .extended_lut = "off";
defparam \y[14]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \y[14]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N42
cyclonev_lcell_comb \mem~15feeder (
// Equation(s):
// \mem~15feeder_combout  = ( x_reg[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~15feeder .extended_lut = "off";
defparam \mem~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N44
dffeas \mem~15 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~15 .is_wysiwyg = "true";
defparam \mem~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y1_N31
dffeas \y[14]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[14]~reg0feeder_combout ),
	.asdata(\mem~15_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[14]~reg0 .is_wysiwyg = "true";
defparam \y[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N54
cyclonev_lcell_comb \y[15]~reg0feeder (
// Equation(s):
// \y[15]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a15 

	.dataa(gnd),
	.datab(!\mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[15]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[15]~reg0feeder .extended_lut = "off";
defparam \y[15]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \y[15]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N37
dffeas \mem~16 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~16 .is_wysiwyg = "true";
defparam \mem~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y1_N55
dffeas \y[15]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[15]~reg0feeder_combout ),
	.asdata(\mem~16_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[15]~reg0 .is_wysiwyg = "true";
defparam \y[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N42
cyclonev_lcell_comb \y[16]~reg0feeder (
// Equation(s):
// \y[16]~reg0feeder_combout  = ( \mem_rtl_0|auto_generated|ram_block1a16  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[16]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[16]~reg0feeder .extended_lut = "off";
defparam \y[16]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[16]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N56
dffeas \mem~17 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~17 .is_wysiwyg = "true";
defparam \mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y1_N43
dffeas \y[16]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[16]~reg0feeder_combout ),
	.asdata(\mem~17_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[16]~reg0 .is_wysiwyg = "true";
defparam \y[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N9
cyclonev_lcell_comb \y[17]~reg0feeder (
// Equation(s):
// \y[17]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a17 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[17]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[17]~reg0feeder .extended_lut = "off";
defparam \y[17]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \y[17]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N33
cyclonev_lcell_comb \mem~18feeder (
// Equation(s):
// \mem~18feeder_combout  = ( x_reg[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~18feeder .extended_lut = "off";
defparam \mem~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N34
dffeas \mem~18 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~18 .is_wysiwyg = "true";
defparam \mem~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y1_N11
dffeas \y[17]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[17]~reg0feeder_combout ),
	.asdata(\mem~18_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[17]~reg0 .is_wysiwyg = "true";
defparam \y[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N36
cyclonev_lcell_comb \y[18]~reg0feeder (
// Equation(s):
// \y[18]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a18 

	.dataa(gnd),
	.datab(!\mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[18]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[18]~reg0feeder .extended_lut = "off";
defparam \y[18]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \y[18]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N33
cyclonev_lcell_comb \mem~19feeder (
// Equation(s):
// \mem~19feeder_combout  = ( x_reg[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~19feeder .extended_lut = "off";
defparam \mem~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N35
dffeas \mem~19 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~19 .is_wysiwyg = "true";
defparam \mem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N37
dffeas \y[18]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[18]~reg0feeder_combout ),
	.asdata(\mem~19_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[18]~reg0 .is_wysiwyg = "true";
defparam \y[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N30
cyclonev_lcell_comb \y[19]~reg0feeder (
// Equation(s):
// \y[19]~reg0feeder_combout  = ( \mem_rtl_0|auto_generated|ram_block1a19  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[19]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[19]~reg0feeder .extended_lut = "off";
defparam \y[19]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[19]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N16
dffeas \mem~20 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~20 .is_wysiwyg = "true";
defparam \mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N31
dffeas \y[19]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[19]~reg0feeder_combout ),
	.asdata(\mem~20_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[19]~reg0 .is_wysiwyg = "true";
defparam \y[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N33
cyclonev_lcell_comb \y[20]~reg0feeder (
// Equation(s):
// \y[20]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a20 

	.dataa(!\mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[20]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[20]~reg0feeder .extended_lut = "off";
defparam \y[20]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \y[20]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N45
cyclonev_lcell_comb \mem~21feeder (
// Equation(s):
// \mem~21feeder_combout  = ( x_reg[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~21feeder .extended_lut = "off";
defparam \mem~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N46
dffeas \mem~21 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~21 .is_wysiwyg = "true";
defparam \mem~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y1_N34
dffeas \y[20]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[20]~reg0feeder_combout ),
	.asdata(\mem~21_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[20]~reg0 .is_wysiwyg = "true";
defparam \y[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N39
cyclonev_lcell_comb \y[21]~reg0feeder (
// Equation(s):
// \y[21]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a21 

	.dataa(!\mem_rtl_0|auto_generated|ram_block1a21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[21]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[21]~reg0feeder .extended_lut = "off";
defparam \y[21]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \y[21]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N48
cyclonev_lcell_comb \mem~22feeder (
// Equation(s):
// \mem~22feeder_combout  = ( x_reg[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~22feeder .extended_lut = "off";
defparam \mem~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N49
dffeas \mem~22 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~22 .is_wysiwyg = "true";
defparam \mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N41
dffeas \y[21]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[21]~reg0feeder_combout ),
	.asdata(\mem~22_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[21]~reg0 .is_wysiwyg = "true";
defparam \y[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N42
cyclonev_lcell_comb \y[22]~reg0feeder (
// Equation(s):
// \y[22]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a22 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_rtl_0|auto_generated|ram_block1a22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[22]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[22]~reg0feeder .extended_lut = "off";
defparam \y[22]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \y[22]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N53
dffeas \mem~23 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~23 .is_wysiwyg = "true";
defparam \mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N44
dffeas \y[22]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[22]~reg0feeder_combout ),
	.asdata(\mem~23_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[22]~reg0 .is_wysiwyg = "true";
defparam \y[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N45
cyclonev_lcell_comb \y[23]~reg0feeder (
// Equation(s):
// \y[23]~reg0feeder_combout  = ( \mem_rtl_0|auto_generated|ram_block1a23  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[23]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[23]~reg0feeder .extended_lut = "off";
defparam \y[23]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[23]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N54
cyclonev_lcell_comb \mem~24feeder (
// Equation(s):
// \mem~24feeder_combout  = ( x_reg[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~24feeder .extended_lut = "off";
defparam \mem~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N56
dffeas \mem~24 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~24 .is_wysiwyg = "true";
defparam \mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N46
dffeas \y[23]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[23]~reg0feeder_combout ),
	.asdata(\mem~24_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[23]~reg0 .is_wysiwyg = "true";
defparam \y[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N18
cyclonev_lcell_comb \y[24]~reg0feeder (
// Equation(s):
// \y[24]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a24 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_rtl_0|auto_generated|ram_block1a24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[24]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[24]~reg0feeder .extended_lut = "off";
defparam \y[24]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \y[24]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N37
dffeas \mem~25 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~25 .is_wysiwyg = "true";
defparam \mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y1_N19
dffeas \y[24]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[24]~reg0feeder_combout ),
	.asdata(\mem~25_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[24]~reg0 .is_wysiwyg = "true";
defparam \y[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N18
cyclonev_lcell_comb \y[25]~reg0feeder (
// Equation(s):
// \y[25]~reg0feeder_combout  = ( \mem_rtl_0|auto_generated|ram_block1a25  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[25]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[25]~reg0feeder .extended_lut = "off";
defparam \y[25]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[25]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N59
dffeas \mem~26 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~26 .is_wysiwyg = "true";
defparam \mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N19
dffeas \y[25]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[25]~reg0feeder_combout ),
	.asdata(\mem~26_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[25]~reg0 .is_wysiwyg = "true";
defparam \y[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N21
cyclonev_lcell_comb \y[26]~reg0feeder (
// Equation(s):
// \y[26]~reg0feeder_combout  = ( \mem_rtl_0|auto_generated|ram_block1a26  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[26]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[26]~reg0feeder .extended_lut = "off";
defparam \y[26]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[26]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N28
dffeas \mem~27 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~27 .is_wysiwyg = "true";
defparam \mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N22
dffeas \y[26]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[26]~reg0feeder_combout ),
	.asdata(\mem~27_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[26]~reg0 .is_wysiwyg = "true";
defparam \y[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N24
cyclonev_lcell_comb \y[27]~reg0feeder (
// Equation(s):
// \y[27]~reg0feeder_combout  = ( \mem_rtl_0|auto_generated|ram_block1a27  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[27]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[27]~reg0feeder .extended_lut = "off";
defparam \y[27]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \y[27]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N9
cyclonev_lcell_comb \mem~28feeder (
// Equation(s):
// \mem~28feeder_combout  = ( x_reg[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~28feeder .extended_lut = "off";
defparam \mem~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N10
dffeas \mem~28 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~28 .is_wysiwyg = "true";
defparam \mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N25
dffeas \y[27]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[27]~reg0feeder_combout ),
	.asdata(\mem~28_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[27]~reg0 .is_wysiwyg = "true";
defparam \y[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N27
cyclonev_lcell_comb \y[28]~reg0feeder (
// Equation(s):
// \y[28]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a28 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_rtl_0|auto_generated|ram_block1a28 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[28]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[28]~reg0feeder .extended_lut = "off";
defparam \y[28]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \y[28]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N12
cyclonev_lcell_comb \mem~29feeder (
// Equation(s):
// \mem~29feeder_combout  = ( x_reg[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~29feeder .extended_lut = "off";
defparam \mem~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N13
dffeas \mem~29 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~29 .is_wysiwyg = "true";
defparam \mem~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y1_N28
dffeas \y[28]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[28]~reg0feeder_combout ),
	.asdata(\mem~29_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[28]~reg0 .is_wysiwyg = "true";
defparam \y[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N39
cyclonev_lcell_comb \y[29]~reg0feeder (
// Equation(s):
// \y[29]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a29 

	.dataa(!\mem_rtl_0|auto_generated|ram_block1a29 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[29]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[29]~reg0feeder .extended_lut = "off";
defparam \y[29]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \y[29]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N20
dffeas \mem~30 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(x_reg[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~30 .is_wysiwyg = "true";
defparam \mem~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N40
dffeas \y[29]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[29]~reg0feeder_combout ),
	.asdata(\mem~30_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[29]~reg0 .is_wysiwyg = "true";
defparam \y[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N42
cyclonev_lcell_comb \y[30]~reg0feeder (
// Equation(s):
// \y[30]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a30 

	.dataa(gnd),
	.datab(!\mem_rtl_0|auto_generated|ram_block1a30 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[30]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[30]~reg0feeder .extended_lut = "off";
defparam \y[30]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \y[30]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N57
cyclonev_lcell_comb \mem~31feeder (
// Equation(s):
// \mem~31feeder_combout  = ( x_reg[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x_reg[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~31feeder .extended_lut = "off";
defparam \mem~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N59
dffeas \mem~31 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~31 .is_wysiwyg = "true";
defparam \mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N43
dffeas \y[30]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[30]~reg0feeder_combout ),
	.asdata(\mem~31_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[30]~reg0 .is_wysiwyg = "true";
defparam \y[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N21
cyclonev_lcell_comb \y[31]~reg0feeder (
// Equation(s):
// \y[31]~reg0feeder_combout  = \mem_rtl_0|auto_generated|ram_block1a31 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_rtl_0|auto_generated|ram_block1a31 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\y[31]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \y[31]~reg0feeder .extended_lut = "off";
defparam \y[31]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \y[31]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N39
cyclonev_lcell_comb \mem~32feeder (
// Equation(s):
// \mem~32feeder_combout  = x_reg[31]

	.dataa(!x_reg[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem~32feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem~32feeder .extended_lut = "off";
defparam \mem~32feeder .lut_mask = 64'h5555555555555555;
defparam \mem~32feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y1_N41
dffeas \mem~32 (
	.clk(\clk1~inputCLKENA0_outclk ),
	.d(\mem~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem~32 .is_wysiwyg = "true";
defparam \mem~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y1_N22
dffeas \y[31]~reg0 (
	.clk(\clk2~inputCLKENA0_outclk ),
	.d(\y[31]~reg0feeder_combout ),
	.asdata(\mem~32_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mem~0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[31]~reg0 .is_wysiwyg = "true";
defparam \y[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y45_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
