--------------- Build Started: 05/11/2025 23:28:55 Project: Design01_Copy_01, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\jayti\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jayti\Documents\COMPSYS_723\P4P_Project-130\Experimental_cap_sense\Design01_Copy_01.cydsn\Design01_Copy_01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\jayti\Documents\COMPSYS_723\P4P_Project-130\Experimental_cap_sense\Design01_Copy_01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "Opamp_1.Vminus" on TopDesign is unconnected.
 * C:\Users\jayti\Documents\COMPSYS_723\P4P_Project-130\Experimental_cap_sense\Design01_Copy_01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_44)
 * C:\Users\jayti\Documents\COMPSYS_723\P4P_Project-130\Experimental_cap_sense\Design01_Copy_01.cydsn\TopDesign\TopDesign.cysch (Shape_83.15)
 * C:\Users\jayti\Documents\COMPSYS_723\P4P_Project-130\Experimental_cap_sense\Design01_Copy_01.cydsn\TopDesign\TopDesign.cysch (Shape_86)
 * C:\Users\jayti\Documents\COMPSYS_723\P4P_Project-130\Experimental_cap_sense\Design01_Copy_01.cydsn\TopDesign\TopDesign.cysch (Shape_87)
 * C:\Users\jayti\Documents\COMPSYS_723\P4P_Project-130\Experimental_cap_sense\Design01_Copy_01.cydsn\TopDesign\TopDesign.cysch (Shape_88)
 * C:\Users\jayti\Documents\COMPSYS_723\P4P_Project-130\Experimental_cap_sense\Design01_Copy_01.cydsn\TopDesign\TopDesign.cysch (Shape_89)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: LED(0), vcs(0)
Info: plm.M0038: The pin named Schmitt_Output(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Analog Placement...
Info: apr.M0002: Analog signal "Net_44" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 32% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 55% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 87% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 05/11/2025 23:29:02 ---------------
