
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls1' (Linux_x86_64 version 5.15.0-141-generic) on Tue Sep 09 02:23:01 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.06 seconds. CPU system time: 1.41 seconds. Elapsed time: 9.72 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,492 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 182,627 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55,466 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54,616 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 15, 3>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 3, 15, 3>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_1' (firmware/hls_dummy.cpp:378:23) in function 'hls_dummy' completely with a factor of 45 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' completely with a factor of 3 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:364:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:365:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:370:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 44.59 seconds. CPU system time: 1.25 seconds. Elapsed time: 49.33 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.539 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:364:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>4'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>'... converting 1261 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>'... converting 841 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 3, 3>' (firmware/hls_dummy.cpp:134:50)...1215 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' (firmware/hls_dummy.cpp:134:6)...810 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.98 seconds. CPU system time: 0.1 seconds. Elapsed time: 8.14 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.44 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<16, 6, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 15>4' to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,15,1,2,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,15,2,3,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 21.64 seconds; current allocated memory: 1.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.92 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 128.35 seconds. CPU system time: 0.22 seconds. Elapsed time: 128.79 seconds; current allocated memory: 1.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 47.33 seconds. CPU system time: 0.11 seconds. Elapsed time: 47.5 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.03 seconds. CPU system time: 0.15 seconds. Elapsed time: 4.48 seconds; current allocated memory: 2.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.59 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.36 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' is 7890 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_26_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_26_1_1': 435 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.64 seconds; current allocated memory: 2.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s' is 17790 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_26ns_26_1_1': 675 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_26_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_26_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_26_1_1': 630 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25.21 seconds. CPU system time: 1.26 seconds. Elapsed time: 27.57 seconds; current allocated memory: 2.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 29.87 seconds. CPU system time: 2.59 seconds. Elapsed time: 32.75 seconds; current allocated memory: 2.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_20_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_21_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_22_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_23_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_24_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_25_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_26_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_27_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_28_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_29_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_30_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_31_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_32_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_33_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_34_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_35_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_36_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_37_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_38_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_39_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_40_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_41_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_42_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_43_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_44_U(hls_dummy_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.2 seconds. Elapsed time: 12.06 seconds; current allocated memory: 2.562 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 29.68 seconds. CPU system time: 0.33 seconds. Elapsed time: 30.34 seconds; current allocated memory: 2.622 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.38 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.51 seconds; current allocated memory: 2.682 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 377.96 seconds. CPU system time: 8.5 seconds. Elapsed time: 409.6 seconds; current allocated memory: 1.233 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h6m49s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.906 ; gain = 115.992 ; free physical = 689506 ; free virtual = 959740
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1068232
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2847.363 ; gain = 414.504 ; free physical = 688766 ; free virtual = 959000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2541]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2542]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2543]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2544]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2545]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2546]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2547]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2548]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2549]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2550]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2551]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2552]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2553]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2554]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2555]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2556]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2557]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2558]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2559]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2560]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2561]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2562]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2563]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2564]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2565]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2566]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2567]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2568]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2569]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2570]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2571]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2572]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2573]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2574]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2575]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2576]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2577]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2578]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2579]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2580]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2581]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2582]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2583]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2584]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2585]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2586]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2587]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2588]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2589]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2590]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2591]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2592]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2593]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2594]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2595]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2596]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2597]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2598]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2599]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2600]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2601]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2602]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2603]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2604]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2605]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2606]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2607]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2608]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2609]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2610]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2611]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2612]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2613]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2614]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2615]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2616]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2617]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2618]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2619]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2620]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2621]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2622]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2623]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2624]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2625]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2626]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2627]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2628]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2629]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2630]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2631]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2632]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2633]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2634]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2635]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2636]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2637]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2638]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2639]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2640]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_14ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_14ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker3/conv-c2-f3/conv-p15-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3305.855 ; gain = 872.996 ; free physical = 688246 ; free virtual = 958487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3305.855 ; gain = 872.996 ; free physical = 688210 ; free virtual = 958451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 4313.090 ; gain = 1880.230 ; free physical = 679734 ; free virtual = 949982
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 375   
	   3 Input   16 Bit       Adders := 30    
	   9 Input   16 Bit       Adders := 30    
	  11 Input   16 Bit       Adders := 45    
	   2 Input    6 Bit       Adders := 1050  
	   3 Input    6 Bit       Adders := 840   
	   3 Input    5 Bit       Adders := 840   
	   4 Input    5 Bit       Adders := 210   
	   2 Input    4 Bit       Adders := 631   
	   4 Input    4 Bit       Adders := 210   
	   2 Input    2 Bit       Adders := 300   
+---XORs : 
	   2 Input      1 Bit         XORs := 241   
+---Registers : 
	               16 Bit    Registers := 1806  
	               15 Bit    Registers := 1680  
	               12 Bit    Registers := 26    
	                5 Bit    Registers := 106   
	                4 Bit    Registers := 574   
	                2 Bit    Registers := 150   
	                1 Bit    Registers := 878   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1086  
	   2 Input   15 Bit        Muxes := 150   
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 315   
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 258   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 153   
	   2 Input    1 Bit        Muxes := 620   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_15s_26_1_1_U294/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U294/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U294/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U284/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U284/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U284/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U287/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U287/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U287/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U288/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U288/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U288/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U347/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U347/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U347/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U348/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U348/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U348/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U71/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U71/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U70/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U70/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U279/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U279/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U279/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U269/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U269/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U269/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U354/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U354/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U354/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U344/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U344/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U344/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U268/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U268/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U268/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U273/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U273/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U273/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U178/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U178/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U180/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U180/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U74/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U74/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U72/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U72/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U78/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U78/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U79/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U79/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U399/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U399/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U399/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U389/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U389/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U389/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U14/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U10/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U302/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U302/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U302/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U303/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U303/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U303/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U309/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U309/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U309/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U299/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U299/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U299/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U264/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U264/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U264/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U254/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U254/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U254/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U362/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U362/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U362/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U363/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U363/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U363/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U163/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U163/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U165/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U165/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U403/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U403/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U403/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U413/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U413/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U413/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U24/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U15/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U25/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U86/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U85/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U39/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U30/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U253/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U253/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U253/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U258/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U258/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U258/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U89/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U89/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U87/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U87/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U93/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U93/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U94/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U94/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U129/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U120/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U120/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U446/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U446/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U446/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U445/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U445/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U445/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U114/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U114/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U105/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U105/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U234/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U234/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U224/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U224/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U443/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U443/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U443/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U434/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U434/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U434/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U137/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U131/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U131/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U130/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U130/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U132/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U133/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U133/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U134/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U134/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U138/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U138/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U139/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U139/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U144/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U144/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U135/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U63/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U63/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U64/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U59/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U59/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U56/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U56/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U249/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U249/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U249/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U239/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U239/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U239/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U431/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U431/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U431/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U430/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U430/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U430/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U41/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U152/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U152/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U146/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U146/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U145/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U145/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U147/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U147/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U148/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U148/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U149/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U149/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U153/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U153/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U154/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U154/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U159/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U159/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U150/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U424/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U424/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U424/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U425/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U425/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U425/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U426/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U426/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U426/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U427/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U427/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U427/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U420/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U420/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U420/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U417/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U417/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U417/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U334/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U334/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U334/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U326/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U326/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U326/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U325/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U325/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U325/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U330/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U330/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U330/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U327/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U327/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U327/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U332/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U332/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U332/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U333/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U333/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U333/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U339/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U339/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U339/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U329/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U329/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U329/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U42/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U439/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U439/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U439/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U435/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U435/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U435/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U432/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U432/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U432/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U433/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U433/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U433/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U444/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U444/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U444/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U437/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U437/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U437/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U438/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U438/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U438/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U409/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U409/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U409/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U410/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U410/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U410/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U411/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U411/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U411/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U412/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U412/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U412/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U405/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U405/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U405/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U402/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U402/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U402/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U454/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U454/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U454/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U450/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U450/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U450/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U447/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U447/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U447/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U448/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U448/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U448/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U459/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U459/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U459/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U452/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U452/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U452/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U453/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U453/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U453/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U319/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U319/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U319/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U311/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U311/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U311/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U310/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U310/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U310/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U315/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U315/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U315/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U312/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U312/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U312/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U317/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U317/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U317/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U318/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U318/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U318/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U324/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U324/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U324/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U314/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U314/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U314/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U191/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U191/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U190/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U190/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U206/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U206/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U205/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U205/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U392/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U392/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U392/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U393/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U393/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U393/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U221/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U221/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U220/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U220/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U122/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U122/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U125/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U125/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U116/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U116/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U115/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U115/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U117/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U117/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U119/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U119/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U118/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U118/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U123/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U123/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U124/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U124/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U386/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U386/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U386/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U385/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U385/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U385/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U107/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U107/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U110/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U110/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U101/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U101/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U100/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U100/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U102/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U102/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U104/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U104/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U103/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U103/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U108/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U108/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U109/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U109/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U371/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U371/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U371/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U370/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U370/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U370/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U236/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U236/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U235/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U235/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U377/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U377/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U377/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U378/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U378/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U378/tmp_product.
DSP Report: Generating DSP tmp_9_reg_104446_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_9_reg_104446_reg is absorbed into DSP tmp_9_reg_104446_reg.
DSP Report: operator mul_16s_15s_26_1_1_U541/tmp_product is absorbed into DSP tmp_9_reg_104446_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1216/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_reg_104421_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_reg_104421_reg is absorbed into DSP tmp_reg_104421_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U538/tmp_product is absorbed into DSP tmp_reg_104421_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1213/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_13_reg_104556_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_13_reg_104556_reg is absorbed into DSP tmp_13_reg_104556_reg.
DSP Report: operator mul_16s_15s_26_1_1_U552/tmp_product is absorbed into DSP tmp_13_reg_104556_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1227/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_1_reg_104466_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_1_reg_104466_reg is absorbed into DSP tmp_1_reg_104466_reg.
DSP Report: operator mul_16s_15s_26_1_1_U543/tmp_product is absorbed into DSP tmp_1_reg_104466_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1218/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1270/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_113_reg_105006_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1273/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_28_reg_104701_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_28_reg_104701_reg is absorbed into DSP tmp_28_reg_104701_reg.
DSP Report: operator mul_16s_15s_26_1_1_U567/tmp_product is absorbed into DSP tmp_28_reg_104701_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1242/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_19_reg_104611_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_19_reg_104611_reg is absorbed into DSP tmp_19_reg_104611_reg.
DSP Report: operator mul_16s_15s_26_1_1_U558/tmp_product is absorbed into DSP tmp_19_reg_104611_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1233/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1285/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1300/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_313_reg_107456_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_313_reg_107456_reg is absorbed into DSP tmp_313_reg_107456_reg.
DSP Report: operator mul_16s_15s_26_1_1_U852/tmp_product is absorbed into DSP tmp_313_reg_107456_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1527/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_303_reg_107361_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_303_reg_107361_reg is absorbed into DSP tmp_303_reg_107361_reg.
DSP Report: operator mul_16s_15s_26_1_1_U842/tmp_product is absorbed into DSP tmp_303_reg_107361_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1517/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_643_reg_110651_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_643_reg_110651_reg is absorbed into DSP tmp_643_reg_110651_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U1182/tmp_product is absorbed into DSP tmp_643_reg_110651_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1857/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_633_reg_110551_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_633_reg_110551_reg is absorbed into DSP tmp_633_reg_110551_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1172/tmp_product is absorbed into DSP tmp_633_reg_110551_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1847/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_289_reg_107226_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_289_reg_107226_reg is absorbed into DSP tmp_289_reg_107226_reg.
DSP Report: operator mul_16s_15s_26_1_1_U828/tmp_product is absorbed into DSP tmp_289_reg_107226_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1503/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_286_reg_107196_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_286_reg_107196_reg is absorbed into DSP tmp_286_reg_107196_reg.
DSP Report: operator mul_16s_15s_26_1_1_U825/tmp_product is absorbed into DSP tmp_286_reg_107196_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1500/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_298_reg_107311_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_298_reg_107311_reg is absorbed into DSP tmp_298_reg_107311_reg.
DSP Report: operator mul_16s_15s_26_1_1_U837/tmp_product is absorbed into DSP tmp_298_reg_107311_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1512/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_288_reg_107216_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_288_reg_107216_reg is absorbed into DSP tmp_288_reg_107216_reg.
DSP Report: operator mul_16s_15s_26_1_1_U827/tmp_product is absorbed into DSP tmp_288_reg_107216_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1502/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_88_reg_105281_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_88_reg_105281_reg is absorbed into DSP tmp_88_reg_105281_reg.
DSP Report: operator mul_16s_15s_26_1_1_U627/tmp_product is absorbed into DSP tmp_88_reg_105281_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_167_reg_105286_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1302/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_79_reg_105191_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_79_reg_105191_reg is absorbed into DSP tmp_79_reg_105191_reg.
DSP Report: operator mul_16s_15s_26_1_1_U618/tmp_product is absorbed into DSP tmp_79_reg_105191_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_149_reg_105196_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1293/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1350/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1365/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1369/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_449_reg_108771_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_449_reg_108771_reg is absorbed into DSP tmp_449_reg_108771_reg.
DSP Report: operator mul_16s_15s_26_1_1_U988/tmp_product is absorbed into DSP tmp_449_reg_108771_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1663/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_479_reg_109061_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_479_reg_109061_reg is absorbed into DSP tmp_479_reg_109061_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1018/tmp_product is absorbed into DSP tmp_479_reg_109061_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1693/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_191_reg_106276_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_191_reg_106276_reg is absorbed into DSP tmp_191_reg_106276_reg.
DSP Report: operator mul_16s_15s_26_1_1_U730/tmp_product is absorbed into DSP tmp_191_reg_106276_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1405/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_92_reg_105316_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_92_reg_105316_reg is absorbed into DSP tmp_92_reg_105316_reg.
DSP Report: operator mul_16s_15s_26_1_1_U631/tmp_product is absorbed into DSP tmp_92_reg_105316_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1306/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_91_reg_105311_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_91_reg_105311_reg is absorbed into DSP tmp_91_reg_105311_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U630/tmp_product is absorbed into DSP tmp_91_reg_105311_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1305/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1495/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_274_reg_107081_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_274_reg_107081_reg is absorbed into DSP tmp_274_reg_107081_reg.
DSP Report: operator mul_16s_15s_26_1_1_U813/tmp_product is absorbed into DSP tmp_274_reg_107081_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1488/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_271_reg_107051_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_271_reg_107051_reg is absorbed into DSP tmp_271_reg_107051_reg.
DSP Report: operator mul_16s_15s_26_1_1_U810/tmp_product is absorbed into DSP tmp_271_reg_107051_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1485/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_283_reg_107166_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_283_reg_107166_reg is absorbed into DSP tmp_283_reg_107166_reg.
DSP Report: operator mul_16s_15s_26_1_1_U822/tmp_product is absorbed into DSP tmp_283_reg_107166_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1497/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_273_reg_107071_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_273_reg_107071_reg is absorbed into DSP tmp_273_reg_107071_reg.
DSP Report: operator mul_16s_15s_26_1_1_U812/tmp_product is absorbed into DSP tmp_273_reg_107071_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1487/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_539_reg_109641_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_539_reg_109641_reg is absorbed into DSP tmp_539_reg_109641_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1078/tmp_product is absorbed into DSP tmp_539_reg_109641_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1009_reg_109646_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1753/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_551_reg_109761_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_551_reg_109761_reg is absorbed into DSP tmp_551_reg_109761_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U1090/tmp_product is absorbed into DSP tmp_551_reg_109761_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1765/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_543_reg_109681_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_543_reg_109681_reg is absorbed into DSP tmp_543_reg_109681_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1082/tmp_product is absorbed into DSP tmp_543_reg_109681_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1017_reg_109686_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1757/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_315_reg_106056_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1382/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_167_reg_106046_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_167_reg_106046_reg is absorbed into DSP tmp_167_reg_106046_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U706/tmp_product is absorbed into DSP tmp_167_reg_106046_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1381/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_208_reg_106441_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_208_reg_106441_reg is absorbed into DSP tmp_208_reg_106441_reg.
DSP Report: operator mul_16s_15s_26_1_1_U747/tmp_product is absorbed into DSP tmp_208_reg_106441_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_391_reg_106446_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1422/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_199_reg_106351_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_199_reg_106351_reg is absorbed into DSP tmp_199_reg_106351_reg.
DSP Report: operator mul_16s_15s_26_1_1_U738/tmp_product is absorbed into DSP tmp_199_reg_106351_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_373_reg_106356_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1413/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1665/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_223_reg_106586_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_223_reg_106586_reg is absorbed into DSP tmp_223_reg_106586_reg.
DSP Report: operator mul_16s_15s_26_1_1_U762/tmp_product is absorbed into DSP tmp_223_reg_106586_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_419_reg_106591_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1437/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_214_reg_106496_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_214_reg_106496_reg is absorbed into DSP tmp_214_reg_106496_reg.
DSP Report: operator mul_16s_15s_26_1_1_U753/tmp_product is absorbed into DSP tmp_214_reg_106496_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_401_reg_106501_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1428/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U422/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q34_reg is absorbed into DSP mul_16s_15s_26_1_1_U422/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U422/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U422/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U423/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q33_reg is absorbed into DSP mul_16s_15s_26_1_1_U423/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U423/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U423/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U429/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q28_reg is absorbed into DSP mul_16s_15s_26_1_1_U429/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U429/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U429/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U419/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q37_reg is absorbed into DSP mul_16s_15s_26_1_1_U419/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U419/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U419/tmp_product.
DSP Report: Generating DSP select_ln134_1027_reg_49509_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q21_reg is absorbed into DSP select_ln134_1027_reg_49509_reg.
DSP Report: register select_ln134_1027_reg_49509_reg is absorbed into DSP select_ln134_1027_reg_49509_reg.
DSP Report: operator mul_16s_15s_26_1_1_U436/tmp_product is absorbed into DSP select_ln134_1027_reg_49509_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U440/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q17_reg is absorbed into DSP mul_16s_15s_26_1_1_U440/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U440/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U440/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U441/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q16_reg is absorbed into DSP mul_16s_15s_26_1_1_U441/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U441/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U441/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U442/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q15_reg is absorbed into DSP mul_16s_15s_26_1_1_U442/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U442/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U442/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U111/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q325_reg is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U111/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U112/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q324_reg is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U112/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U113/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q323_reg is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U113/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U418/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q38_reg is absorbed into DSP mul_16s_15s_26_1_1_U418/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U418/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U418/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U428/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U428/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U428/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U156/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q283_reg is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U156/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U157/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q282_reg is absorbed into DSP mul_16s_15s_26_1_1_U157/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U157/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U158/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q281_reg is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U158/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U66/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q367_reg is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U66/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U67/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q366_reg is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U67/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U68/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q365_reg is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U68/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U243/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q202_reg is absorbed into DSP mul_16s_15s_26_1_1_U243/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U243/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U243/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U244/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q201_reg is absorbed into DSP mul_16s_15s_26_1_1_U244/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U244/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U244/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U416/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q40_reg is absorbed into DSP mul_16s_15s_26_1_1_U416/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U416/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U416/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U415/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q41_reg is absorbed into DSP mul_16s_15s_26_1_1_U415/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U415/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U415/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U246/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q199_reg is absorbed into DSP mul_16s_15s_26_1_1_U246/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U246/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U246/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U247/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q198_reg is absorbed into DSP mul_16s_15s_26_1_1_U247/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U247/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U247/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U248/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q197_reg is absorbed into DSP mul_16s_15s_26_1_1_U248/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U248/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U248/tmp_product.
DSP Report: Generating DSP select_ln134_1041_reg_49554_reg, operation Mode is: (A*B2)'.
DSP Report: register w2_U/q7_reg is absorbed into DSP select_ln134_1041_reg_49554_reg.
DSP Report: register select_ln134_1041_reg_49554_reg is absorbed into DSP select_ln134_1041_reg_49554_reg.
DSP Report: operator mul_16s_15s_26_1_1_U451/tmp_product is absorbed into DSP select_ln134_1041_reg_49554_reg.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U380/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q73_reg is absorbed into DSP mul_16s_15s_26_1_1_U380/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U380/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U380/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U381/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q72_reg is absorbed into DSP mul_16s_15s_26_1_1_U381/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U381/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U381/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U383/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q71_reg is absorbed into DSP mul_16s_15s_26_1_1_U383/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U383/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U383/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U106/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q330_reg is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U106/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U455/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q3_reg is absorbed into DSP mul_16s_15s_26_1_1_U455/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U455/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U455/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U456/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q2_reg is absorbed into DSP mul_16s_15s_26_1_1_U456/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U456/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U456/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U457/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q1_reg is absorbed into DSP mul_16s_15s_26_1_1_U457/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U457/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U457/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U395/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q59_reg is absorbed into DSP mul_16s_15s_26_1_1_U395/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U395/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U395/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U396/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q58_reg is absorbed into DSP mul_16s_15s_26_1_1_U396/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U396/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U396/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U398/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q57_reg is absorbed into DSP mul_16s_15s_26_1_1_U398/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U398/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U398/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U414/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q42_reg is absorbed into DSP mul_16s_15s_26_1_1_U414/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U414/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U414/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U404/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q51_reg is absorbed into DSP mul_16s_15s_26_1_1_U404/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U404/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U404/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U121/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q316_reg is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U121/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U126/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q311_reg is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U126/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U127/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q310_reg is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U127/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U128/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q309_reg is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U128/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U51/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q381_reg is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U52/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q380_reg is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U53/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q379_reg is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U336/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q115_reg is absorbed into DSP mul_16s_15s_26_1_1_U336/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U336/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U336/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U337/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q114_reg is absorbed into DSP mul_16s_15s_26_1_1_U337/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U337/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U337/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U338/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q113_reg is absorbed into DSP mul_16s_15s_26_1_1_U338/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U338/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U338/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U136/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q302_reg is absorbed into DSP mul_16s_15s_26_1_1_U136/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U136/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U407/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q48_reg is absorbed into DSP mul_16s_15s_26_1_1_U407/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U407/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U407/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U408/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q47_reg is absorbed into DSP mul_16s_15s_26_1_1_U408/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U408/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U408/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U140/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q298_reg is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U140/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U458/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q0_reg is absorbed into DSP mul_16s_15s_26_1_1_U458/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U458/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U458/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U449/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q9_reg is absorbed into DSP mul_16s_15s_26_1_1_U449/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U449/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U449/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U151/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q288_reg is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U151/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U155/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q284_reg is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U155/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U192/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q249_reg is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U192/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U228/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q216_reg is absorbed into DSP mul_16s_15s_26_1_1_U228/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U228/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U229/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q215_reg is absorbed into DSP mul_16s_15s_26_1_1_U229/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U229/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U207/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q235_reg is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U207/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U222/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q221_reg is absorbed into DSP mul_16s_15s_26_1_1_U222/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U222/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U81/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q353_reg is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U81/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U82/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q352_reg is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U82/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U83/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q351_reg is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U83/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U32/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q399_reg is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U35/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q396_reg is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U36/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q395_reg is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U36/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U37/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q394_reg is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U38/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q393_reg is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U27/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q404_reg is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U26/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q405_reg is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U31/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q400_reg is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U28/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q403_reg is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U33/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q398_reg is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U34/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q397_reg is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U237/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q207_reg is absorbed into DSP mul_16s_15s_26_1_1_U237/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U237/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U237/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U17/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q413_reg is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U17/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U20/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q410_reg is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U21/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q409_reg is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U21/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U22/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q408_reg is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U22/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U23/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q407_reg is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U12/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q418_reg is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U11/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q419_reg is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U11/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U16/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q414_reg is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U16/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U13/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q417_reg is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U13/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U18/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q412_reg is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U18/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U19/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q411_reg is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U321/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q129_reg is absorbed into DSP mul_16s_15s_26_1_1_U321/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U321/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U321/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U322/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q128_reg is absorbed into DSP mul_16s_15s_26_1_1_U322/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U322/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U322/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U323/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q127_reg is absorbed into DSP mul_16s_15s_26_1_1_U323/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U323/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U323/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U96/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q339_reg is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U96/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U97/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q338_reg is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U97/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U98/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q337_reg is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U98/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U316/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q133_reg is absorbed into DSP mul_16s_15s_26_1_1_U316/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U316/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U316/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U361/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q91_reg is absorbed into DSP mul_16s_15s_26_1_1_U361/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U361/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U361/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U364/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q88_reg is absorbed into DSP mul_16s_15s_26_1_1_U364/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U364/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U364/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U365/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q87_reg is absorbed into DSP mul_16s_15s_26_1_1_U365/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U365/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U365/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U367/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q86_reg is absorbed into DSP mul_16s_15s_26_1_1_U367/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U367/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U367/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U368/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q85_reg is absorbed into DSP mul_16s_15s_26_1_1_U368/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U368/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U368/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U356/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q96_reg is absorbed into DSP mul_16s_15s_26_1_1_U356/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U356/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U356/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U355/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q97_reg is absorbed into DSP mul_16s_15s_26_1_1_U355/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U355/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U355/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U360/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q92_reg is absorbed into DSP mul_16s_15s_26_1_1_U360/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U360/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U360/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U357/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q95_reg is absorbed into DSP mul_16s_15s_26_1_1_U357/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U357/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U357/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U358/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q94_reg is absorbed into DSP mul_16s_15s_26_1_1_U358/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U358/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U358/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U366/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U366/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U366/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U369/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q84_reg is absorbed into DSP mul_16s_15s_26_1_1_U369/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U369/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U369/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U359/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q93_reg is absorbed into DSP mul_16s_15s_26_1_1_U359/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U359/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U359/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U331/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q119_reg is absorbed into DSP mul_16s_15s_26_1_1_U331/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U331/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U331/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U256/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q189_reg is absorbed into DSP mul_16s_15s_26_1_1_U256/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U256/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U256/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U260/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q186_reg is absorbed into DSP mul_16s_15s_26_1_1_U260/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U260/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U260/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U261/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q185_reg is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U261/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U261/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U262/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q184_reg is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U262/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U262/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U263/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q183_reg is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U263/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U263/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U251/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q194_reg is absorbed into DSP mul_16s_15s_26_1_1_U251/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U251/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U251/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U250/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q195_reg is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U250/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U250/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U255/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q190_reg is absorbed into DSP mul_16s_15s_26_1_1_U255/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U255/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U255/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U252/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q193_reg is absorbed into DSP mul_16s_15s_26_1_1_U252/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U252/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U252/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U257/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q188_reg is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U257/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U257/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U259/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q187_reg is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U259/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U259/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U301/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q147_reg is absorbed into DSP mul_16s_15s_26_1_1_U301/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U301/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U301/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U305/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q144_reg is absorbed into DSP mul_16s_15s_26_1_1_U305/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U305/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U305/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U306/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q143_reg is absorbed into DSP mul_16s_15s_26_1_1_U306/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U306/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U306/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U307/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q142_reg is absorbed into DSP mul_16s_15s_26_1_1_U307/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U307/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U307/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U308/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q141_reg is absorbed into DSP mul_16s_15s_26_1_1_U308/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U308/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U308/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U296/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q152_reg is absorbed into DSP mul_16s_15s_26_1_1_U296/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U296/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U296/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U295/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q153_reg is absorbed into DSP mul_16s_15s_26_1_1_U295/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U295/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U295/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U300/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q148_reg is absorbed into DSP mul_16s_15s_26_1_1_U300/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U300/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U300/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U297/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q151_reg is absorbed into DSP mul_16s_15s_26_1_1_U297/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U297/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U297/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U298/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q150_reg is absorbed into DSP mul_16s_15s_26_1_1_U298/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U298/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U298/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U304/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U304/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U304/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U167/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q273_reg is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U167/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U170/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q270_reg is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U170/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U171/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q269_reg is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U171/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U172/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q268_reg is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U172/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U173/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q267_reg is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U173/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U161/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q278_reg is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U161/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U160/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q279_reg is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U160/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U166/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q274_reg is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U166/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U162/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q277_reg is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U162/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U168/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q272_reg is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U168/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U169/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q271_reg is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U169/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U174/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q266_reg is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U174/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U164/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q275_reg is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U164/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U372/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q81_reg is absorbed into DSP mul_16s_15s_26_1_1_U372/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U372/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U372/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U379/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q74_reg is absorbed into DSP mul_16s_15s_26_1_1_U379/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U379/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U379/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U387/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q67_reg is absorbed into DSP mul_16s_15s_26_1_1_U387/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U387/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U387/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U394/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q60_reg is absorbed into DSP mul_16s_15s_26_1_1_U394/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U394/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U394/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U231/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q213_reg is absorbed into DSP mul_16s_15s_26_1_1_U231/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U231/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U232/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q212_reg is absorbed into DSP mul_16s_15s_26_1_1_U232/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U232/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U233/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q211_reg is absorbed into DSP mul_16s_15s_26_1_1_U233/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U233/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U406/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q49_reg is absorbed into DSP mul_16s_15s_26_1_1_U406/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U406/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U406/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U421/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q35_reg is absorbed into DSP mul_16s_15s_26_1_1_U421/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U421/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U421/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U401/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q54_reg is absorbed into DSP mul_16s_15s_26_1_1_U401/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U401/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U401/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U400/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q55_reg is absorbed into DSP mul_16s_15s_26_1_1_U400/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U400/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U400/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U141/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q297_reg is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U141/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U142/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q296_reg is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U142/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U143/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q295_reg is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U143/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U346/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q105_reg is absorbed into DSP mul_16s_15s_26_1_1_U346/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U346/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U346/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U349/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q102_reg is absorbed into DSP mul_16s_15s_26_1_1_U349/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U349/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U349/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U350/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q101_reg is absorbed into DSP mul_16s_15s_26_1_1_U350/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U350/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U350/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U352/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q100_reg is absorbed into DSP mul_16s_15s_26_1_1_U352/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U352/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U352/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U353/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q99_reg is absorbed into DSP mul_16s_15s_26_1_1_U353/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U353/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U353/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U341/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q110_reg is absorbed into DSP mul_16s_15s_26_1_1_U341/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U341/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U341/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U340/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q111_reg is absorbed into DSP mul_16s_15s_26_1_1_U340/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U340/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U340/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U345/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q106_reg is absorbed into DSP mul_16s_15s_26_1_1_U345/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U345/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U345/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U342/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q109_reg is absorbed into DSP mul_16s_15s_26_1_1_U342/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U342/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U342/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U343/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q108_reg is absorbed into DSP mul_16s_15s_26_1_1_U343/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U343/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U343/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U351/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U351/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U351/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U182/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q259_reg is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U182/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U185/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q256_reg is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U185/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U186/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q255_reg is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U186/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U187/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q254_reg is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U187/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U188/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q253_reg is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U188/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U176/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q264_reg is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U176/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U175/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q265_reg is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U175/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U181/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q260_reg is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U181/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U177/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q263_reg is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U177/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U183/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q258_reg is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U183/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U184/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q257_reg is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U184/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U189/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q252_reg is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U189/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U179/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q261_reg is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U179/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U271/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q175_reg is absorbed into DSP mul_16s_15s_26_1_1_U271/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U271/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U271/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U275/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q172_reg is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U275/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U275/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U276/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q171_reg is absorbed into DSP mul_16s_15s_26_1_1_U276/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U276/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U276/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U277/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q170_reg is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U277/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U277/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U278/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q169_reg is absorbed into DSP mul_16s_15s_26_1_1_U278/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U278/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U278/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U266/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q180_reg is absorbed into DSP mul_16s_15s_26_1_1_U266/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U266/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U266/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U265/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q181_reg is absorbed into DSP mul_16s_15s_26_1_1_U265/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U265/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U265/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U270/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q176_reg is absorbed into DSP mul_16s_15s_26_1_1_U270/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U270/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U267/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q179_reg is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U267/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U267/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U272/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q174_reg is absorbed into DSP mul_16s_15s_26_1_1_U272/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U272/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U272/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U274/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q173_reg is absorbed into DSP mul_16s_15s_26_1_1_U274/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U274/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U274/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U213/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q230_reg is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U213/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U214/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q229_reg is absorbed into DSP mul_16s_15s_26_1_1_U214/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U214/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U208/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q234_reg is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U208/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U211/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U211/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U216/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q227_reg is absorbed into DSP mul_16s_15s_26_1_1_U216/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U216/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U217/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q226_reg is absorbed into DSP mul_16s_15s_26_1_1_U217/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U217/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U218/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q225_reg is absorbed into DSP mul_16s_15s_26_1_1_U218/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U218/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U198/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q244_reg is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U198/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U199/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q243_reg is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U199/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U201/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q241_reg is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U201/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U202/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q240_reg is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U202/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U203/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q239_reg is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U203/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U286/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q161_reg is absorbed into DSP mul_16s_15s_26_1_1_U286/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U286/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U286/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U290/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q158_reg is absorbed into DSP mul_16s_15s_26_1_1_U290/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U290/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U290/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U291/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q157_reg is absorbed into DSP mul_16s_15s_26_1_1_U291/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U291/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U291/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U292/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q156_reg is absorbed into DSP mul_16s_15s_26_1_1_U292/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U292/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U292/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U293/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q155_reg is absorbed into DSP mul_16s_15s_26_1_1_U293/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U293/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U293/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U281/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q166_reg is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U281/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U281/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U280/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q167_reg is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U280/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U280/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U285/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q162_reg is absorbed into DSP mul_16s_15s_26_1_1_U285/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U285/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U285/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U282/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q165_reg is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U282/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U282/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U283/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q164_reg is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U283/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U283/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U289/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U289/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U289/tmp_product.
INFO: [Synth 8-3886] merging instance 'w2_U/q416_reg[0]' (FDE) to 'w2_U/q415_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q416_reg[14]' (FDE) to 'w2_U/q415_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q415_reg[0]' (FDE) to 'w2_U/q415_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q415_reg[14]' (FDE) to 'w2_U/q402_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q406_reg[0]' (FDE) to 'w2_U/q402_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q406_reg[14]' (FDE) to 'w2_U/q402_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q402_reg[0]' (FDE) to 'w2_U/q392_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q401_reg[0]' (FDE) to 'w2_U/q392_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q392_reg[0]' (FDE) to 'w2_U/q390_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q391_reg[0]' (FDE) to 'w2_U/q390_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q391_reg[14]' (FDE) to 'w2_U/q390_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q390_reg[0]' (FDE) to 'w2_U/q390_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q390_reg[14]' (FDE) to 'w2_U/q388_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q389_reg[0]' (FDE) to 'w2_U/q388_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q389_reg[14]' (FDE) to 'w2_U/q388_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q388_reg[0]' (FDE) to 'w2_U/q388_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q388_reg[14]' (FDE) to 'w2_U/q386_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q387_reg[0]' (FDE) to 'w2_U/q386_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q387_reg[14]' (FDE) to 'w2_U/q386_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q386_reg[0]' (FDE) to 'w2_U/q386_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q386_reg[14]' (FDE) to 'w2_U/q384_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q385_reg[0]' (FDE) to 'w2_U/q384_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q385_reg[14]' (FDE) to 'w2_U/q384_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q384_reg[0]' (FDE) to 'w2_U/q384_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q384_reg[14]' (FDE) to 'w2_U/q382_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q383_reg[0]' (FDE) to 'w2_U/q382_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q383_reg[14]' (FDE) to 'w2_U/q382_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q382_reg[0]' (FDE) to 'w2_U/q382_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q382_reg[14]' (FDE) to 'w2_U/q377_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q378_reg[0]' (FDE) to 'w2_U/q377_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q378_reg[14]' (FDE) to 'w2_U/q377_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q377_reg[0]' (FDE) to 'w2_U/q375_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q376_reg[0]' (FDE) to 'w2_U/q375_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q375_reg[0]' (FDE) to 'w2_U/q373_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q374_reg[0]' (FDE) to 'w2_U/q373_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q373_reg[0]' (FDE) to 'w2_U/q371_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q372_reg[0]' (FDE) to 'w2_U/q371_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q371_reg[0]' (FDE) to 'w2_U/q369_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q370_reg[0]' (FDE) to 'w2_U/q369_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q369_reg[0]' (FDE) to 'w2_U/q364_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q368_reg[0]' (FDE) to 'w2_U/q364_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q364_reg[0]' (FDE) to 'w2_U/q362_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q363_reg[0]' (FDE) to 'w2_U/q362_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q363_reg[14]' (FDE) to 'w2_U/q362_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q362_reg[0]' (FDE) to 'w2_U/q362_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q362_reg[14]' (FDE) to 'w2_U/q360_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q361_reg[0]' (FDE) to 'w2_U/q360_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q361_reg[14]' (FDE) to 'w2_U/q360_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q360_reg[0]' (FDE) to 'w2_U/q360_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q360_reg[14]' (FDE) to 'w2_U/q358_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q359_reg[0]' (FDE) to 'w2_U/q358_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q359_reg[14]' (FDE) to 'w2_U/q358_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q358_reg[0]' (FDE) to 'w2_U/q358_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q358_reg[14]' (FDE) to 'w2_U/q356_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q357_reg[0]' (FDE) to 'w2_U/q356_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q357_reg[14]' (FDE) to 'w2_U/q356_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q356_reg[0]' (FDE) to 'w2_U/q356_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q356_reg[14]' (FDE) to 'w2_U/q354_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q355_reg[0]' (FDE) to 'w2_U/q354_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q355_reg[14]' (FDE) to 'w2_U/q354_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q354_reg[0]' (FDE) to 'w2_U/q354_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q354_reg[14]' (FDE) to 'w2_U/q349_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q350_reg[0]' (FDE) to 'w2_U/q349_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q350_reg[14]' (FDE) to 'w2_U/q349_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q349_reg[0]' (FDE) to 'w2_U/q347_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q348_reg[0]' (FDE) to 'w2_U/q347_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q347_reg[0]' (FDE) to 'w2_U/q345_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q346_reg[0]' (FDE) to 'w2_U/q345_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q345_reg[0]' (FDE) to 'w2_U/q343_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q344_reg[0]' (FDE) to 'w2_U/q343_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q343_reg[0]' (FDE) to 'w2_U/q341_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q342_reg[0]' (FDE) to 'w2_U/q341_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q341_reg[0]' (FDE) to 'w2_U/q336_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q340_reg[0]' (FDE) to 'w2_U/q336_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q336_reg[0]' (FDE) to 'w2_U/q334_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q335_reg[0]' (FDE) to 'w2_U/q334_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q335_reg[14]' (FDE) to 'w2_U/q334_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q334_reg[0]' (FDE) to 'w2_U/q334_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q334_reg[14]' (FDE) to 'w2_U/q332_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q333_reg[0]' (FDE) to 'w2_U/q332_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q333_reg[14]' (FDE) to 'w2_U/q332_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q332_reg[0]' (FDE) to 'w2_U/q332_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q332_reg[14]' (FDE) to 'w2_U/q329_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q331_reg[0]' (FDE) to 'w2_U/q329_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q331_reg[14]' (FDE) to 'w2_U/q329_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q329_reg[0]' (FDE) to 'w2_U/q329_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q329_reg[14]' (FDE) to 'w2_U/q327_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q328_reg[0]' (FDE) to 'w2_U/q327_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q328_reg[14]' (FDE) to 'w2_U/q327_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q327_reg[0]' (FDE) to 'w2_U/q327_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q327_reg[14]' (FDE) to 'w2_U/q322_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q326_reg[0]' (FDE) to 'w2_U/q322_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q326_reg[14]' (FDE) to 'w2_U/q322_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q322_reg[0]' (FDE) to 'w2_U/q322_reg[14]'
INFO: [Synth 8-3886] merging instance 'w2_U/q322_reg[14]' (FDE) to 'w2_U/q320_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q321_reg[0]' (FDE) to 'w2_U/q320_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q320_reg[0]' (FDE) to 'w2_U/q318_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q319_reg[0]' (FDE) to 'w2_U/q318_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q318_reg[0]' (FDE) to 'w2_U/q315_reg[0]'
INFO: [Synth 8-3886] merging instance 'w2_U/q317_reg[0]' (FDE) to 'w2_U/q315_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w2_U/q4_reg[0] )
DSP Report: Generating DSP mul_16s_15s_26_1_1_U376/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U376/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U376/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U375/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U375/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U375/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U373/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U373/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U373/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U382/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U382/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U382/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U384/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U384/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U384/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U374/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U374/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U374/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U92/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U92/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U95/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U95/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U91/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U91/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U88/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U88/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U99/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U99/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U90/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U90/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U77/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U77/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U80/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U80/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U76/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U76/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U73/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U73/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U84/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U84/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U75/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U75/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U391/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U391/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U391/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U390/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U390/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U390/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U388/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U388/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U388/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U397/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U397/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U397/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U62/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U62/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U65/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U65/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U61/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U61/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U58/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U69/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U69/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U60/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U60/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U47/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U50/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U43/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U328/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U328/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U328/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U335/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U335/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U335/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U313/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U313/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U313/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U320/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U320/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U320/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U197/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U197/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U200/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U200/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U195/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U195/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U193/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U196/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U196/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U204/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U204/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U194/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U194/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U212/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U215/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U215/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U210/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U210/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U219/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U219/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U209/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U226/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U226/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U230/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U230/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U225/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U225/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U223/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U223/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U227/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U227/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U241/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U241/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U241/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U245/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U245/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U245/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U240/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U240/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U238/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U238/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U238/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U242/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U242/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U242/tmp_product.
DSP Report: Generating DSP tmp_494_reg_109206_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q251_reg is absorbed into DSP tmp_494_reg_109206_reg.
DSP Report: register tmp_494_reg_109206_reg is absorbed into DSP tmp_494_reg_109206_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1033/tmp_product is absorbed into DSP tmp_494_reg_109206_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q250_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_925_reg_109211_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1708/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_164_reg_106016_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q713_reg is absorbed into DSP tmp_164_reg_106016_reg.
DSP Report: register tmp_164_reg_106016_reg is absorbed into DSP tmp_164_reg_106016_reg.
DSP Report: operator mul_16s_15s_26_1_1_U703/tmp_product is absorbed into DSP tmp_164_reg_106016_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q712_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_309_reg_106021_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1378/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q728_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_287_reg_105911_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1367/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_152_reg_105901_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_152_reg_105901_reg is absorbed into DSP tmp_152_reg_105901_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U691/tmp_product is absorbed into DSP tmp_152_reg_105901_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1366/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_256_reg_106906_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q583_reg is absorbed into DSP tmp_256_reg_106906_reg.
DSP Report: register tmp_256_reg_106906_reg is absorbed into DSP tmp_256_reg_106906_reg.
DSP Report: operator mul_16s_15s_26_1_1_U795/tmp_product is absorbed into DSP tmp_256_reg_106906_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q195_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1470/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_251_reg_106856_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q591_reg is absorbed into DSP tmp_251_reg_106856_reg.
DSP Report: register tmp_251_reg_106856_reg is absorbed into DSP tmp_251_reg_106856_reg.
DSP Report: operator mul_16s_15s_26_1_1_U790/tmp_product is absorbed into DSP tmp_251_reg_106856_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q197_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1465/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_270_reg_107041_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q564_reg is absorbed into DSP tmp_270_reg_107041_reg.
DSP Report: register tmp_270_reg_107041_reg is absorbed into DSP tmp_270_reg_107041_reg.
DSP Report: operator mul_16s_15s_26_1_1_U809/tmp_product is absorbed into DSP tmp_270_reg_107041_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q563_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_507_reg_107046_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1484/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_269_reg_107031_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q566_reg is absorbed into DSP tmp_269_reg_107031_reg.
DSP Report: register tmp_269_reg_107031_reg is absorbed into DSP tmp_269_reg_107031_reg.
DSP Report: operator mul_16s_15s_26_1_1_U808/tmp_product is absorbed into DSP tmp_269_reg_107031_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q565_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_505_reg_107036_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1483/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q749_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_259_reg_105766_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1352/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_137_reg_105756_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_137_reg_105756_reg is absorbed into DSP tmp_137_reg_105756_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U676/tmp_product is absorbed into DSP tmp_137_reg_105756_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_272_reg_107061_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q561_reg is absorbed into DSP tmp_272_reg_107061_reg.
DSP Report: register tmp_272_reg_107061_reg is absorbed into DSP tmp_272_reg_107061_reg.
DSP Report: operator mul_16s_15s_26_1_1_U811/tmp_product is absorbed into DSP tmp_272_reg_107061_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q560_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_511_reg_107066_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_275_reg_107091_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_275_reg_107091_reg is absorbed into DSP tmp_275_reg_107091_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U814/tmp_product is absorbed into DSP tmp_275_reg_107091_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1489/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_120_reg_105591_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q774_reg is absorbed into DSP tmp_120_reg_105591_reg.
DSP Report: register tmp_120_reg_105591_reg is absorbed into DSP tmp_120_reg_105591_reg.
DSP Report: operator mul_16s_15s_26_1_1_U659/tmp_product is absorbed into DSP tmp_120_reg_105591_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q773_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_227_reg_105596_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1334/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_119_reg_105581_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q776_reg is absorbed into DSP tmp_119_reg_105581_reg.
DSP Report: register tmp_119_reg_105581_reg is absorbed into DSP tmp_119_reg_105581_reg.
DSP Report: operator mul_16s_15s_26_1_1_U658/tmp_product is absorbed into DSP tmp_119_reg_105581_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q775_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_225_reg_105586_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1333/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_211_reg_106471_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q646_reg is absorbed into DSP tmp_211_reg_106471_reg.
DSP Report: register tmp_211_reg_106471_reg is absorbed into DSP tmp_211_reg_106471_reg.
DSP Report: operator mul_16s_15s_26_1_1_U750/tmp_product is absorbed into DSP tmp_211_reg_106471_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q216_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1425/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q176_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1510/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_95_reg_105346_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q809_reg is absorbed into DSP tmp_95_reg_105346_reg.
DSP Report: register tmp_95_reg_105346_reg is absorbed into DSP tmp_95_reg_105346_reg.
DSP Report: operator mul_16s_15s_26_1_1_U634/tmp_product is absorbed into DSP tmp_95_reg_105346_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q271_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1309/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_90_reg_105301_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q816_reg is absorbed into DSP tmp_90_reg_105301_reg.
DSP Report: register tmp_90_reg_105301_reg is absorbed into DSP tmp_90_reg_105301_reg.
DSP Report: operator mul_16s_15s_26_1_1_U629/tmp_product is absorbed into DSP tmp_90_reg_105301_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q815_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_171_reg_105306_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1304/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_89_reg_105291_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q818_reg is absorbed into DSP tmp_89_reg_105291_reg.
DSP Report: register tmp_89_reg_105291_reg is absorbed into DSP tmp_89_reg_105291_reg.
DSP Report: operator mul_16s_15s_26_1_1_U628/tmp_product is absorbed into DSP tmp_89_reg_105291_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q817_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_169_reg_105296_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1303/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_540_reg_109651_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q186_reg is absorbed into DSP tmp_540_reg_109651_reg.
DSP Report: register tmp_540_reg_109651_reg is absorbed into DSP tmp_540_reg_109651_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1079/tmp_product is absorbed into DSP tmp_540_reg_109651_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q185_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1011_reg_109656_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1754/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_285_reg_107186_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q543_reg is absorbed into DSP tmp_285_reg_107186_reg.
DSP Report: register tmp_285_reg_107186_reg is absorbed into DSP tmp_285_reg_107186_reg.
DSP Report: operator mul_16s_15s_26_1_1_U824/tmp_product is absorbed into DSP tmp_285_reg_107186_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q542_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_535_reg_107191_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1499/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_284_reg_107176_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q545_reg is absorbed into DSP tmp_284_reg_107176_reg.
DSP Report: register tmp_284_reg_107176_reg is absorbed into DSP tmp_284_reg_107176_reg.
DSP Report: operator mul_16s_15s_26_1_1_U823/tmp_product is absorbed into DSP tmp_284_reg_107176_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q544_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_533_reg_107181_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1498/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_287_reg_107206_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q540_reg is absorbed into DSP tmp_287_reg_107206_reg.
DSP Report: register tmp_287_reg_107206_reg is absorbed into DSP tmp_287_reg_107206_reg.
DSP Report: operator mul_16s_15s_26_1_1_U826/tmp_product is absorbed into DSP tmp_287_reg_107206_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q539_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: register w4_load_539_reg_107211_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1501/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_290_reg_107236_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_290_reg_107236_reg is absorbed into DSP tmp_290_reg_107236_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U829/tmp_product is absorbed into DSP tmp_290_reg_107236_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1504/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_125_reg_105636_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q767_reg is absorbed into DSP tmp_125_reg_105636_reg.
DSP Report: register tmp_125_reg_105636_reg is absorbed into DSP tmp_125_reg_105636_reg.
DSP Report: operator mul_16s_15s_26_1_1_U664/tmp_product is absorbed into DSP tmp_125_reg_105636_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q257_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1339/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_106_reg_105456_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_106_reg_105456_reg is absorbed into DSP tmp_106_reg_105456_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U645/tmp_product is absorbed into DSP tmp_106_reg_105456_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1320/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_2_reg_104476_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q935_reg is absorbed into DSP tmp_2_reg_104476_reg.
DSP Report: register tmp_2_reg_104476_reg is absorbed into DSP tmp_2_reg_104476_reg.
DSP Report: operator mul_16s_15s_26_1_1_U544/tmp_product is absorbed into DSP tmp_2_reg_104476_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q313_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1219/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_77_reg_105171_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q835_reg is absorbed into DSP tmp_77_reg_105171_reg.
DSP Report: register tmp_77_reg_105171_reg is absorbed into DSP tmp_77_reg_105171_reg.
DSP Report: operator mul_16s_15s_26_1_1_U616/tmp_product is absorbed into DSP tmp_77_reg_105171_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q279_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1291/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_29_reg_104711_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_29_reg_104711_reg is absorbed into DSP tmp_29_reg_104711_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U568/tmp_product is absorbed into DSP tmp_29_reg_104711_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1243/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q279_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q271_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q525_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q313_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q537_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q504_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q558_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q516_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q418_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q439_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q441_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q447_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q449_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q455_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q460_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q462_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q468_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q861_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q470_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q476_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q481_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q924_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q936_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q483_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q546_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q489_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q502_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q497_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q678_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q903_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q657_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q915_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q894_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q491_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q636_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q176_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q197_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q944_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q944_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q943_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q942_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q942_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q941_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q940_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q940_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q939_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q939_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q938_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q937_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q937_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q934_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q934_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q933_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q933_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q932_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q931_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q931_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q930_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q929_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q929_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q928_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q928_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q927_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q927_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q926_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q926_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q925_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q925_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q923_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q923_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q922_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q921_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q921_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q920_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q919_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q919_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q918_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q918_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q917_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q916_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q916_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q914_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q914_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q913_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q913_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q912_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q912_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q911_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q910_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q910_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q909_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q908_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q908_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q907_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q907_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q906_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q906_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q905_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w4_U/q905_reg[14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp_546_reg_109711_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_546_reg_109711_reg is absorbed into DSP tmp_546_reg_109711_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1085/tmp_product is absorbed into DSP tmp_546_reg_109711_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1760/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_547_reg_109721_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_547_reg_109721_reg is absorbed into DSP tmp_547_reg_109721_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1086/tmp_product is absorbed into DSP tmp_547_reg_109721_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1025_reg_109726_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1761/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_360_reg_107911_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_360_reg_107911_reg is absorbed into DSP tmp_360_reg_107911_reg.
DSP Report: operator mul_16s_15s_26_1_1_U899/tmp_product is absorbed into DSP tmp_360_reg_107911_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_675_reg_107916_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1574/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_345_reg_107766_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_345_reg_107766_reg is absorbed into DSP tmp_345_reg_107766_reg.
DSP Report: operator mul_16s_15s_26_1_1_U884/tmp_product is absorbed into DSP tmp_345_reg_107766_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_647_reg_107771_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1559/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_335_reg_107671_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_335_reg_107671_reg is absorbed into DSP tmp_335_reg_107671_reg.
DSP Report: operator mul_16s_15s_26_1_1_U874/tmp_product is absorbed into DSP tmp_335_reg_107671_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1549/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_330_reg_107621_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_330_reg_107621_reg is absorbed into DSP tmp_330_reg_107621_reg.
DSP Report: operator mul_16s_15s_26_1_1_U869/tmp_product is absorbed into DSP tmp_330_reg_107621_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_619_reg_107626_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1544/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_329_reg_107611_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_329_reg_107611_reg is absorbed into DSP tmp_329_reg_107611_reg.
DSP Report: operator mul_16s_15s_26_1_1_U868/tmp_product is absorbed into DSP tmp_329_reg_107611_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1543/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_334_reg_107661_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_334_reg_107661_reg is absorbed into DSP tmp_334_reg_107661_reg.
DSP Report: operator mul_16s_15s_26_1_1_U873/tmp_product is absorbed into DSP tmp_334_reg_107661_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1548/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_331_reg_107631_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_331_reg_107631_reg is absorbed into DSP tmp_331_reg_107631_reg.
DSP Report: operator mul_16s_15s_26_1_1_U870/tmp_product is absorbed into DSP tmp_331_reg_107631_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1545/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_337_reg_107686_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_337_reg_107686_reg is absorbed into DSP tmp_337_reg_107686_reg.
DSP Report: operator mul_16s_15s_26_1_1_U876/tmp_product is absorbed into DSP tmp_337_reg_107686_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1551/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_338_reg_107696_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_338_reg_107696_reg is absorbed into DSP tmp_338_reg_107696_reg.
DSP Report: operator mul_16s_15s_26_1_1_U877/tmp_product is absorbed into DSP tmp_338_reg_107696_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1552/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_343_reg_107746_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_343_reg_107746_reg is absorbed into DSP tmp_343_reg_107746_reg.
DSP Report: operator mul_16s_15s_26_1_1_U882/tmp_product is absorbed into DSP tmp_343_reg_107746_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1557/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_333_reg_107651_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_333_reg_107651_reg is absorbed into DSP tmp_333_reg_107651_reg.
DSP Report: operator mul_16s_15s_26_1_1_U872/tmp_product is absorbed into DSP tmp_333_reg_107651_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1547/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_332_reg_107641_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_332_reg_107641_reg is absorbed into DSP tmp_332_reg_107641_reg.
DSP Report: operator mul_16s_15s_26_1_1_U871/tmp_product is absorbed into DSP tmp_332_reg_107641_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1546/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_336_reg_107681_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_336_reg_107681_reg is absorbed into DSP tmp_336_reg_107681_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U875/tmp_product is absorbed into DSP tmp_336_reg_107681_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1550/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_325_reg_107571_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_325_reg_107571_reg is absorbed into DSP tmp_325_reg_107571_reg.
DSP Report: operator mul_16s_15s_26_1_1_U864/tmp_product is absorbed into DSP tmp_325_reg_107571_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1539/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_326_reg_107581_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_326_reg_107581_reg is absorbed into DSP tmp_326_reg_107581_reg.
DSP Report: operator mul_16s_15s_26_1_1_U865/tmp_product is absorbed into DSP tmp_326_reg_107581_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1540/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_320_reg_107526_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_320_reg_107526_reg is absorbed into DSP tmp_320_reg_107526_reg.
DSP Report: operator mul_16s_15s_26_1_1_U859/tmp_product is absorbed into DSP tmp_320_reg_107526_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1534/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_324_reg_107561_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_324_reg_107561_reg is absorbed into DSP tmp_324_reg_107561_reg.
DSP Report: operator mul_16s_15s_26_1_1_U863/tmp_product is absorbed into DSP tmp_324_reg_107561_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1538/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_327_reg_107591_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_327_reg_107591_reg is absorbed into DSP tmp_327_reg_107591_reg.
DSP Report: operator mul_16s_15s_26_1_1_U866/tmp_product is absorbed into DSP tmp_327_reg_107591_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1541/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_315_reg_107476_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_315_reg_107476_reg is absorbed into DSP tmp_315_reg_107476_reg.
DSP Report: operator mul_16s_15s_26_1_1_U854/tmp_product is absorbed into DSP tmp_315_reg_107476_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_591_reg_107481_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1529/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_314_reg_107466_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_314_reg_107466_reg is absorbed into DSP tmp_314_reg_107466_reg.
DSP Report: operator mul_16s_15s_26_1_1_U853/tmp_product is absorbed into DSP tmp_314_reg_107466_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1528/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_319_reg_107516_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_319_reg_107516_reg is absorbed into DSP tmp_319_reg_107516_reg.
DSP Report: operator mul_16s_15s_26_1_1_U858/tmp_product is absorbed into DSP tmp_319_reg_107516_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1533/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_316_reg_107486_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_316_reg_107486_reg is absorbed into DSP tmp_316_reg_107486_reg.
DSP Report: operator mul_16s_15s_26_1_1_U855/tmp_product is absorbed into DSP tmp_316_reg_107486_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1530/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_317_reg_107496_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_317_reg_107496_reg is absorbed into DSP tmp_317_reg_107496_reg.
DSP Report: operator mul_16s_15s_26_1_1_U856/tmp_product is absorbed into DSP tmp_317_reg_107496_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1531/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_321_reg_107536_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_321_reg_107536_reg is absorbed into DSP tmp_321_reg_107536_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U860/tmp_product is absorbed into DSP tmp_321_reg_107536_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1535/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_322_reg_107541_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_322_reg_107541_reg is absorbed into DSP tmp_322_reg_107541_reg.
DSP Report: operator mul_16s_15s_26_1_1_U861/tmp_product is absorbed into DSP tmp_322_reg_107541_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1536/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_323_reg_107551_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_323_reg_107551_reg is absorbed into DSP tmp_323_reg_107551_reg.
DSP Report: operator mul_16s_15s_26_1_1_U862/tmp_product is absorbed into DSP tmp_323_reg_107551_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1537/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_328_reg_107601_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_328_reg_107601_reg is absorbed into DSP tmp_328_reg_107601_reg.
DSP Report: operator mul_16s_15s_26_1_1_U867/tmp_product is absorbed into DSP tmp_328_reg_107601_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1542/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_318_reg_107506_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_318_reg_107506_reg is absorbed into DSP tmp_318_reg_107506_reg.
DSP Report: operator mul_16s_15s_26_1_1_U857/tmp_product is absorbed into DSP tmp_318_reg_107506_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1532/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_450_reg_108781_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_450_reg_108781_reg is absorbed into DSP tmp_450_reg_108781_reg.
DSP Report: operator mul_16s_15s_26_1_1_U989/tmp_product is absorbed into DSP tmp_450_reg_108781_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_843_reg_108786_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1664/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_458_reg_108861_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_458_reg_108861_reg is absorbed into DSP tmp_458_reg_108861_reg.
DSP Report: operator mul_16s_15s_26_1_1_U997/tmp_product is absorbed into DSP tmp_458_reg_108861_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1672/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_460_reg_108876_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_460_reg_108876_reg is absorbed into DSP tmp_460_reg_108876_reg.
DSP Report: operator mul_16s_15s_26_1_1_U999/tmp_product is absorbed into DSP tmp_460_reg_108876_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1674/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_461_reg_108886_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_461_reg_108886_reg is absorbed into DSP tmp_461_reg_108886_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1000/tmp_product is absorbed into DSP tmp_461_reg_108886_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1675/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_462_reg_108896_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_462_reg_108896_reg is absorbed into DSP tmp_462_reg_108896_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1001/tmp_product is absorbed into DSP tmp_462_reg_108896_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1676/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_480_reg_109071_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_480_reg_109071_reg is absorbed into DSP tmp_480_reg_109071_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1019/tmp_product is absorbed into DSP tmp_480_reg_109071_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_899_reg_109076_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1694/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_488_reg_109151_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_488_reg_109151_reg is absorbed into DSP tmp_488_reg_109151_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1027/tmp_product is absorbed into DSP tmp_488_reg_109151_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1702/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_512_reg_109381_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_512_reg_109381_reg is absorbed into DSP tmp_512_reg_109381_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1051/tmp_product is absorbed into DSP tmp_512_reg_109381_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_959_reg_109386_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1726/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_295_reg_107281_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_295_reg_107281_reg is absorbed into DSP tmp_295_reg_107281_reg.
DSP Report: operator mul_16s_15s_26_1_1_U834/tmp_product is absorbed into DSP tmp_295_reg_107281_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1509/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_536_reg_109611_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_536_reg_109611_reg is absorbed into DSP tmp_536_reg_109611_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1075/tmp_product is absorbed into DSP tmp_536_reg_109611_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1750/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_537_reg_109621_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_537_reg_109621_reg is absorbed into DSP tmp_537_reg_109621_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1076/tmp_product is absorbed into DSP tmp_537_reg_109621_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1751/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_294_reg_107271_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_294_reg_107271_reg is absorbed into DSP tmp_294_reg_107271_reg.
DSP Report: operator mul_16s_15s_26_1_1_U833/tmp_product is absorbed into DSP tmp_294_reg_107271_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1508/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_293_reg_107261_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_293_reg_107261_reg is absorbed into DSP tmp_293_reg_107261_reg.
DSP Report: operator mul_16s_15s_26_1_1_U832/tmp_product is absorbed into DSP tmp_293_reg_107261_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_549_reg_107266_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1507/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_291_reg_107241_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_291_reg_107241_reg is absorbed into DSP tmp_291_reg_107241_reg.
DSP Report: operator mul_16s_15s_26_1_1_U830/tmp_product is absorbed into DSP tmp_291_reg_107241_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1505/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_545_reg_109701_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_545_reg_109701_reg is absorbed into DSP tmp_545_reg_109701_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1084/tmp_product is absorbed into DSP tmp_545_reg_109701_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1759/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_549_reg_109741_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_549_reg_109741_reg is absorbed into DSP tmp_549_reg_109741_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1088/tmp_product is absorbed into DSP tmp_549_reg_109741_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1763/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_552_reg_109766_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_552_reg_109766_reg is absorbed into DSP tmp_552_reg_109766_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1091/tmp_product is absorbed into DSP tmp_552_reg_109766_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1766/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_553_reg_109776_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_553_reg_109776_reg is absorbed into DSP tmp_553_reg_109776_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1092/tmp_product is absorbed into DSP tmp_553_reg_109776_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1035_reg_109781_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1767/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_558_reg_109826_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_558_reg_109826_reg is absorbed into DSP tmp_558_reg_109826_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1097/tmp_product is absorbed into DSP tmp_558_reg_109826_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1045_reg_109831_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1772/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_280_reg_107136_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_280_reg_107136_reg is absorbed into DSP tmp_280_reg_107136_reg.
DSP Report: operator mul_16s_15s_26_1_1_U819/tmp_product is absorbed into DSP tmp_280_reg_107136_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1494/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_279_reg_107126_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_279_reg_107126_reg is absorbed into DSP tmp_279_reg_107126_reg.
DSP Report: operator mul_16s_15s_26_1_1_U818/tmp_product is absorbed into DSP tmp_279_reg_107126_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1493/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_278_reg_107116_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_278_reg_107116_reg is absorbed into DSP tmp_278_reg_107116_reg.
DSP Report: operator mul_16s_15s_26_1_1_U817/tmp_product is absorbed into DSP tmp_278_reg_107116_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_521_reg_107121_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1492/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_276_reg_107096_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_276_reg_107096_reg is absorbed into DSP tmp_276_reg_107096_reg.
DSP Report: operator mul_16s_15s_26_1_1_U815/tmp_product is absorbed into DSP tmp_276_reg_107096_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1490/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_56_reg_104971_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_56_reg_104971_reg is absorbed into DSP tmp_56_reg_104971_reg.
DSP Report: operator mul_16s_15s_26_1_1_U595/tmp_product is absorbed into DSP tmp_56_reg_104971_reg.
DSP Report: Generating DSP tmp_265_reg_106991_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_265_reg_106991_reg is absorbed into DSP tmp_265_reg_106991_reg.
DSP Report: operator mul_16s_15s_26_1_1_U804/tmp_product is absorbed into DSP tmp_265_reg_106991_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1479/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_264_reg_106981_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_264_reg_106981_reg is absorbed into DSP tmp_264_reg_106981_reg.
DSP Report: operator mul_16s_15s_26_1_1_U803/tmp_product is absorbed into DSP tmp_264_reg_106981_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1478/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_624_reg_110466_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_624_reg_110466_reg is absorbed into DSP tmp_624_reg_110466_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1163/tmp_product is absorbed into DSP tmp_624_reg_110466_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1838/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_252_reg_106866_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_252_reg_106866_reg is absorbed into DSP tmp_252_reg_106866_reg.
DSP Report: operator mul_16s_15s_26_1_1_U791/tmp_product is absorbed into DSP tmp_252_reg_106866_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1466/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_638_reg_110601_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_638_reg_110601_reg is absorbed into DSP tmp_638_reg_110601_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1177/tmp_product is absorbed into DSP tmp_638_reg_110601_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1852/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_640_reg_110621_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_640_reg_110621_reg is absorbed into DSP tmp_640_reg_110621_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1179/tmp_product is absorbed into DSP tmp_640_reg_110621_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_250_reg_106846_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_250_reg_106846_reg is absorbed into DSP tmp_250_reg_106846_reg.
DSP Report: operator mul_16s_15s_26_1_1_U789/tmp_product is absorbed into DSP tmp_250_reg_106846_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1464/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_310_reg_107426_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_310_reg_107426_reg is absorbed into DSP tmp_310_reg_107426_reg.
DSP Report: operator mul_16s_15s_26_1_1_U849/tmp_product is absorbed into DSP tmp_310_reg_107426_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1524/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_311_reg_107436_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_311_reg_107436_reg is absorbed into DSP tmp_311_reg_107436_reg.
DSP Report: operator mul_16s_15s_26_1_1_U850/tmp_product is absorbed into DSP tmp_311_reg_107436_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1525/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_306_reg_107386_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_306_reg_107386_reg is absorbed into DSP tmp_306_reg_107386_reg.
DSP Report: operator mul_16s_15s_26_1_1_U845/tmp_product is absorbed into DSP tmp_306_reg_107386_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1520/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_309_reg_107416_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_309_reg_107416_reg is absorbed into DSP tmp_309_reg_107416_reg.
DSP Report: operator mul_16s_15s_26_1_1_U848/tmp_product is absorbed into DSP tmp_309_reg_107416_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1523/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_312_reg_107446_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_312_reg_107446_reg is absorbed into DSP tmp_312_reg_107446_reg.
DSP Report: operator mul_16s_15s_26_1_1_U851/tmp_product is absorbed into DSP tmp_312_reg_107446_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1526/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_300_reg_107331_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_300_reg_107331_reg is absorbed into DSP tmp_300_reg_107331_reg.
DSP Report: operator mul_16s_15s_26_1_1_U839/tmp_product is absorbed into DSP tmp_300_reg_107331_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1514/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_299_reg_107321_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_299_reg_107321_reg is absorbed into DSP tmp_299_reg_107321_reg.
DSP Report: operator mul_16s_15s_26_1_1_U838/tmp_product is absorbed into DSP tmp_299_reg_107321_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1513/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_304_reg_107371_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_304_reg_107371_reg is absorbed into DSP tmp_304_reg_107371_reg.
DSP Report: operator mul_16s_15s_26_1_1_U843/tmp_product is absorbed into DSP tmp_304_reg_107371_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1518/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_301_reg_107341_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_301_reg_107341_reg is absorbed into DSP tmp_301_reg_107341_reg.
DSP Report: operator mul_16s_15s_26_1_1_U840/tmp_product is absorbed into DSP tmp_301_reg_107341_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1515/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_302_reg_107351_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_302_reg_107351_reg is absorbed into DSP tmp_302_reg_107351_reg.
DSP Report: operator mul_16s_15s_26_1_1_U841/tmp_product is absorbed into DSP tmp_302_reg_107351_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1516/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_305_reg_107381_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_305_reg_107381_reg is absorbed into DSP tmp_305_reg_107381_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U844/tmp_product is absorbed into DSP tmp_305_reg_107381_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1519/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_249_reg_106836_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_249_reg_106836_reg is absorbed into DSP tmp_249_reg_106836_reg.
DSP Report: operator mul_16s_15s_26_1_1_U788/tmp_product is absorbed into DSP tmp_249_reg_106836_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1463/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_656_reg_110776_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_656_reg_110776_reg is absorbed into DSP tmp_656_reg_110776_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1195/tmp_product is absorbed into DSP tmp_656_reg_110776_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1870/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_667_reg_110881_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_667_reg_110881_reg is absorbed into DSP tmp_667_reg_110881_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1206/tmp_product is absorbed into DSP tmp_667_reg_110881_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1249_reg_110886_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1881/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_542_reg_109671_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_542_reg_109671_reg is absorbed into DSP tmp_542_reg_109671_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1081/tmp_product is absorbed into DSP tmp_542_reg_109671_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1015_reg_109676_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1756/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_71_reg_105116_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_71_reg_105116_reg is absorbed into DSP tmp_71_reg_105116_reg.
DSP Report: operator mul_16s_15s_26_1_1_U610/tmp_product is absorbed into DSP tmp_71_reg_105116_reg.
DSP Report: Generating DSP tmp_204_reg_106401_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_204_reg_106401_reg is absorbed into DSP tmp_204_reg_106401_reg.
DSP Report: operator mul_16s_15s_26_1_1_U743/tmp_product is absorbed into DSP tmp_204_reg_106401_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1418/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_59_reg_105001_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_59_reg_105001_reg is absorbed into DSP tmp_59_reg_105001_reg.
DSP Report: operator mul_16s_15s_26_1_1_U598/tmp_product is absorbed into DSP tmp_59_reg_105001_reg.
DSP Report: Generating DSP tmp_197_reg_106336_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_197_reg_106336_reg is absorbed into DSP tmp_197_reg_106336_reg.
DSP Report: operator mul_16s_15s_26_1_1_U736/tmp_product is absorbed into DSP tmp_197_reg_106336_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_371_reg_106341_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1411/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_86_reg_105261_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_86_reg_105261_reg is absorbed into DSP tmp_86_reg_105261_reg.
DSP Report: operator mul_16s_15s_26_1_1_U625/tmp_product is absorbed into DSP tmp_86_reg_105261_reg.
DSP Report: Generating DSP tmp_10_reg_104526_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_10_reg_104526_reg is absorbed into DSP tmp_10_reg_104526_reg.
DSP Report: operator mul_16s_15s_26_1_1_U549/tmp_product is absorbed into DSP tmp_10_reg_104526_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1224/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_296_reg_107291_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_296_reg_107291_reg is absorbed into DSP tmp_296_reg_107291_reg.
DSP Report: operator mul_16s_15s_26_1_1_U835/tmp_product is absorbed into DSP tmp_296_reg_107291_reg.
DSP Report: Generating DSP tmp_11_reg_104536_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_11_reg_104536_reg is absorbed into DSP tmp_11_reg_104536_reg.
DSP Report: operator mul_16s_15s_26_1_1_U550/tmp_product is absorbed into DSP tmp_11_reg_104536_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1225/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_541_reg_109661_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_541_reg_109661_reg is absorbed into DSP tmp_541_reg_109661_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1080/tmp_product is absorbed into DSP tmp_541_reg_109661_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1755/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_4_reg_104486_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_4_reg_104486_reg is absorbed into DSP tmp_4_reg_104486_reg.
DSP Report: operator mul_16s_15s_26_1_1_U545/tmp_product is absorbed into DSP tmp_4_reg_104486_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1220/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_375_reg_108056_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_375_reg_108056_reg is absorbed into DSP tmp_375_reg_108056_reg.
DSP Report: operator mul_16s_15s_26_1_1_U914/tmp_product is absorbed into DSP tmp_375_reg_108056_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_703_reg_108061_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1589/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_390_reg_108201_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_390_reg_108201_reg is absorbed into DSP tmp_390_reg_108201_reg.
DSP Report: operator mul_16s_15s_26_1_1_U929/tmp_product is absorbed into DSP tmp_390_reg_108201_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_731_reg_108206_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1604/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_8_reg_104516_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_8_reg_104516_reg is absorbed into DSP tmp_8_reg_104516_reg.
DSP Report: operator mul_16s_15s_26_1_1_U548/tmp_product is absorbed into DSP tmp_8_reg_104516_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1223/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_12_reg_104546_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_12_reg_104546_reg is absorbed into DSP tmp_12_reg_104546_reg.
DSP Report: operator mul_16s_15s_26_1_1_U551/tmp_product is absorbed into DSP tmp_12_reg_104546_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1226/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_114_reg_105531_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_114_reg_105531_reg is absorbed into DSP tmp_114_reg_105531_reg.
DSP Report: operator mul_16s_15s_26_1_1_U653/tmp_product is absorbed into DSP tmp_114_reg_105531_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1328/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_111_reg_105501_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_111_reg_105501_reg is absorbed into DSP tmp_111_reg_105501_reg.
DSP Report: operator mul_16s_15s_26_1_1_U650/tmp_product is absorbed into DSP tmp_111_reg_105501_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1325/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_6_reg_104436_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_6_reg_104436_reg is absorbed into DSP tmp_6_reg_104436_reg.
DSP Report: operator mul_16s_15s_26_1_1_U540/tmp_product is absorbed into DSP tmp_6_reg_104436_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_3_reg_104441_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1215/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_3_reg_104426_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_3_reg_104426_reg is absorbed into DSP tmp_3_reg_104426_reg.
DSP Report: operator mul_16s_15s_26_1_1_U539/tmp_product is absorbed into DSP tmp_3_reg_104426_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1_reg_104431_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1214/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_544_reg_109691_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_544_reg_109691_reg is absorbed into DSP tmp_544_reg_109691_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1083/tmp_product is absorbed into DSP tmp_544_reg_109691_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1758/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_99_reg_105386_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_99_reg_105386_reg is absorbed into DSP tmp_99_reg_105386_reg.
DSP Report: operator mul_16s_15s_26_1_1_U638/tmp_product is absorbed into DSP tmp_99_reg_105386_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1313/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_96_reg_105356_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_96_reg_105356_reg is absorbed into DSP tmp_96_reg_105356_reg.
DSP Report: operator mul_16s_15s_26_1_1_U635/tmp_product is absorbed into DSP tmp_96_reg_105356_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1310/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_87_reg_105271_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_87_reg_105271_reg is absorbed into DSP tmp_87_reg_105271_reg.
DSP Report: operator mul_16s_15s_26_1_1_U626/tmp_product is absorbed into DSP tmp_87_reg_105271_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1301/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_84_reg_105241_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_84_reg_105241_reg is absorbed into DSP tmp_84_reg_105241_reg.
DSP Report: operator mul_16s_15s_26_1_1_U623/tmp_product is absorbed into DSP tmp_84_reg_105241_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1298/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_81_reg_105211_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_81_reg_105211_reg is absorbed into DSP tmp_81_reg_105211_reg.
DSP Report: operator mul_16s_15s_26_1_1_U620/tmp_product is absorbed into DSP tmp_81_reg_105211_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1295/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_72_reg_105126_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_72_reg_105126_reg is absorbed into DSP tmp_72_reg_105126_reg.
DSP Report: operator mul_16s_15s_26_1_1_U611/tmp_product is absorbed into DSP tmp_72_reg_105126_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1286/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_70_reg_105106_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_70_reg_105106_reg is absorbed into DSP tmp_70_reg_105106_reg.
DSP Report: operator mul_16s_15s_26_1_1_U609/tmp_product is absorbed into DSP tmp_70_reg_105106_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1284/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_s_reg_104456_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_s_reg_104456_reg is absorbed into DSP tmp_s_reg_104456_reg.
DSP Report: operator mul_16s_15s_26_1_1_U542/tmp_product is absorbed into DSP tmp_s_reg_104456_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_7_reg_104461_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1217/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_57_reg_104981_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_57_reg_104981_reg is absorbed into DSP tmp_57_reg_104981_reg.
DSP Report: operator mul_16s_15s_26_1_1_U596/tmp_product is absorbed into DSP tmp_57_reg_104981_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1271/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_53_reg_104941_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_53_reg_104941_reg is absorbed into DSP tmp_53_reg_104941_reg.
DSP Report: operator mul_16s_15s_26_1_1_U592/tmp_product is absorbed into DSP tmp_53_reg_104941_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1267/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_5_reg_104496_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_5_reg_104496_reg is absorbed into DSP tmp_5_reg_104496_reg.
DSP Report: operator mul_16s_15s_26_1_1_U546/tmp_product is absorbed into DSP tmp_5_reg_104496_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_15_reg_104501_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1221/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_7_reg_104506_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_7_reg_104506_reg is absorbed into DSP tmp_7_reg_104506_reg.
DSP Report: operator mul_16s_15s_26_1_1_U547/tmp_product is absorbed into DSP tmp_7_reg_104506_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_17_reg_104511_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1222/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_25_reg_104671_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_25_reg_104671_reg is absorbed into DSP tmp_25_reg_104671_reg.
DSP Report: operator mul_16s_15s_26_1_1_U564/tmp_product is absorbed into DSP tmp_25_reg_104671_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1239/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_26_reg_104681_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_26_reg_104681_reg is absorbed into DSP tmp_26_reg_104681_reg.
DSP Report: operator mul_16s_15s_26_1_1_U565/tmp_product is absorbed into DSP tmp_26_reg_104681_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1240/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_21_reg_104631_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_21_reg_104631_reg is absorbed into DSP tmp_21_reg_104631_reg.
DSP Report: operator mul_16s_15s_26_1_1_U560/tmp_product is absorbed into DSP tmp_21_reg_104631_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1235/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_24_reg_104661_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_24_reg_104661_reg is absorbed into DSP tmp_24_reg_104661_reg.
DSP Report: operator mul_16s_15s_26_1_1_U563/tmp_product is absorbed into DSP tmp_24_reg_104661_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1238/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_27_reg_104691_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_27_reg_104691_reg is absorbed into DSP tmp_27_reg_104691_reg.
DSP Report: operator mul_16s_15s_26_1_1_U566/tmp_product is absorbed into DSP tmp_27_reg_104691_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1241/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_16_reg_104581_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_16_reg_104581_reg is absorbed into DSP tmp_16_reg_104581_reg.
DSP Report: operator mul_16s_15s_26_1_1_U555/tmp_product is absorbed into DSP tmp_16_reg_104581_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_31_reg_104586_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1230/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_15_reg_104571_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_15_reg_104571_reg is absorbed into DSP tmp_15_reg_104571_reg.
DSP Report: operator mul_16s_15s_26_1_1_U554/tmp_product is absorbed into DSP tmp_15_reg_104571_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_29_reg_104576_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1229/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_20_reg_104621_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_20_reg_104621_reg is absorbed into DSP tmp_20_reg_104621_reg.
DSP Report: operator mul_16s_15s_26_1_1_U559/tmp_product is absorbed into DSP tmp_20_reg_104621_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1234/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_17_reg_104591_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_17_reg_104591_reg is absorbed into DSP tmp_17_reg_104591_reg.
DSP Report: operator mul_16s_15s_26_1_1_U556/tmp_product is absorbed into DSP tmp_17_reg_104591_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1231/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_18_reg_104601_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_18_reg_104601_reg is absorbed into DSP tmp_18_reg_104601_reg.
DSP Report: operator mul_16s_15s_26_1_1_U557/tmp_product is absorbed into DSP tmp_18_reg_104601_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_35_reg_104606_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1232/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_14_reg_104566_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_14_reg_104566_reg is absorbed into DSP tmp_14_reg_104566_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U553/tmp_product is absorbed into DSP tmp_14_reg_104566_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1228/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_22_reg_104641_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_22_reg_104641_reg is absorbed into DSP tmp_22_reg_104641_reg.
DSP Report: operator mul_16s_15s_26_1_1_U561/tmp_product is absorbed into DSP tmp_22_reg_104641_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_43_reg_104646_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1236/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_23_reg_104651_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_23_reg_104651_reg is absorbed into DSP tmp_23_reg_104651_reg.
DSP Report: operator mul_16s_15s_26_1_1_U562/tmp_product is absorbed into DSP tmp_23_reg_104651_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_45_reg_104656_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1237/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_40_reg_104816_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_40_reg_104816_reg is absorbed into DSP tmp_40_reg_104816_reg.
DSP Report: operator mul_16s_15s_26_1_1_U579/tmp_product is absorbed into DSP tmp_40_reg_104816_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1254/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_41_reg_104826_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_41_reg_104826_reg is absorbed into DSP tmp_41_reg_104826_reg.
DSP Report: operator mul_16s_15s_26_1_1_U580/tmp_product is absorbed into DSP tmp_41_reg_104826_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1255/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_36_reg_104776_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_36_reg_104776_reg is absorbed into DSP tmp_36_reg_104776_reg.
DSP Report: operator mul_16s_15s_26_1_1_U575/tmp_product is absorbed into DSP tmp_36_reg_104776_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1250/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_39_reg_104806_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_39_reg_104806_reg is absorbed into DSP tmp_39_reg_104806_reg.
DSP Report: operator mul_16s_15s_26_1_1_U578/tmp_product is absorbed into DSP tmp_39_reg_104806_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1253/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_42_reg_104836_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_42_reg_104836_reg is absorbed into DSP tmp_42_reg_104836_reg.
DSP Report: operator mul_16s_15s_26_1_1_U581/tmp_product is absorbed into DSP tmp_42_reg_104836_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1256/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_31_reg_104726_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_31_reg_104726_reg is absorbed into DSP tmp_31_reg_104726_reg.
DSP Report: operator mul_16s_15s_26_1_1_U570/tmp_product is absorbed into DSP tmp_31_reg_104726_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_59_reg_104731_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1245/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_30_reg_104716_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_30_reg_104716_reg is absorbed into DSP tmp_30_reg_104716_reg.
DSP Report: operator mul_16s_15s_26_1_1_U569/tmp_product is absorbed into DSP tmp_30_reg_104716_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_57_reg_104721_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1244/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_35_reg_104766_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_35_reg_104766_reg is absorbed into DSP tmp_35_reg_104766_reg.
DSP Report: operator mul_16s_15s_26_1_1_U574/tmp_product is absorbed into DSP tmp_35_reg_104766_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1249/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_32_reg_104736_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_32_reg_104736_reg is absorbed into DSP tmp_32_reg_104736_reg.
DSP Report: operator mul_16s_15s_26_1_1_U571/tmp_product is absorbed into DSP tmp_32_reg_104736_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1246/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_33_reg_104746_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_33_reg_104746_reg is absorbed into DSP tmp_33_reg_104746_reg.
DSP Report: operator mul_16s_15s_26_1_1_U572/tmp_product is absorbed into DSP tmp_33_reg_104746_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_63_reg_104751_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1247/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_37_reg_104786_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_37_reg_104786_reg is absorbed into DSP tmp_37_reg_104786_reg.
DSP Report: operator mul_16s_15s_26_1_1_U576/tmp_product is absorbed into DSP tmp_37_reg_104786_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_71_reg_104791_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1251/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_38_reg_104796_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_38_reg_104796_reg is absorbed into DSP tmp_38_reg_104796_reg.
DSP Report: operator mul_16s_15s_26_1_1_U577/tmp_product is absorbed into DSP tmp_38_reg_104796_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_73_reg_104801_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1252/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_43_reg_104846_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_43_reg_104846_reg is absorbed into DSP tmp_43_reg_104846_reg.
DSP Report: operator mul_16s_15s_26_1_1_U582/tmp_product is absorbed into DSP tmp_43_reg_104846_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1257/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_34_reg_104756_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_34_reg_104756_reg is absorbed into DSP tmp_34_reg_104756_reg.
DSP Report: operator mul_16s_15s_26_1_1_U573/tmp_product is absorbed into DSP tmp_34_reg_104756_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1248/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_405_reg_108346_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_405_reg_108346_reg is absorbed into DSP tmp_405_reg_108346_reg.
DSP Report: operator mul_16s_15s_26_1_1_U944/tmp_product is absorbed into DSP tmp_405_reg_108346_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_759_reg_108351_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1619/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_46_reg_104871_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_46_reg_104871_reg is absorbed into DSP tmp_46_reg_104871_reg.
DSP Report: operator mul_16s_15s_26_1_1_U585/tmp_product is absorbed into DSP tmp_46_reg_104871_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1260/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_44_reg_104856_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_44_reg_104856_reg is absorbed into DSP tmp_44_reg_104856_reg.
DSP Report: operator mul_16s_15s_26_1_1_U583/tmp_product is absorbed into DSP tmp_44_reg_104856_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1258/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_411_reg_108406_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_411_reg_108406_reg is absorbed into DSP tmp_411_reg_108406_reg.
DSP Report: operator mul_16s_15s_26_1_1_U950/tmp_product is absorbed into DSP tmp_411_reg_108406_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1625/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_662_reg_110831_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_662_reg_110831_reg is absorbed into DSP tmp_662_reg_110831_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1201/tmp_product is absorbed into DSP tmp_662_reg_110831_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1239_reg_110836_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1876/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_673_reg_110941_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_673_reg_110941_reg is absorbed into DSP tmp_673_reg_110941_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1212/tmp_product is absorbed into DSP tmp_673_reg_110941_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1887/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_48_reg_104891_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_48_reg_104891_reg is absorbed into DSP tmp_48_reg_104891_reg.
DSP Report: operator mul_16s_15s_26_1_1_U587/tmp_product is absorbed into DSP tmp_48_reg_104891_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_91_reg_104896_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1262/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_661_reg_110821_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_661_reg_110821_reg is absorbed into DSP tmp_661_reg_110821_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1200/tmp_product is absorbed into DSP tmp_661_reg_110821_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1875/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_660_reg_110811_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_660_reg_110811_reg is absorbed into DSP tmp_660_reg_110811_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1199/tmp_product is absorbed into DSP tmp_660_reg_110811_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1235_reg_110816_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1874/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_659_reg_110801_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_659_reg_110801_reg is absorbed into DSP tmp_659_reg_110801_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1198/tmp_product is absorbed into DSP tmp_659_reg_110801_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1233_reg_110806_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1873/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_420_reg_108491_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_420_reg_108491_reg is absorbed into DSP tmp_420_reg_108491_reg.
DSP Report: operator mul_16s_15s_26_1_1_U959/tmp_product is absorbed into DSP tmp_420_reg_108491_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_787_reg_108496_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1634/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_58_reg_104991_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_58_reg_104991_reg is absorbed into DSP tmp_58_reg_104991_reg.
DSP Report: operator mul_16s_15s_26_1_1_U597/tmp_product is absorbed into DSP tmp_58_reg_104991_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1272/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_49_reg_104901_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_49_reg_104901_reg is absorbed into DSP tmp_49_reg_104901_reg.
DSP Report: operator mul_16s_15s_26_1_1_U588/tmp_product is absorbed into DSP tmp_49_reg_104901_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1263/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_647_reg_110686_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_647_reg_110686_reg is absorbed into DSP tmp_647_reg_110686_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1186/tmp_product is absorbed into DSP tmp_647_reg_110686_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1211_reg_110691_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1861/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_646_reg_110676_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_646_reg_110676_reg is absorbed into DSP tmp_646_reg_110676_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1185/tmp_product is absorbed into DSP tmp_646_reg_110676_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1860/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_63_reg_105036_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_63_reg_105036_reg is absorbed into DSP tmp_63_reg_105036_reg.
DSP Report: operator mul_16s_15s_26_1_1_U602/tmp_product is absorbed into DSP tmp_63_reg_105036_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_119_reg_105041_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1277/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_155_reg_105926_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_155_reg_105926_reg is absorbed into DSP tmp_155_reg_105926_reg.
DSP Report: operator mul_16s_15s_26_1_1_U694/tmp_product is absorbed into DSP tmp_155_reg_105926_reg.
DSP Report: Generating DSP tmp_151_reg_105891_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_151_reg_105891_reg is absorbed into DSP tmp_151_reg_105891_reg.
DSP Report: operator mul_16s_15s_26_1_1_U690/tmp_product is absorbed into DSP tmp_151_reg_105891_reg.
DSP Report: Generating DSP tmp_73_reg_105136_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_73_reg_105136_reg is absorbed into DSP tmp_73_reg_105136_reg.
DSP Report: operator mul_16s_15s_26_1_1_U612/tmp_product is absorbed into DSP tmp_73_reg_105136_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1287/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_64_reg_105046_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_64_reg_105046_reg is absorbed into DSP tmp_64_reg_105046_reg.
DSP Report: operator mul_16s_15s_26_1_1_U603/tmp_product is absorbed into DSP tmp_64_reg_105046_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1278/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_642_reg_110641_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_642_reg_110641_reg is absorbed into DSP tmp_642_reg_110641_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1181/tmp_product is absorbed into DSP tmp_642_reg_110641_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1856/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_153_reg_105906_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_153_reg_105906_reg is absorbed into DSP tmp_153_reg_105906_reg.
DSP Report: operator mul_16s_15s_26_1_1_U692/tmp_product is absorbed into DSP tmp_153_reg_105906_reg.
DSP Report: Generating DSP tmp_78_reg_105181_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_78_reg_105181_reg is absorbed into DSP tmp_78_reg_105181_reg.
DSP Report: operator mul_16s_15s_26_1_1_U617/tmp_product is absorbed into DSP tmp_78_reg_105181_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_147_reg_105186_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1292/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_435_reg_108636_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_435_reg_108636_reg is absorbed into DSP tmp_435_reg_108636_reg.
DSP Report: operator mul_16s_15s_26_1_1_U974/tmp_product is absorbed into DSP tmp_435_reg_108636_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_815_reg_108641_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1649/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_441_reg_108696_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_441_reg_108696_reg is absorbed into DSP tmp_441_reg_108696_reg.
DSP Report: operator mul_16s_15s_26_1_1_U980/tmp_product is absorbed into DSP tmp_441_reg_108696_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1655/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_455_reg_108831_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_455_reg_108831_reg is absorbed into DSP tmp_455_reg_108831_reg.
DSP Report: operator mul_16s_15s_26_1_1_U994/tmp_product is absorbed into DSP tmp_455_reg_108831_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1669/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U990/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_15s_26_1_1_U990/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U990/tmp_product.
DSP Report: Generating DSP tmp_454_reg_108821_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_454_reg_108821_reg is absorbed into DSP tmp_454_reg_108821_reg.
DSP Report: operator mul_16s_15s_26_1_1_U993/tmp_product is absorbed into DSP tmp_454_reg_108821_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1668/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_463_reg_108906_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_463_reg_108906_reg is absorbed into DSP tmp_463_reg_108906_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1002/tmp_product is absorbed into DSP tmp_463_reg_108906_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_867_reg_108911_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1677/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_453_reg_108811_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_453_reg_108811_reg is absorbed into DSP tmp_453_reg_108811_reg.
DSP Report: operator mul_16s_15s_26_1_1_U992/tmp_product is absorbed into DSP tmp_453_reg_108811_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_849_reg_108816_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1667/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_475_reg_109021_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_475_reg_109021_reg is absorbed into DSP tmp_475_reg_109021_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1014/tmp_product is absorbed into DSP tmp_475_reg_109021_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1689/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_476_reg_109031_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_476_reg_109031_reg is absorbed into DSP tmp_476_reg_109031_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1015/tmp_product is absorbed into DSP tmp_476_reg_109031_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1690/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_467_reg_108946_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_467_reg_108946_reg is absorbed into DSP tmp_467_reg_108946_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1006/tmp_product is absorbed into DSP tmp_467_reg_108946_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_875_reg_108951_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1681/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_471_reg_108986_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_471_reg_108986_reg is absorbed into DSP tmp_471_reg_108986_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1010/tmp_product is absorbed into DSP tmp_471_reg_108986_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1685/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_472_reg_108996_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_472_reg_108996_reg is absorbed into DSP tmp_472_reg_108996_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1011/tmp_product is absorbed into DSP tmp_472_reg_108996_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1686/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_478_reg_109051_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_478_reg_109051_reg is absorbed into DSP tmp_478_reg_109051_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1017/tmp_product is absorbed into DSP tmp_478_reg_109051_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_895_reg_109056_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1692/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_468_reg_108956_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_468_reg_108956_reg is absorbed into DSP tmp_468_reg_108956_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1007/tmp_product is absorbed into DSP tmp_468_reg_108956_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_877_reg_108961_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1682/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_485_reg_109121_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_485_reg_109121_reg is absorbed into DSP tmp_485_reg_109121_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1024/tmp_product is absorbed into DSP tmp_485_reg_109121_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1699/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_484_reg_109111_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_484_reg_109111_reg is absorbed into DSP tmp_484_reg_109111_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1023/tmp_product is absorbed into DSP tmp_484_reg_109111_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1698/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_548_reg_109731_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_548_reg_109731_reg is absorbed into DSP tmp_548_reg_109731_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1087/tmp_product is absorbed into DSP tmp_548_reg_109731_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1762/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_297_reg_107301_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_297_reg_107301_reg is absorbed into DSP tmp_297_reg_107301_reg.
DSP Report: operator mul_16s_15s_26_1_1_U836/tmp_product is absorbed into DSP tmp_297_reg_107301_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1511/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_93_reg_105326_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_93_reg_105326_reg is absorbed into DSP tmp_93_reg_105326_reg.
DSP Report: operator mul_16s_15s_26_1_1_U632/tmp_product is absorbed into DSP tmp_93_reg_105326_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_175_reg_105331_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1307/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_504_reg_109306_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_504_reg_109306_reg is absorbed into DSP tmp_504_reg_109306_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1043/tmp_product is absorbed into DSP tmp_504_reg_109306_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1718/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_506_reg_109321_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_506_reg_109321_reg is absorbed into DSP tmp_506_reg_109321_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1045/tmp_product is absorbed into DSP tmp_506_reg_109321_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1720/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_507_reg_109331_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_507_reg_109331_reg is absorbed into DSP tmp_507_reg_109331_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1046/tmp_product is absorbed into DSP tmp_507_reg_109331_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1721/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_97_reg_105366_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_97_reg_105366_reg is absorbed into DSP tmp_97_reg_105366_reg.
DSP Report: operator mul_16s_15s_26_1_1_U636/tmp_product is absorbed into DSP tmp_97_reg_105366_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_183_reg_105371_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1311/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_98_reg_105376_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_98_reg_105376_reg is absorbed into DSP tmp_98_reg_105376_reg.
DSP Report: operator mul_16s_15s_26_1_1_U637/tmp_product is absorbed into DSP tmp_98_reg_105376_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_185_reg_105381_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1312/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_103_reg_105426_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_103_reg_105426_reg is absorbed into DSP tmp_103_reg_105426_reg.
DSP Report: operator mul_16s_15s_26_1_1_U642/tmp_product is absorbed into DSP tmp_103_reg_105426_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_195_reg_105431_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1317/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_94_reg_105336_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_94_reg_105336_reg is absorbed into DSP tmp_94_reg_105336_reg.
DSP Report: operator mul_16s_15s_26_1_1_U633/tmp_product is absorbed into DSP tmp_94_reg_105336_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_177_reg_105341_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1308/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_105_reg_105446_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_105_reg_105446_reg is absorbed into DSP tmp_105_reg_105446_reg.
DSP Report: operator mul_16s_15s_26_1_1_U644/tmp_product is absorbed into DSP tmp_105_reg_105446_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1319/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_104_reg_105436_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_104_reg_105436_reg is absorbed into DSP tmp_104_reg_105436_reg.
DSP Report: operator mul_16s_15s_26_1_1_U643/tmp_product is absorbed into DSP tmp_104_reg_105436_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1318/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_108_reg_105471_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_108_reg_105471_reg is absorbed into DSP tmp_108_reg_105471_reg.
DSP Report: operator mul_16s_15s_26_1_1_U647/tmp_product is absorbed into DSP tmp_108_reg_105471_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_203_reg_105476_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1322/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_112_reg_105511_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_112_reg_105511_reg is absorbed into DSP tmp_112_reg_105511_reg.
DSP Report: operator mul_16s_15s_26_1_1_U651/tmp_product is absorbed into DSP tmp_112_reg_105511_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_211_reg_105516_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1326/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_113_reg_105521_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_113_reg_105521_reg is absorbed into DSP tmp_113_reg_105521_reg.
DSP Report: operator mul_16s_15s_26_1_1_U652/tmp_product is absorbed into DSP tmp_113_reg_105521_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_213_reg_105526_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1327/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_118_reg_105571_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_118_reg_105571_reg is absorbed into DSP tmp_118_reg_105571_reg.
DSP Report: operator mul_16s_15s_26_1_1_U657/tmp_product is absorbed into DSP tmp_118_reg_105571_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_223_reg_105576_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1332/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_109_reg_105481_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_109_reg_105481_reg is absorbed into DSP tmp_109_reg_105481_reg.
DSP Report: operator mul_16s_15s_26_1_1_U648/tmp_product is absorbed into DSP tmp_109_reg_105481_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_205_reg_105486_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1323/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_555_reg_109796_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_555_reg_109796_reg is absorbed into DSP tmp_555_reg_109796_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1094/tmp_product is absorbed into DSP tmp_555_reg_109796_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1039_reg_109801_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1769/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_554_reg_109786_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_554_reg_109786_reg is absorbed into DSP tmp_554_reg_109786_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1093/tmp_product is absorbed into DSP tmp_554_reg_109786_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1037_reg_109791_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1768/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_559_reg_109836_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_559_reg_109836_reg is absorbed into DSP tmp_559_reg_109836_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1098/tmp_product is absorbed into DSP tmp_559_reg_109836_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1773/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_556_reg_109806_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_556_reg_109806_reg is absorbed into DSP tmp_556_reg_109806_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1095/tmp_product is absorbed into DSP tmp_556_reg_109806_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1770/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_557_reg_109816_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_557_reg_109816_reg is absorbed into DSP tmp_557_reg_109816_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1096/tmp_product is absorbed into DSP tmp_557_reg_109816_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1043_reg_109821_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1771/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_566_reg_109906_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_566_reg_109906_reg is absorbed into DSP tmp_566_reg_109906_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1105/tmp_product is absorbed into DSP tmp_566_reg_109906_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1780/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_123_reg_105616_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_123_reg_105616_reg is absorbed into DSP tmp_123_reg_105616_reg.
DSP Report: operator mul_16s_15s_26_1_1_U662/tmp_product is absorbed into DSP tmp_123_reg_105616_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_231_reg_105621_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1337/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_121_reg_105601_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_121_reg_105601_reg is absorbed into DSP tmp_121_reg_105601_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U660/tmp_product is absorbed into DSP tmp_121_reg_105601_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1335/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_127_reg_105656_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_127_reg_105656_reg is absorbed into DSP tmp_127_reg_105656_reg.
DSP Report: operator mul_16s_15s_26_1_1_U666/tmp_product is absorbed into DSP tmp_127_reg_105656_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_239_reg_105661_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1341/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_128_reg_105666_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_128_reg_105666_reg is absorbed into DSP tmp_128_reg_105666_reg.
DSP Report: operator mul_16s_15s_26_1_1_U667/tmp_product is absorbed into DSP tmp_128_reg_105666_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_241_reg_105671_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1342/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_133_reg_105716_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_133_reg_105716_reg is absorbed into DSP tmp_133_reg_105716_reg.
DSP Report: operator mul_16s_15s_26_1_1_U672/tmp_product is absorbed into DSP tmp_133_reg_105716_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_251_reg_105721_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1347/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_124_reg_105626_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_124_reg_105626_reg is absorbed into DSP tmp_124_reg_105626_reg.
DSP Report: operator mul_16s_15s_26_1_1_U663/tmp_product is absorbed into DSP tmp_124_reg_105626_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_233_reg_105631_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1338/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_168_reg_106051_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_168_reg_106051_reg is absorbed into DSP tmp_168_reg_106051_reg.
DSP Report: operator mul_16s_15s_26_1_1_U707/tmp_product is absorbed into DSP tmp_168_reg_106051_reg.
DSP Report: Generating DSP tmp_632_reg_110541_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_632_reg_110541_reg is absorbed into DSP tmp_632_reg_110541_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1171/tmp_product is absorbed into DSP tmp_632_reg_110541_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1183_reg_110546_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1846/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_135_reg_105736_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_135_reg_105736_reg is absorbed into DSP tmp_135_reg_105736_reg.
DSP Report: operator mul_16s_15s_26_1_1_U674/tmp_product is absorbed into DSP tmp_135_reg_105736_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1349/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_142_reg_105801_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_142_reg_105801_reg is absorbed into DSP tmp_142_reg_105801_reg.
DSP Report: operator mul_16s_15s_26_1_1_U681/tmp_product is absorbed into DSP tmp_142_reg_105801_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_267_reg_105806_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1356/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_143_reg_105811_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_143_reg_105811_reg is absorbed into DSP tmp_143_reg_105811_reg.
DSP Report: operator mul_16s_15s_26_1_1_U682/tmp_product is absorbed into DSP tmp_143_reg_105811_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_269_reg_105816_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1357/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_148_reg_105861_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_148_reg_105861_reg is absorbed into DSP tmp_148_reg_105861_reg.
DSP Report: operator mul_16s_15s_26_1_1_U687/tmp_product is absorbed into DSP tmp_148_reg_105861_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_279_reg_105866_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1362/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_139_reg_105771_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_139_reg_105771_reg is absorbed into DSP tmp_139_reg_105771_reg.
DSP Report: operator mul_16s_15s_26_1_1_U678/tmp_product is absorbed into DSP tmp_139_reg_105771_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1353/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_150_reg_105881_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_150_reg_105881_reg is absorbed into DSP tmp_150_reg_105881_reg.
DSP Report: operator mul_16s_15s_26_1_1_U689/tmp_product is absorbed into DSP tmp_150_reg_105881_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1364/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_158_reg_105956_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_158_reg_105956_reg is absorbed into DSP tmp_158_reg_105956_reg.
DSP Report: operator mul_16s_15s_26_1_1_U697/tmp_product is absorbed into DSP tmp_158_reg_105956_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_297_reg_105961_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1372/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_282_reg_107156_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_282_reg_107156_reg is absorbed into DSP tmp_282_reg_107156_reg.
DSP Report: operator mul_16s_15s_26_1_1_U821/tmp_product is absorbed into DSP tmp_282_reg_107156_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1496/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_163_reg_106006_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_163_reg_106006_reg is absorbed into DSP tmp_163_reg_106006_reg.
DSP Report: operator mul_16s_15s_26_1_1_U702/tmp_product is absorbed into DSP tmp_163_reg_106006_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_307_reg_106011_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1377/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_574_reg_109981_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_574_reg_109981_reg is absorbed into DSP tmp_574_reg_109981_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1113/tmp_product is absorbed into DSP tmp_574_reg_109981_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1788/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_175_reg_106121_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_175_reg_106121_reg is absorbed into DSP tmp_175_reg_106121_reg.
DSP Report: operator mul_16s_15s_26_1_1_U714/tmp_product is absorbed into DSP tmp_175_reg_106121_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1389/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_176_reg_106131_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_176_reg_106131_reg is absorbed into DSP tmp_176_reg_106131_reg.
DSP Report: operator mul_16s_15s_26_1_1_U715/tmp_product is absorbed into DSP tmp_176_reg_106131_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1390/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_171_reg_106081_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_171_reg_106081_reg is absorbed into DSP tmp_171_reg_106081_reg.
DSP Report: operator mul_16s_15s_26_1_1_U710/tmp_product is absorbed into DSP tmp_171_reg_106081_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1385/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_174_reg_106111_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_174_reg_106111_reg is absorbed into DSP tmp_174_reg_106111_reg.
DSP Report: operator mul_16s_15s_26_1_1_U713/tmp_product is absorbed into DSP tmp_174_reg_106111_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1388/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_177_reg_106141_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_177_reg_106141_reg is absorbed into DSP tmp_177_reg_106141_reg.
DSP Report: operator mul_16s_15s_26_1_1_U716/tmp_product is absorbed into DSP tmp_177_reg_106141_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1391/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_140_reg_105781_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_140_reg_105781_reg is absorbed into DSP tmp_140_reg_105781_reg.
DSP Report: operator mul_16s_15s_26_1_1_U679/tmp_product is absorbed into DSP tmp_140_reg_105781_reg.
DSP Report: Generating DSP tmp_172_reg_106091_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_172_reg_106091_reg is absorbed into DSP tmp_172_reg_106091_reg.
DSP Report: operator mul_16s_15s_26_1_1_U711/tmp_product is absorbed into DSP tmp_172_reg_106091_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_323_reg_106096_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1386/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_173_reg_106101_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_173_reg_106101_reg is absorbed into DSP tmp_173_reg_106101_reg.
DSP Report: operator mul_16s_15s_26_1_1_U712/tmp_product is absorbed into DSP tmp_173_reg_106101_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_325_reg_106106_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1387/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_178_reg_106151_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_178_reg_106151_reg is absorbed into DSP tmp_178_reg_106151_reg.
DSP Report: operator mul_16s_15s_26_1_1_U717/tmp_product is absorbed into DSP tmp_178_reg_106151_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_335_reg_106156_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1392/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_169_reg_106061_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_169_reg_106061_reg is absorbed into DSP tmp_169_reg_106061_reg.
DSP Report: operator mul_16s_15s_26_1_1_U708/tmp_product is absorbed into DSP tmp_169_reg_106061_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1383/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_631_reg_110531_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_631_reg_110531_reg is absorbed into DSP tmp_631_reg_110531_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1170/tmp_product is absorbed into DSP tmp_631_reg_110531_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1845/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_136_reg_105746_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_136_reg_105746_reg is absorbed into DSP tmp_136_reg_105746_reg.
DSP Report: operator mul_16s_15s_26_1_1_U675/tmp_product is absorbed into DSP tmp_136_reg_105746_reg.
DSP Report: Generating DSP tmp_138_reg_105761_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_138_reg_105761_reg is absorbed into DSP tmp_138_reg_105761_reg.
DSP Report: operator mul_16s_15s_26_1_1_U677/tmp_product is absorbed into DSP tmp_138_reg_105761_reg.
DSP Report: Generating DSP tmp_634_reg_110561_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_634_reg_110561_reg is absorbed into DSP tmp_634_reg_110561_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1173/tmp_product is absorbed into DSP tmp_634_reg_110561_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1848/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_508_reg_109341_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_508_reg_109341_reg is absorbed into DSP tmp_508_reg_109341_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1047/tmp_product is absorbed into DSP tmp_508_reg_109341_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_951_reg_109346_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1722/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_498_reg_109246_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_498_reg_109246_reg is absorbed into DSP tmp_498_reg_109246_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1037/tmp_product is absorbed into DSP tmp_498_reg_109246_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1712/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_515_reg_109411_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_515_reg_109411_reg is absorbed into DSP tmp_515_reg_109411_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1054/tmp_product is absorbed into DSP tmp_515_reg_109411_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1729/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_630_reg_110521_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_630_reg_110521_reg is absorbed into DSP tmp_630_reg_110521_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1169/tmp_product is absorbed into DSP tmp_630_reg_110521_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1179_reg_110526_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1844/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_629_reg_110511_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_629_reg_110511_reg is absorbed into DSP tmp_629_reg_110511_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1168/tmp_product is absorbed into DSP tmp_629_reg_110511_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1177_reg_110516_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1843/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_192_reg_106286_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_192_reg_106286_reg is absorbed into DSP tmp_192_reg_106286_reg.
DSP Report: operator mul_16s_15s_26_1_1_U731/tmp_product is absorbed into DSP tmp_192_reg_106286_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1406/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_180_reg_106171_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_180_reg_106171_reg is absorbed into DSP tmp_180_reg_106171_reg.
DSP Report: operator mul_16s_15s_26_1_1_U719/tmp_product is absorbed into DSP tmp_180_reg_106171_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_339_reg_106176_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1394/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_179_reg_106161_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_179_reg_106161_reg is absorbed into DSP tmp_179_reg_106161_reg.
DSP Report: operator mul_16s_15s_26_1_1_U718/tmp_product is absorbed into DSP tmp_179_reg_106161_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_337_reg_106166_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1393/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_550_reg_109751_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_550_reg_109751_reg is absorbed into DSP tmp_550_reg_109751_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1089/tmp_product is absorbed into DSP tmp_550_reg_109751_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1764/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_517_reg_109431_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_517_reg_109431_reg is absorbed into DSP tmp_517_reg_109431_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1056/tmp_product is absorbed into DSP tmp_517_reg_109431_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_969_reg_109436_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1731/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_641_reg_110631_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_641_reg_110631_reg is absorbed into DSP tmp_641_reg_110631_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1180/tmp_product is absorbed into DSP tmp_641_reg_110631_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1855/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_530_reg_109556_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_530_reg_109556_reg is absorbed into DSP tmp_530_reg_109556_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1069/tmp_product is absorbed into DSP tmp_530_reg_109556_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1744/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_635_reg_110571_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_635_reg_110571_reg is absorbed into DSP tmp_635_reg_110571_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1174/tmp_product is absorbed into DSP tmp_635_reg_110571_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1849/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_207_reg_106431_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_207_reg_106431_reg is absorbed into DSP tmp_207_reg_106431_reg.
DSP Report: operator mul_16s_15s_26_1_1_U746/tmp_product is absorbed into DSP tmp_207_reg_106431_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1421/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_195_reg_106316_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_195_reg_106316_reg is absorbed into DSP tmp_195_reg_106316_reg.
DSP Report: operator mul_16s_15s_26_1_1_U734/tmp_product is absorbed into DSP tmp_195_reg_106316_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_367_reg_106321_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1409/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_194_reg_106306_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_194_reg_106306_reg is absorbed into DSP tmp_194_reg_106306_reg.
DSP Report: operator mul_16s_15s_26_1_1_U733/tmp_product is absorbed into DSP tmp_194_reg_106306_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_365_reg_106311_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1408/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_203_reg_106391_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_203_reg_106391_reg is absorbed into DSP tmp_203_reg_106391_reg.
DSP Report: operator mul_16s_15s_26_1_1_U742/tmp_product is absorbed into DSP tmp_203_reg_106391_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1417/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_639_reg_110611_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_639_reg_110611_reg is absorbed into DSP tmp_639_reg_110611_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1178/tmp_product is absorbed into DSP tmp_639_reg_110611_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1853/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_628_reg_110501_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_628_reg_110501_reg is absorbed into DSP tmp_628_reg_110501_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1167/tmp_product is absorbed into DSP tmp_628_reg_110501_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1175_reg_110506_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1842/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_617_reg_110396_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_617_reg_110396_reg is absorbed into DSP tmp_617_reg_110396_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1156/tmp_product is absorbed into DSP tmp_617_reg_110396_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1155_reg_110401_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1831/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_222_reg_106576_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_222_reg_106576_reg is absorbed into DSP tmp_222_reg_106576_reg.
DSP Report: operator mul_16s_15s_26_1_1_U761/tmp_product is absorbed into DSP tmp_222_reg_106576_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1436/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_210_reg_106461_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_210_reg_106461_reg is absorbed into DSP tmp_210_reg_106461_reg.
DSP Report: operator mul_16s_15s_26_1_1_U749/tmp_product is absorbed into DSP tmp_210_reg_106461_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_395_reg_106466_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1424/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_209_reg_106451_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_209_reg_106451_reg is absorbed into DSP tmp_209_reg_106451_reg.
DSP Report: operator mul_16s_15s_26_1_1_U748/tmp_product is absorbed into DSP tmp_209_reg_106451_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_393_reg_106456_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1423/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_281_reg_107146_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_281_reg_107146_reg is absorbed into DSP tmp_281_reg_107146_reg.
DSP Report: operator mul_16s_15s_26_1_1_U820/tmp_product is absorbed into DSP tmp_281_reg_107146_reg.
DSP Report: Generating DSP tmp_606_reg_110291_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_606_reg_110291_reg is absorbed into DSP tmp_606_reg_110291_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1145/tmp_product is absorbed into DSP tmp_606_reg_110291_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1135_reg_110296_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1820/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1821/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_212_reg_106481_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_212_reg_106481_reg is absorbed into DSP tmp_212_reg_106481_reg.
DSP Report: operator mul_16s_15s_26_1_1_U751/tmp_product is absorbed into DSP tmp_212_reg_106481_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_399_reg_106486_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1426/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_213_reg_106491_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_213_reg_106491_reg is absorbed into DSP tmp_213_reg_106491_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U752/tmp_product is absorbed into DSP tmp_213_reg_106491_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1427/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_602_reg_110251_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_602_reg_110251_reg is absorbed into DSP tmp_602_reg_110251_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1141/tmp_product is absorbed into DSP tmp_602_reg_110251_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1127_reg_110256_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1816/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_218_reg_106536_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_218_reg_106536_reg is absorbed into DSP tmp_218_reg_106536_reg.
DSP Report: operator mul_16s_15s_26_1_1_U757/tmp_product is absorbed into DSP tmp_218_reg_106536_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1432/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_600_reg_110231_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_600_reg_110231_reg is absorbed into DSP tmp_600_reg_110231_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1139/tmp_product is absorbed into DSP tmp_600_reg_110231_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1123_reg_110236_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1814/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_599_reg_110221_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_599_reg_110221_reg is absorbed into DSP tmp_599_reg_110221_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1138/tmp_product is absorbed into DSP tmp_599_reg_110221_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1121_reg_110226_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1813/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_531_reg_109566_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_531_reg_109566_reg is absorbed into DSP tmp_531_reg_109566_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1070/tmp_product is absorbed into DSP tmp_531_reg_109566_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1745/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_532_reg_109576_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_532_reg_109576_reg is absorbed into DSP tmp_532_reg_109576_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1071/tmp_product is absorbed into DSP tmp_532_reg_109576_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_997_reg_109581_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1746/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_591_reg_110146_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_591_reg_110146_reg is absorbed into DSP tmp_591_reg_110146_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1130/tmp_product is absorbed into DSP tmp_591_reg_110146_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1805/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_258_reg_106926_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_258_reg_106926_reg is absorbed into DSP tmp_258_reg_106926_reg.
DSP Report: operator mul_16s_15s_26_1_1_U797/tmp_product is absorbed into DSP tmp_258_reg_106926_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_485_reg_106931_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1472/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_232_reg_106671_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_232_reg_106671_reg is absorbed into DSP tmp_232_reg_106671_reg.
DSP Report: operator mul_16s_15s_26_1_1_U771/tmp_product is absorbed into DSP tmp_232_reg_106671_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_435_reg_106676_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1446/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_233_reg_106681_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_233_reg_106681_reg is absorbed into DSP tmp_233_reg_106681_reg.
DSP Report: operator mul_16s_15s_26_1_1_U772/tmp_product is absorbed into DSP tmp_233_reg_106681_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_437_reg_106686_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1447/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_262_reg_106961_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_262_reg_106961_reg is absorbed into DSP tmp_262_reg_106961_reg.
DSP Report: operator mul_16s_15s_26_1_1_U801/tmp_product is absorbed into DSP tmp_262_reg_106961_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_491_reg_106966_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1476/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_263_reg_106971_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_263_reg_106971_reg is absorbed into DSP tmp_263_reg_106971_reg.
DSP Report: operator mul_16s_15s_26_1_1_U802/tmp_product is absorbed into DSP tmp_263_reg_106971_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_493_reg_106976_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1477/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_238_reg_106731_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_238_reg_106731_reg is absorbed into DSP tmp_238_reg_106731_reg.
DSP Report: operator mul_16s_15s_26_1_1_U777/tmp_product is absorbed into DSP tmp_238_reg_106731_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_447_reg_106736_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1452/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_228_reg_106636_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_228_reg_106636_reg is absorbed into DSP tmp_228_reg_106636_reg.
DSP Report: operator mul_16s_15s_26_1_1_U767/tmp_product is absorbed into DSP tmp_228_reg_106636_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_429_reg_106641_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1442/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_240_reg_106751_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_240_reg_106751_reg is absorbed into DSP tmp_240_reg_106751_reg.
DSP Report: operator mul_16s_15s_26_1_1_U779/tmp_product is absorbed into DSP tmp_240_reg_106751_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1454/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_239_reg_106741_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_239_reg_106741_reg is absorbed into DSP tmp_239_reg_106741_reg.
DSP Report: operator mul_16s_15s_26_1_1_U778/tmp_product is absorbed into DSP tmp_239_reg_106741_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1453/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_247_reg_106816_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_247_reg_106816_reg is absorbed into DSP tmp_247_reg_106816_reg.
DSP Report: operator mul_16s_15s_26_1_1_U786/tmp_product is absorbed into DSP tmp_247_reg_106816_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_463_reg_106821_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1461/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_248_reg_106826_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_248_reg_106826_reg is absorbed into DSP tmp_248_reg_106826_reg.
DSP Report: operator mul_16s_15s_26_1_1_U787/tmp_product is absorbed into DSP tmp_248_reg_106826_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_465_reg_106831_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1462/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_253_reg_106876_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_253_reg_106876_reg is absorbed into DSP tmp_253_reg_106876_reg.
DSP Report: operator mul_16s_15s_26_1_1_U792/tmp_product is absorbed into DSP tmp_253_reg_106876_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_475_reg_106881_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1467/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_243_reg_106781_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_243_reg_106781_reg is absorbed into DSP tmp_243_reg_106781_reg.
DSP Report: operator mul_16s_15s_26_1_1_U782/tmp_product is absorbed into DSP tmp_243_reg_106781_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_457_reg_106786_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1457/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_594_reg_110176_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_594_reg_110176_reg is absorbed into DSP tmp_594_reg_110176_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1133/tmp_product is absorbed into DSP tmp_594_reg_110176_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1808/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_595_reg_110186_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_595_reg_110186_reg is absorbed into DSP tmp_595_reg_110186_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1134/tmp_product is absorbed into DSP tmp_595_reg_110186_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1809/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_590_reg_110136_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_590_reg_110136_reg is absorbed into DSP tmp_590_reg_110136_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1129/tmp_product is absorbed into DSP tmp_590_reg_110136_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1804/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_593_reg_110166_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_593_reg_110166_reg is absorbed into DSP tmp_593_reg_110166_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1132/tmp_product is absorbed into DSP tmp_593_reg_110166_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1807/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_596_reg_110196_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_596_reg_110196_reg is absorbed into DSP tmp_596_reg_110196_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1135/tmp_product is absorbed into DSP tmp_596_reg_110196_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1810/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_585_reg_110086_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_585_reg_110086_reg is absorbed into DSP tmp_585_reg_110086_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1124/tmp_product is absorbed into DSP tmp_585_reg_110086_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1095_reg_110091_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1799/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_584_reg_110076_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_584_reg_110076_reg is absorbed into DSP tmp_584_reg_110076_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1123/tmp_product is absorbed into DSP tmp_584_reg_110076_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1093_reg_110081_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1798/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_589_reg_110126_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_589_reg_110126_reg is absorbed into DSP tmp_589_reg_110126_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1128/tmp_product is absorbed into DSP tmp_589_reg_110126_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1803/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_586_reg_110096_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_586_reg_110096_reg is absorbed into DSP tmp_586_reg_110096_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1125/tmp_product is absorbed into DSP tmp_586_reg_110096_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1800/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_587_reg_110106_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_587_reg_110106_reg is absorbed into DSP tmp_587_reg_110106_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1126/tmp_product is absorbed into DSP tmp_587_reg_110106_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1099_reg_110111_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1801/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_597_reg_110206_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_597_reg_110206_reg is absorbed into DSP tmp_597_reg_110206_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U1136/tmp_product is absorbed into DSP tmp_597_reg_110206_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1811/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_592_reg_110156_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_592_reg_110156_reg is absorbed into DSP tmp_592_reg_110156_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1131/tmp_product is absorbed into DSP tmp_592_reg_110156_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1109_reg_110161_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1806/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_598_reg_110211_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_598_reg_110211_reg is absorbed into DSP tmp_598_reg_110211_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1137/tmp_product is absorbed into DSP tmp_598_reg_110211_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1119_reg_110216_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1812/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_588_reg_110116_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_588_reg_110116_reg is absorbed into DSP tmp_588_reg_110116_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1127/tmp_product is absorbed into DSP tmp_588_reg_110116_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1101_reg_110121_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1802/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_613_reg_110356_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_613_reg_110356_reg is absorbed into DSP tmp_613_reg_110356_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1152/tmp_product is absorbed into DSP tmp_613_reg_110356_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1147_reg_110361_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1827/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_579_reg_110031_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_579_reg_110031_reg is absorbed into DSP tmp_579_reg_110031_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1118/tmp_product is absorbed into DSP tmp_579_reg_110031_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1793/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_580_reg_110041_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_580_reg_110041_reg is absorbed into DSP tmp_580_reg_110041_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1119/tmp_product is absorbed into DSP tmp_580_reg_110041_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1794/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_575_reg_109991_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_575_reg_109991_reg is absorbed into DSP tmp_575_reg_109991_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1114/tmp_product is absorbed into DSP tmp_575_reg_109991_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1789/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_578_reg_110021_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_578_reg_110021_reg is absorbed into DSP tmp_578_reg_110021_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1117/tmp_product is absorbed into DSP tmp_578_reg_110021_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1792/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_582_reg_110056_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_582_reg_110056_reg is absorbed into DSP tmp_582_reg_110056_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1121/tmp_product is absorbed into DSP tmp_582_reg_110056_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1796/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_570_reg_109941_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_570_reg_109941_reg is absorbed into DSP tmp_570_reg_109941_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1109/tmp_product is absorbed into DSP tmp_570_reg_109941_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1067_reg_109946_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1784/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_569_reg_109931_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_569_reg_109931_reg is absorbed into DSP tmp_569_reg_109931_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1108/tmp_product is absorbed into DSP tmp_569_reg_109931_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1065_reg_109936_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1783/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_571_reg_109951_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_571_reg_109951_reg is absorbed into DSP tmp_571_reg_109951_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1110/tmp_product is absorbed into DSP tmp_571_reg_109951_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1785/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_572_reg_109961_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_572_reg_109961_reg is absorbed into DSP tmp_572_reg_109961_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1111/tmp_product is absorbed into DSP tmp_572_reg_109961_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1071_reg_109966_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1786/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_581_reg_110051_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_581_reg_110051_reg is absorbed into DSP tmp_581_reg_110051_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1120/tmp_product is absorbed into DSP tmp_581_reg_110051_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1795/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_576_reg_110001_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_576_reg_110001_reg is absorbed into DSP tmp_576_reg_110001_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1115/tmp_product is absorbed into DSP tmp_576_reg_110001_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1079_reg_110006_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1790/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_577_reg_110011_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_577_reg_110011_reg is absorbed into DSP tmp_577_reg_110011_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1116/tmp_product is absorbed into DSP tmp_577_reg_110011_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1081_reg_110016_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1791/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_583_reg_110066_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_583_reg_110066_reg is absorbed into DSP tmp_583_reg_110066_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1122/tmp_product is absorbed into DSP tmp_583_reg_110066_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1091_reg_110071_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1797/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_573_reg_109971_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_573_reg_109971_reg is absorbed into DSP tmp_573_reg_109971_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1112/tmp_product is absorbed into DSP tmp_573_reg_109971_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1073_reg_109976_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1787/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_615_reg_110376_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_615_reg_110376_reg is absorbed into DSP tmp_615_reg_110376_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1154/tmp_product is absorbed into DSP tmp_615_reg_110376_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1151_reg_110381_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1829/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_614_reg_110366_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_614_reg_110366_reg is absorbed into DSP tmp_614_reg_110366_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1153/tmp_product is absorbed into DSP tmp_614_reg_110366_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1149_reg_110371_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1828/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_627_reg_110496_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_627_reg_110496_reg is absorbed into DSP tmp_627_reg_110496_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1166/tmp_product is absorbed into DSP tmp_627_reg_110496_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1841/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_187_reg_106236_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_187_reg_106236_reg is absorbed into DSP tmp_187_reg_106236_reg.
DSP Report: operator mul_16s_15s_26_1_1_U726/tmp_product is absorbed into DSP tmp_187_reg_106236_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_351_reg_106241_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1401/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_188_reg_106246_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_188_reg_106246_reg is absorbed into DSP tmp_188_reg_106246_reg.
DSP Report: operator mul_16s_15s_26_1_1_U727/tmp_product is absorbed into DSP tmp_188_reg_106246_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1402/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_166_reg_106036_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_166_reg_106036_reg is absorbed into DSP tmp_166_reg_106036_reg.
DSP Report: operator mul_16s_15s_26_1_1_U705/tmp_product is absorbed into DSP tmp_166_reg_106036_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1380/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_170_reg_106071_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_170_reg_106071_reg is absorbed into DSP tmp_170_reg_106071_reg.
DSP Report: operator mul_16s_15s_26_1_1_U709/tmp_product is absorbed into DSP tmp_170_reg_106071_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1384/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_160_reg_105976_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_160_reg_105976_reg is absorbed into DSP tmp_160_reg_105976_reg.
DSP Report: operator mul_16s_15s_26_1_1_U699/tmp_product is absorbed into DSP tmp_160_reg_105976_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1374/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_161_reg_105986_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_161_reg_105986_reg is absorbed into DSP tmp_161_reg_105986_reg.
DSP Report: operator mul_16s_15s_26_1_1_U700/tmp_product is absorbed into DSP tmp_161_reg_105986_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1375/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_156_reg_105936_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_156_reg_105936_reg is absorbed into DSP tmp_156_reg_105936_reg.
DSP Report: operator mul_16s_15s_26_1_1_U695/tmp_product is absorbed into DSP tmp_156_reg_105936_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1370/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_159_reg_105966_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_159_reg_105966_reg is absorbed into DSP tmp_159_reg_105966_reg.
DSP Report: operator mul_16s_15s_26_1_1_U698/tmp_product is absorbed into DSP tmp_159_reg_105966_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1373/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_162_reg_105996_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_162_reg_105996_reg is absorbed into DSP tmp_162_reg_105996_reg.
DSP Report: operator mul_16s_15s_26_1_1_U701/tmp_product is absorbed into DSP tmp_162_reg_105996_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1376/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_149_reg_105871_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_149_reg_105871_reg is absorbed into DSP tmp_149_reg_105871_reg.
DSP Report: operator mul_16s_15s_26_1_1_U688/tmp_product is absorbed into DSP tmp_149_reg_105871_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_281_reg_105876_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1363/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_157_reg_105946_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_157_reg_105946_reg is absorbed into DSP tmp_157_reg_105946_reg.
DSP Report: operator mul_16s_15s_26_1_1_U696/tmp_product is absorbed into DSP tmp_157_reg_105946_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_295_reg_105951_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1371/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_154_reg_105916_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_154_reg_105916_reg is absorbed into DSP tmp_154_reg_105916_reg.
DSP Report: operator mul_16s_15s_26_1_1_U693/tmp_product is absorbed into DSP tmp_154_reg_105916_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1368/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_145_reg_105831_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_145_reg_105831_reg is absorbed into DSP tmp_145_reg_105831_reg.
DSP Report: operator mul_16s_15s_26_1_1_U684/tmp_product is absorbed into DSP tmp_145_reg_105831_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1359/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_146_reg_105841_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_146_reg_105841_reg is absorbed into DSP tmp_146_reg_105841_reg.
DSP Report: operator mul_16s_15s_26_1_1_U685/tmp_product is absorbed into DSP tmp_146_reg_105841_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1360/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_141_reg_105791_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_141_reg_105791_reg is absorbed into DSP tmp_141_reg_105791_reg.
DSP Report: operator mul_16s_15s_26_1_1_U680/tmp_product is absorbed into DSP tmp_141_reg_105791_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1355/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_144_reg_105821_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_144_reg_105821_reg is absorbed into DSP tmp_144_reg_105821_reg.
DSP Report: operator mul_16s_15s_26_1_1_U683/tmp_product is absorbed into DSP tmp_144_reg_105821_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1358/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_147_reg_105851_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_147_reg_105851_reg is absorbed into DSP tmp_147_reg_105851_reg.
DSP Report: operator mul_16s_15s_26_1_1_U686/tmp_product is absorbed into DSP tmp_147_reg_105851_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1361/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_134_reg_105726_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_134_reg_105726_reg is absorbed into DSP tmp_134_reg_105726_reg.
DSP Report: operator mul_16s_15s_26_1_1_U673/tmp_product is absorbed into DSP tmp_134_reg_105726_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_253_reg_105731_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1348/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_564_reg_109886_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_564_reg_109886_reg is absorbed into DSP tmp_564_reg_109886_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1103/tmp_product is absorbed into DSP tmp_564_reg_109886_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1778/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_565_reg_109896_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_565_reg_109896_reg is absorbed into DSP tmp_565_reg_109896_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1104/tmp_product is absorbed into DSP tmp_565_reg_109896_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1779/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_560_reg_109846_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_560_reg_109846_reg is absorbed into DSP tmp_560_reg_109846_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1099/tmp_product is absorbed into DSP tmp_560_reg_109846_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1774/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_563_reg_109876_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_563_reg_109876_reg is absorbed into DSP tmp_563_reg_109876_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1102/tmp_product is absorbed into DSP tmp_563_reg_109876_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1777/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_567_reg_109911_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_567_reg_109911_reg is absorbed into DSP tmp_567_reg_109911_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1106/tmp_product is absorbed into DSP tmp_567_reg_109911_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1781/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_561_reg_109856_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_561_reg_109856_reg is absorbed into DSP tmp_561_reg_109856_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1100/tmp_product is absorbed into DSP tmp_561_reg_109856_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1051_reg_109861_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1775/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_562_reg_109866_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_562_reg_109866_reg is absorbed into DSP tmp_562_reg_109866_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1101/tmp_product is absorbed into DSP tmp_562_reg_109866_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1053_reg_109871_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1776/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_568_reg_109921_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_568_reg_109921_reg is absorbed into DSP tmp_568_reg_109921_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1107/tmp_product is absorbed into DSP tmp_568_reg_109921_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1063_reg_109926_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1782/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_130_reg_105686_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_130_reg_105686_reg is absorbed into DSP tmp_130_reg_105686_reg.
DSP Report: operator mul_16s_15s_26_1_1_U669/tmp_product is absorbed into DSP tmp_130_reg_105686_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1344/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_131_reg_105696_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_131_reg_105696_reg is absorbed into DSP tmp_131_reg_105696_reg.
DSP Report: operator mul_16s_15s_26_1_1_U670/tmp_product is absorbed into DSP tmp_131_reg_105696_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1345/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_126_reg_105646_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_126_reg_105646_reg is absorbed into DSP tmp_126_reg_105646_reg.
DSP Report: operator mul_16s_15s_26_1_1_U665/tmp_product is absorbed into DSP tmp_126_reg_105646_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1340/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_129_reg_105676_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_129_reg_105676_reg is absorbed into DSP tmp_129_reg_105676_reg.
DSP Report: operator mul_16s_15s_26_1_1_U668/tmp_product is absorbed into DSP tmp_129_reg_105676_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1343/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_132_reg_105706_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_132_reg_105706_reg is absorbed into DSP tmp_132_reg_105706_reg.
DSP Report: operator mul_16s_15s_26_1_1_U671/tmp_product is absorbed into DSP tmp_132_reg_105706_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1346/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_122_reg_105606_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_122_reg_105606_reg is absorbed into DSP tmp_122_reg_105606_reg.
DSP Report: operator mul_16s_15s_26_1_1_U661/tmp_product is absorbed into DSP tmp_122_reg_105606_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1336/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_277_reg_107106_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_277_reg_107106_reg is absorbed into DSP tmp_277_reg_107106_reg.
DSP Report: operator mul_16s_15s_26_1_1_U816/tmp_product is absorbed into DSP tmp_277_reg_107106_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_519_reg_107111_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1491/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_115_reg_105541_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_115_reg_105541_reg is absorbed into DSP tmp_115_reg_105541_reg.
DSP Report: operator mul_16s_15s_26_1_1_U654/tmp_product is absorbed into DSP tmp_115_reg_105541_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1329/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_116_reg_105551_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_116_reg_105551_reg is absorbed into DSP tmp_116_reg_105551_reg.
DSP Report: operator mul_16s_15s_26_1_1_U655/tmp_product is absorbed into DSP tmp_116_reg_105551_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1330/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_117_reg_105561_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_117_reg_105561_reg is absorbed into DSP tmp_117_reg_105561_reg.
DSP Report: operator mul_16s_15s_26_1_1_U656/tmp_product is absorbed into DSP tmp_117_reg_105561_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1331/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_110_reg_105491_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_110_reg_105491_reg is absorbed into DSP tmp_110_reg_105491_reg.
DSP Report: operator mul_16s_15s_26_1_1_U649/tmp_product is absorbed into DSP tmp_110_reg_105491_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1324/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_107_reg_105461_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_107_reg_105461_reg is absorbed into DSP tmp_107_reg_105461_reg.
DSP Report: operator mul_16s_15s_26_1_1_U646/tmp_product is absorbed into DSP tmp_107_reg_105461_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1321/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_102_reg_105416_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_102_reg_105416_reg is absorbed into DSP tmp_102_reg_105416_reg.
DSP Report: operator mul_16s_15s_26_1_1_U641/tmp_product is absorbed into DSP tmp_102_reg_105416_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1316/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_101_reg_105406_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_101_reg_105406_reg is absorbed into DSP tmp_101_reg_105406_reg.
DSP Report: operator mul_16s_15s_26_1_1_U640/tmp_product is absorbed into DSP tmp_101_reg_105406_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1315/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_100_reg_105396_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_100_reg_105396_reg is absorbed into DSP tmp_100_reg_105396_reg.
DSP Report: operator mul_16s_15s_26_1_1_U639/tmp_product is absorbed into DSP tmp_100_reg_105396_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1314/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_292_reg_107251_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_292_reg_107251_reg is absorbed into DSP tmp_292_reg_107251_reg.
DSP Report: operator mul_16s_15s_26_1_1_U831/tmp_product is absorbed into DSP tmp_292_reg_107251_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_547_reg_107256_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1506/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_82_reg_105221_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_82_reg_105221_reg is absorbed into DSP tmp_82_reg_105221_reg.
DSP Report: operator mul_16s_15s_26_1_1_U621/tmp_product is absorbed into DSP tmp_82_reg_105221_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_155_reg_105226_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1296/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_83_reg_105231_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_83_reg_105231_reg is absorbed into DSP tmp_83_reg_105231_reg.
DSP Report: operator mul_16s_15s_26_1_1_U622/tmp_product is absorbed into DSP tmp_83_reg_105231_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_157_reg_105236_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1297/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_636_reg_110581_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_636_reg_110581_reg is absorbed into DSP tmp_636_reg_110581_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1175/tmp_product is absorbed into DSP tmp_636_reg_110581_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1191_reg_110586_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1850/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_637_reg_110591_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_637_reg_110591_reg is absorbed into DSP tmp_637_reg_110591_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1176/tmp_product is absorbed into DSP tmp_637_reg_110591_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1851/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_67_reg_105076_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_67_reg_105076_reg is absorbed into DSP tmp_67_reg_105076_reg.
DSP Report: operator mul_16s_15s_26_1_1_U606/tmp_product is absorbed into DSP tmp_67_reg_105076_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_127_reg_105081_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1281/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_68_reg_105086_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_68_reg_105086_reg is absorbed into DSP tmp_68_reg_105086_reg.
DSP Report: operator mul_16s_15s_26_1_1_U607/tmp_product is absorbed into DSP tmp_68_reg_105086_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_129_reg_105091_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1282/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_645_reg_110666_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_645_reg_110666_reg is absorbed into DSP tmp_645_reg_110666_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1184/tmp_product is absorbed into DSP tmp_645_reg_110666_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1207_reg_110671_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1859/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_644_reg_110656_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_644_reg_110656_reg is absorbed into DSP tmp_644_reg_110656_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1183/tmp_product is absorbed into DSP tmp_644_reg_110656_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1205_reg_110661_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1858/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_307_reg_107396_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_307_reg_107396_reg is absorbed into DSP tmp_307_reg_107396_reg.
DSP Report: operator mul_16s_15s_26_1_1_U846/tmp_product is absorbed into DSP tmp_307_reg_107396_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_575_reg_107401_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1521/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_308_reg_107406_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_308_reg_107406_reg is absorbed into DSP tmp_308_reg_107406_reg.
DSP Report: operator mul_16s_15s_26_1_1_U847/tmp_product is absorbed into DSP tmp_308_reg_107406_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_577_reg_107411_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1522/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_52_reg_104931_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_52_reg_104931_reg is absorbed into DSP tmp_52_reg_104931_reg.
DSP Report: operator mul_16s_15s_26_1_1_U591/tmp_product is absorbed into DSP tmp_52_reg_104931_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_99_reg_104936_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1266/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_340_reg_107716_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_340_reg_107716_reg is absorbed into DSP tmp_340_reg_107716_reg.
DSP Report: operator mul_16s_15s_26_1_1_U879/tmp_product is absorbed into DSP tmp_340_reg_107716_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1554/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_341_reg_107726_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_341_reg_107726_reg is absorbed into DSP tmp_341_reg_107726_reg.
DSP Report: operator mul_16s_15s_26_1_1_U880/tmp_product is absorbed into DSP tmp_341_reg_107726_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1555/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_339_reg_107706_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_339_reg_107706_reg is absorbed into DSP tmp_339_reg_107706_reg.
DSP Report: operator mul_16s_15s_26_1_1_U878/tmp_product is absorbed into DSP tmp_339_reg_107706_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1553/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_342_reg_107736_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_342_reg_107736_reg is absorbed into DSP tmp_342_reg_107736_reg.
DSP Report: operator mul_16s_15s_26_1_1_U881/tmp_product is absorbed into DSP tmp_342_reg_107736_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1556/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_355_reg_107861_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_355_reg_107861_reg is absorbed into DSP tmp_355_reg_107861_reg.
DSP Report: operator mul_16s_15s_26_1_1_U894/tmp_product is absorbed into DSP tmp_355_reg_107861_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1569/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_356_reg_107871_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_356_reg_107871_reg is absorbed into DSP tmp_356_reg_107871_reg.
DSP Report: operator mul_16s_15s_26_1_1_U895/tmp_product is absorbed into DSP tmp_356_reg_107871_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1570/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_350_reg_107816_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_350_reg_107816_reg is absorbed into DSP tmp_350_reg_107816_reg.
DSP Report: operator mul_16s_15s_26_1_1_U889/tmp_product is absorbed into DSP tmp_350_reg_107816_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1564/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_354_reg_107851_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_354_reg_107851_reg is absorbed into DSP tmp_354_reg_107851_reg.
DSP Report: operator mul_16s_15s_26_1_1_U893/tmp_product is absorbed into DSP tmp_354_reg_107851_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1568/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_357_reg_107881_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_357_reg_107881_reg is absorbed into DSP tmp_357_reg_107881_reg.
DSP Report: operator mul_16s_15s_26_1_1_U896/tmp_product is absorbed into DSP tmp_357_reg_107881_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1571/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_344_reg_107756_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_344_reg_107756_reg is absorbed into DSP tmp_344_reg_107756_reg.
DSP Report: operator mul_16s_15s_26_1_1_U883/tmp_product is absorbed into DSP tmp_344_reg_107756_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1558/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_349_reg_107806_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_349_reg_107806_reg is absorbed into DSP tmp_349_reg_107806_reg.
DSP Report: operator mul_16s_15s_26_1_1_U888/tmp_product is absorbed into DSP tmp_349_reg_107806_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1563/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_346_reg_107776_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_346_reg_107776_reg is absorbed into DSP tmp_346_reg_107776_reg.
DSP Report: operator mul_16s_15s_26_1_1_U885/tmp_product is absorbed into DSP tmp_346_reg_107776_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1560/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_347_reg_107786_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_347_reg_107786_reg is absorbed into DSP tmp_347_reg_107786_reg.
DSP Report: operator mul_16s_15s_26_1_1_U886/tmp_product is absorbed into DSP tmp_347_reg_107786_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1561/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_351_reg_107826_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_351_reg_107826_reg is absorbed into DSP tmp_351_reg_107826_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U890/tmp_product is absorbed into DSP tmp_351_reg_107826_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1565/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_352_reg_107831_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_352_reg_107831_reg is absorbed into DSP tmp_352_reg_107831_reg.
DSP Report: operator mul_16s_15s_26_1_1_U891/tmp_product is absorbed into DSP tmp_352_reg_107831_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1566/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_353_reg_107841_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_353_reg_107841_reg is absorbed into DSP tmp_353_reg_107841_reg.
DSP Report: operator mul_16s_15s_26_1_1_U892/tmp_product is absorbed into DSP tmp_353_reg_107841_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1567/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_358_reg_107891_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_358_reg_107891_reg is absorbed into DSP tmp_358_reg_107891_reg.
DSP Report: operator mul_16s_15s_26_1_1_U897/tmp_product is absorbed into DSP tmp_358_reg_107891_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1572/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_348_reg_107796_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_348_reg_107796_reg is absorbed into DSP tmp_348_reg_107796_reg.
DSP Report: operator mul_16s_15s_26_1_1_U887/tmp_product is absorbed into DSP tmp_348_reg_107796_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1562/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_370_reg_108006_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_370_reg_108006_reg is absorbed into DSP tmp_370_reg_108006_reg.
DSP Report: operator mul_16s_15s_26_1_1_U909/tmp_product is absorbed into DSP tmp_370_reg_108006_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1584/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_371_reg_108016_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_371_reg_108016_reg is absorbed into DSP tmp_371_reg_108016_reg.
DSP Report: operator mul_16s_15s_26_1_1_U910/tmp_product is absorbed into DSP tmp_371_reg_108016_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1585/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_365_reg_107961_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_365_reg_107961_reg is absorbed into DSP tmp_365_reg_107961_reg.
DSP Report: operator mul_16s_15s_26_1_1_U904/tmp_product is absorbed into DSP tmp_365_reg_107961_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1579/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_369_reg_107996_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_369_reg_107996_reg is absorbed into DSP tmp_369_reg_107996_reg.
DSP Report: operator mul_16s_15s_26_1_1_U908/tmp_product is absorbed into DSP tmp_369_reg_107996_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1583/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_372_reg_108026_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_372_reg_108026_reg is absorbed into DSP tmp_372_reg_108026_reg.
DSP Report: operator mul_16s_15s_26_1_1_U911/tmp_product is absorbed into DSP tmp_372_reg_108026_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1586/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_359_reg_107901_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_359_reg_107901_reg is absorbed into DSP tmp_359_reg_107901_reg.
DSP Report: operator mul_16s_15s_26_1_1_U898/tmp_product is absorbed into DSP tmp_359_reg_107901_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1573/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_364_reg_107951_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_364_reg_107951_reg is absorbed into DSP tmp_364_reg_107951_reg.
DSP Report: operator mul_16s_15s_26_1_1_U903/tmp_product is absorbed into DSP tmp_364_reg_107951_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1578/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_361_reg_107921_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_361_reg_107921_reg is absorbed into DSP tmp_361_reg_107921_reg.
DSP Report: operator mul_16s_15s_26_1_1_U900/tmp_product is absorbed into DSP tmp_361_reg_107921_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1575/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_362_reg_107931_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_362_reg_107931_reg is absorbed into DSP tmp_362_reg_107931_reg.
DSP Report: operator mul_16s_15s_26_1_1_U901/tmp_product is absorbed into DSP tmp_362_reg_107931_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_679_reg_107936_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1576/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_367_reg_107981_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_367_reg_107981_reg is absorbed into DSP tmp_367_reg_107981_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U906/tmp_product is absorbed into DSP tmp_367_reg_107981_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1581/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_366_reg_107971_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_366_reg_107971_reg is absorbed into DSP tmp_366_reg_107971_reg.
DSP Report: operator mul_16s_15s_26_1_1_U905/tmp_product is absorbed into DSP tmp_366_reg_107971_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_687_reg_107976_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1580/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_368_reg_107986_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_368_reg_107986_reg is absorbed into DSP tmp_368_reg_107986_reg.
DSP Report: operator mul_16s_15s_26_1_1_U907/tmp_product is absorbed into DSP tmp_368_reg_107986_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_689_reg_107991_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1582/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_373_reg_108036_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_373_reg_108036_reg is absorbed into DSP tmp_373_reg_108036_reg.
DSP Report: operator mul_16s_15s_26_1_1_U912/tmp_product is absorbed into DSP tmp_373_reg_108036_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_699_reg_108041_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1587/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_363_reg_107941_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_363_reg_107941_reg is absorbed into DSP tmp_363_reg_107941_reg.
DSP Report: operator mul_16s_15s_26_1_1_U902/tmp_product is absorbed into DSP tmp_363_reg_107941_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_681_reg_107946_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1577/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_385_reg_108151_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_385_reg_108151_reg is absorbed into DSP tmp_385_reg_108151_reg.
DSP Report: operator mul_16s_15s_26_1_1_U924/tmp_product is absorbed into DSP tmp_385_reg_108151_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1599/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_386_reg_108161_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_386_reg_108161_reg is absorbed into DSP tmp_386_reg_108161_reg.
DSP Report: operator mul_16s_15s_26_1_1_U925/tmp_product is absorbed into DSP tmp_386_reg_108161_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1600/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_380_reg_108106_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_380_reg_108106_reg is absorbed into DSP tmp_380_reg_108106_reg.
DSP Report: operator mul_16s_15s_26_1_1_U919/tmp_product is absorbed into DSP tmp_380_reg_108106_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1594/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_384_reg_108141_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_384_reg_108141_reg is absorbed into DSP tmp_384_reg_108141_reg.
DSP Report: operator mul_16s_15s_26_1_1_U923/tmp_product is absorbed into DSP tmp_384_reg_108141_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1598/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_387_reg_108171_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_387_reg_108171_reg is absorbed into DSP tmp_387_reg_108171_reg.
DSP Report: operator mul_16s_15s_26_1_1_U926/tmp_product is absorbed into DSP tmp_387_reg_108171_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1601/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_374_reg_108046_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_374_reg_108046_reg is absorbed into DSP tmp_374_reg_108046_reg.
DSP Report: operator mul_16s_15s_26_1_1_U913/tmp_product is absorbed into DSP tmp_374_reg_108046_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1588/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_379_reg_108096_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_379_reg_108096_reg is absorbed into DSP tmp_379_reg_108096_reg.
DSP Report: operator mul_16s_15s_26_1_1_U918/tmp_product is absorbed into DSP tmp_379_reg_108096_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1593/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_376_reg_108066_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_376_reg_108066_reg is absorbed into DSP tmp_376_reg_108066_reg.
DSP Report: operator mul_16s_15s_26_1_1_U915/tmp_product is absorbed into DSP tmp_376_reg_108066_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1590/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_377_reg_108076_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_377_reg_108076_reg is absorbed into DSP tmp_377_reg_108076_reg.
DSP Report: operator mul_16s_15s_26_1_1_U916/tmp_product is absorbed into DSP tmp_377_reg_108076_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_707_reg_108081_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1591/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_382_reg_108126_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_382_reg_108126_reg is absorbed into DSP tmp_382_reg_108126_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U921/tmp_product is absorbed into DSP tmp_382_reg_108126_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1596/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_381_reg_108116_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_381_reg_108116_reg is absorbed into DSP tmp_381_reg_108116_reg.
DSP Report: operator mul_16s_15s_26_1_1_U920/tmp_product is absorbed into DSP tmp_381_reg_108116_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_715_reg_108121_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1595/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_383_reg_108131_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_383_reg_108131_reg is absorbed into DSP tmp_383_reg_108131_reg.
DSP Report: operator mul_16s_15s_26_1_1_U922/tmp_product is absorbed into DSP tmp_383_reg_108131_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_717_reg_108136_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1597/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_388_reg_108181_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_388_reg_108181_reg is absorbed into DSP tmp_388_reg_108181_reg.
DSP Report: operator mul_16s_15s_26_1_1_U927/tmp_product is absorbed into DSP tmp_388_reg_108181_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_727_reg_108186_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1602/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_378_reg_108086_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_378_reg_108086_reg is absorbed into DSP tmp_378_reg_108086_reg.
DSP Report: operator mul_16s_15s_26_1_1_U917/tmp_product is absorbed into DSP tmp_378_reg_108086_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_709_reg_108091_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1592/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_400_reg_108296_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_400_reg_108296_reg is absorbed into DSP tmp_400_reg_108296_reg.
DSP Report: operator mul_16s_15s_26_1_1_U939/tmp_product is absorbed into DSP tmp_400_reg_108296_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1614/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_401_reg_108306_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_401_reg_108306_reg is absorbed into DSP tmp_401_reg_108306_reg.
DSP Report: operator mul_16s_15s_26_1_1_U940/tmp_product is absorbed into DSP tmp_401_reg_108306_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1615/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_395_reg_108251_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_395_reg_108251_reg is absorbed into DSP tmp_395_reg_108251_reg.
DSP Report: operator mul_16s_15s_26_1_1_U934/tmp_product is absorbed into DSP tmp_395_reg_108251_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1609/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_399_reg_108286_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_399_reg_108286_reg is absorbed into DSP tmp_399_reg_108286_reg.
DSP Report: operator mul_16s_15s_26_1_1_U938/tmp_product is absorbed into DSP tmp_399_reg_108286_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1613/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_402_reg_108316_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_402_reg_108316_reg is absorbed into DSP tmp_402_reg_108316_reg.
DSP Report: operator mul_16s_15s_26_1_1_U941/tmp_product is absorbed into DSP tmp_402_reg_108316_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1616/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_389_reg_108191_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_389_reg_108191_reg is absorbed into DSP tmp_389_reg_108191_reg.
DSP Report: operator mul_16s_15s_26_1_1_U928/tmp_product is absorbed into DSP tmp_389_reg_108191_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1603/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_394_reg_108241_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_394_reg_108241_reg is absorbed into DSP tmp_394_reg_108241_reg.
DSP Report: operator mul_16s_15s_26_1_1_U933/tmp_product is absorbed into DSP tmp_394_reg_108241_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1608/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_391_reg_108211_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_391_reg_108211_reg is absorbed into DSP tmp_391_reg_108211_reg.
DSP Report: operator mul_16s_15s_26_1_1_U930/tmp_product is absorbed into DSP tmp_391_reg_108211_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1605/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_392_reg_108221_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_392_reg_108221_reg is absorbed into DSP tmp_392_reg_108221_reg.
DSP Report: operator mul_16s_15s_26_1_1_U931/tmp_product is absorbed into DSP tmp_392_reg_108221_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_735_reg_108226_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1606/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_397_reg_108271_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_397_reg_108271_reg is absorbed into DSP tmp_397_reg_108271_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U936/tmp_product is absorbed into DSP tmp_397_reg_108271_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1611/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_396_reg_108261_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_396_reg_108261_reg is absorbed into DSP tmp_396_reg_108261_reg.
DSP Report: operator mul_16s_15s_26_1_1_U935/tmp_product is absorbed into DSP tmp_396_reg_108261_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_743_reg_108266_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1610/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_398_reg_108276_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_398_reg_108276_reg is absorbed into DSP tmp_398_reg_108276_reg.
DSP Report: operator mul_16s_15s_26_1_1_U937/tmp_product is absorbed into DSP tmp_398_reg_108276_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_745_reg_108281_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1612/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_403_reg_108326_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_403_reg_108326_reg is absorbed into DSP tmp_403_reg_108326_reg.
DSP Report: operator mul_16s_15s_26_1_1_U942/tmp_product is absorbed into DSP tmp_403_reg_108326_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_755_reg_108331_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1617/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_393_reg_108231_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_393_reg_108231_reg is absorbed into DSP tmp_393_reg_108231_reg.
DSP Report: operator mul_16s_15s_26_1_1_U932/tmp_product is absorbed into DSP tmp_393_reg_108231_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_737_reg_108236_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1607/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_415_reg_108441_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_415_reg_108441_reg is absorbed into DSP tmp_415_reg_108441_reg.
DSP Report: operator mul_16s_15s_26_1_1_U954/tmp_product is absorbed into DSP tmp_415_reg_108441_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1629/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_416_reg_108451_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_416_reg_108451_reg is absorbed into DSP tmp_416_reg_108451_reg.
DSP Report: operator mul_16s_15s_26_1_1_U955/tmp_product is absorbed into DSP tmp_416_reg_108451_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1630/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_410_reg_108396_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_410_reg_108396_reg is absorbed into DSP tmp_410_reg_108396_reg.
DSP Report: operator mul_16s_15s_26_1_1_U949/tmp_product is absorbed into DSP tmp_410_reg_108396_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1624/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_414_reg_108431_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_414_reg_108431_reg is absorbed into DSP tmp_414_reg_108431_reg.
DSP Report: operator mul_16s_15s_26_1_1_U953/tmp_product is absorbed into DSP tmp_414_reg_108431_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1628/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_417_reg_108461_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_417_reg_108461_reg is absorbed into DSP tmp_417_reg_108461_reg.
DSP Report: operator mul_16s_15s_26_1_1_U956/tmp_product is absorbed into DSP tmp_417_reg_108461_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1631/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_404_reg_108336_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_404_reg_108336_reg is absorbed into DSP tmp_404_reg_108336_reg.
DSP Report: operator mul_16s_15s_26_1_1_U943/tmp_product is absorbed into DSP tmp_404_reg_108336_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1618/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_409_reg_108386_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_409_reg_108386_reg is absorbed into DSP tmp_409_reg_108386_reg.
DSP Report: operator mul_16s_15s_26_1_1_U948/tmp_product is absorbed into DSP tmp_409_reg_108386_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1623/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_406_reg_108356_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_406_reg_108356_reg is absorbed into DSP tmp_406_reg_108356_reg.
DSP Report: operator mul_16s_15s_26_1_1_U945/tmp_product is absorbed into DSP tmp_406_reg_108356_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1620/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_407_reg_108366_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_407_reg_108366_reg is absorbed into DSP tmp_407_reg_108366_reg.
DSP Report: operator mul_16s_15s_26_1_1_U946/tmp_product is absorbed into DSP tmp_407_reg_108366_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1621/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_413_reg_108426_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_413_reg_108426_reg is absorbed into DSP tmp_413_reg_108426_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U952/tmp_product is absorbed into DSP tmp_413_reg_108426_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_412_reg_108416_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_412_reg_108416_reg is absorbed into DSP tmp_412_reg_108416_reg.
DSP Report: operator mul_16s_15s_26_1_1_U951/tmp_product is absorbed into DSP tmp_412_reg_108416_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_773_reg_108421_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1626/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_418_reg_108471_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_418_reg_108471_reg is absorbed into DSP tmp_418_reg_108471_reg.
DSP Report: operator mul_16s_15s_26_1_1_U957/tmp_product is absorbed into DSP tmp_418_reg_108471_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1632/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_408_reg_108376_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_408_reg_108376_reg is absorbed into DSP tmp_408_reg_108376_reg.
DSP Report: operator mul_16s_15s_26_1_1_U947/tmp_product is absorbed into DSP tmp_408_reg_108376_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1622/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_430_reg_108586_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_430_reg_108586_reg is absorbed into DSP tmp_430_reg_108586_reg.
DSP Report: operator mul_16s_15s_26_1_1_U969/tmp_product is absorbed into DSP tmp_430_reg_108586_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1644/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_431_reg_108596_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_431_reg_108596_reg is absorbed into DSP tmp_431_reg_108596_reg.
DSP Report: operator mul_16s_15s_26_1_1_U970/tmp_product is absorbed into DSP tmp_431_reg_108596_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1645/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_425_reg_108541_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_425_reg_108541_reg is absorbed into DSP tmp_425_reg_108541_reg.
DSP Report: operator mul_16s_15s_26_1_1_U964/tmp_product is absorbed into DSP tmp_425_reg_108541_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1639/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_429_reg_108576_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_429_reg_108576_reg is absorbed into DSP tmp_429_reg_108576_reg.
DSP Report: operator mul_16s_15s_26_1_1_U968/tmp_product is absorbed into DSP tmp_429_reg_108576_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1643/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_432_reg_108606_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_432_reg_108606_reg is absorbed into DSP tmp_432_reg_108606_reg.
DSP Report: operator mul_16s_15s_26_1_1_U971/tmp_product is absorbed into DSP tmp_432_reg_108606_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1646/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_419_reg_108481_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_419_reg_108481_reg is absorbed into DSP tmp_419_reg_108481_reg.
DSP Report: operator mul_16s_15s_26_1_1_U958/tmp_product is absorbed into DSP tmp_419_reg_108481_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1633/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_424_reg_108531_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_424_reg_108531_reg is absorbed into DSP tmp_424_reg_108531_reg.
DSP Report: operator mul_16s_15s_26_1_1_U963/tmp_product is absorbed into DSP tmp_424_reg_108531_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1638/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_421_reg_108501_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_421_reg_108501_reg is absorbed into DSP tmp_421_reg_108501_reg.
DSP Report: operator mul_16s_15s_26_1_1_U960/tmp_product is absorbed into DSP tmp_421_reg_108501_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1635/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_422_reg_108511_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_422_reg_108511_reg is absorbed into DSP tmp_422_reg_108511_reg.
DSP Report: operator mul_16s_15s_26_1_1_U961/tmp_product is absorbed into DSP tmp_422_reg_108511_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1636/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_428_reg_108571_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_428_reg_108571_reg is absorbed into DSP tmp_428_reg_108571_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U967/tmp_product is absorbed into DSP tmp_428_reg_108571_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1642/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_426_reg_108551_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_426_reg_108551_reg is absorbed into DSP tmp_426_reg_108551_reg.
DSP Report: operator mul_16s_15s_26_1_1_U965/tmp_product is absorbed into DSP tmp_426_reg_108551_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1640/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_427_reg_108561_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_427_reg_108561_reg is absorbed into DSP tmp_427_reg_108561_reg.
DSP Report: operator mul_16s_15s_26_1_1_U966/tmp_product is absorbed into DSP tmp_427_reg_108561_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_801_reg_108566_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1641/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_433_reg_108616_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_433_reg_108616_reg is absorbed into DSP tmp_433_reg_108616_reg.
DSP Report: operator mul_16s_15s_26_1_1_U972/tmp_product is absorbed into DSP tmp_433_reg_108616_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1647/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_423_reg_108521_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_423_reg_108521_reg is absorbed into DSP tmp_423_reg_108521_reg.
DSP Report: operator mul_16s_15s_26_1_1_U962/tmp_product is absorbed into DSP tmp_423_reg_108521_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1637/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_445_reg_108731_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_445_reg_108731_reg is absorbed into DSP tmp_445_reg_108731_reg.
DSP Report: operator mul_16s_15s_26_1_1_U984/tmp_product is absorbed into DSP tmp_445_reg_108731_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1659/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_446_reg_108741_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_446_reg_108741_reg is absorbed into DSP tmp_446_reg_108741_reg.
DSP Report: operator mul_16s_15s_26_1_1_U985/tmp_product is absorbed into DSP tmp_446_reg_108741_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1660/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_440_reg_108686_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_440_reg_108686_reg is absorbed into DSP tmp_440_reg_108686_reg.
DSP Report: operator mul_16s_15s_26_1_1_U979/tmp_product is absorbed into DSP tmp_440_reg_108686_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1654/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_444_reg_108721_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_444_reg_108721_reg is absorbed into DSP tmp_444_reg_108721_reg.
DSP Report: operator mul_16s_15s_26_1_1_U983/tmp_product is absorbed into DSP tmp_444_reg_108721_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1658/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_447_reg_108751_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_447_reg_108751_reg is absorbed into DSP tmp_447_reg_108751_reg.
DSP Report: operator mul_16s_15s_26_1_1_U986/tmp_product is absorbed into DSP tmp_447_reg_108751_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1661/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_434_reg_108626_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_434_reg_108626_reg is absorbed into DSP tmp_434_reg_108626_reg.
DSP Report: operator mul_16s_15s_26_1_1_U973/tmp_product is absorbed into DSP tmp_434_reg_108626_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1648/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_439_reg_108676_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_439_reg_108676_reg is absorbed into DSP tmp_439_reg_108676_reg.
DSP Report: operator mul_16s_15s_26_1_1_U978/tmp_product is absorbed into DSP tmp_439_reg_108676_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1653/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_436_reg_108646_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_436_reg_108646_reg is absorbed into DSP tmp_436_reg_108646_reg.
DSP Report: operator mul_16s_15s_26_1_1_U975/tmp_product is absorbed into DSP tmp_436_reg_108646_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1650/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_437_reg_108656_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_437_reg_108656_reg is absorbed into DSP tmp_437_reg_108656_reg.
DSP Report: operator mul_16s_15s_26_1_1_U976/tmp_product is absorbed into DSP tmp_437_reg_108656_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1651/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_443_reg_108716_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_443_reg_108716_reg is absorbed into DSP tmp_443_reg_108716_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U982/tmp_product is absorbed into DSP tmp_443_reg_108716_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1657/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_442_reg_108706_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_442_reg_108706_reg is absorbed into DSP tmp_442_reg_108706_reg.
DSP Report: operator mul_16s_15s_26_1_1_U981/tmp_product is absorbed into DSP tmp_442_reg_108706_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_829_reg_108711_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1656/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_448_reg_108761_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_448_reg_108761_reg is absorbed into DSP tmp_448_reg_108761_reg.
DSP Report: operator mul_16s_15s_26_1_1_U987/tmp_product is absorbed into DSP tmp_448_reg_108761_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1662/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_438_reg_108666_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_438_reg_108666_reg is absorbed into DSP tmp_438_reg_108666_reg.
DSP Report: operator mul_16s_15s_26_1_1_U977/tmp_product is absorbed into DSP tmp_438_reg_108666_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1652/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_452_reg_108801_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_452_reg_108801_reg is absorbed into DSP tmp_452_reg_108801_reg.
DSP Report: operator mul_16s_15s_26_1_1_U991/tmp_product is absorbed into DSP tmp_452_reg_108801_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_847_reg_108806_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1666/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_459_reg_108871_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_459_reg_108871_reg is absorbed into DSP tmp_459_reg_108871_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U998/tmp_product is absorbed into DSP tmp_459_reg_108871_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1673/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_456_reg_108841_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_456_reg_108841_reg is absorbed into DSP tmp_456_reg_108841_reg.
DSP Report: operator mul_16s_15s_26_1_1_U995/tmp_product is absorbed into DSP tmp_456_reg_108841_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_855_reg_108846_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1670/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_457_reg_108851_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_457_reg_108851_reg is absorbed into DSP tmp_457_reg_108851_reg.
DSP Report: operator mul_16s_15s_26_1_1_U996/tmp_product is absorbed into DSP tmp_457_reg_108851_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_857_reg_108856_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1671/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_490_reg_109166_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_490_reg_109166_reg is absorbed into DSP tmp_490_reg_109166_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1029/tmp_product is absorbed into DSP tmp_490_reg_109166_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1704/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_491_reg_109176_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_491_reg_109176_reg is absorbed into DSP tmp_491_reg_109176_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1030/tmp_product is absorbed into DSP tmp_491_reg_109176_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1705/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_492_reg_109186_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_492_reg_109186_reg is absorbed into DSP tmp_492_reg_109186_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1031/tmp_product is absorbed into DSP tmp_492_reg_109186_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1706/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_481_reg_109081_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_481_reg_109081_reg is absorbed into DSP tmp_481_reg_109081_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1020/tmp_product is absorbed into DSP tmp_481_reg_109081_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1695/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_482_reg_109091_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_482_reg_109091_reg is absorbed into DSP tmp_482_reg_109091_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1021/tmp_product is absorbed into DSP tmp_482_reg_109091_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_903_reg_109096_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1696/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_489_reg_109161_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_489_reg_109161_reg is absorbed into DSP tmp_489_reg_109161_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1028/tmp_product is absorbed into DSP tmp_489_reg_109161_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1703/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_486_reg_109131_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_486_reg_109131_reg is absorbed into DSP tmp_486_reg_109131_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1025/tmp_product is absorbed into DSP tmp_486_reg_109131_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_911_reg_109136_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1700/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_487_reg_109141_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_487_reg_109141_reg is absorbed into DSP tmp_487_reg_109141_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1026/tmp_product is absorbed into DSP tmp_487_reg_109141_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_913_reg_109146_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1701/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_493_reg_109196_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_493_reg_109196_reg is absorbed into DSP tmp_493_reg_109196_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1032/tmp_product is absorbed into DSP tmp_493_reg_109196_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_923_reg_109201_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1707/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_483_reg_109101_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_483_reg_109101_reg is absorbed into DSP tmp_483_reg_109101_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1022/tmp_product is absorbed into DSP tmp_483_reg_109101_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_905_reg_109106_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1697/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_500_reg_109266_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_500_reg_109266_reg is absorbed into DSP tmp_500_reg_109266_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1039/tmp_product is absorbed into DSP tmp_500_reg_109266_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1714/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_503_reg_109296_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_503_reg_109296_reg is absorbed into DSP tmp_503_reg_109296_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1042/tmp_product is absorbed into DSP tmp_503_reg_109296_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1717/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_495_reg_109216_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_495_reg_109216_reg is absorbed into DSP tmp_495_reg_109216_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1034/tmp_product is absorbed into DSP tmp_495_reg_109216_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_927_reg_109221_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1709/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_499_reg_109256_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_499_reg_109256_reg is absorbed into DSP tmp_499_reg_109256_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1038/tmp_product is absorbed into DSP tmp_499_reg_109256_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1713/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_496_reg_109226_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_496_reg_109226_reg is absorbed into DSP tmp_496_reg_109226_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1035/tmp_product is absorbed into DSP tmp_496_reg_109226_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1710/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_497_reg_109236_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_497_reg_109236_reg is absorbed into DSP tmp_497_reg_109236_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1036/tmp_product is absorbed into DSP tmp_497_reg_109236_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_931_reg_109241_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1711/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_505_reg_109316_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_505_reg_109316_reg is absorbed into DSP tmp_505_reg_109316_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U1044/tmp_product is absorbed into DSP tmp_505_reg_109316_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1719/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_501_reg_109276_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_501_reg_109276_reg is absorbed into DSP tmp_501_reg_109276_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1040/tmp_product is absorbed into DSP tmp_501_reg_109276_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_939_reg_109281_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1715/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_502_reg_109286_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_502_reg_109286_reg is absorbed into DSP tmp_502_reg_109286_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1041/tmp_product is absorbed into DSP tmp_502_reg_109286_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_941_reg_109291_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1716/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_534_reg_109596_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_534_reg_109596_reg is absorbed into DSP tmp_534_reg_109596_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1073/tmp_product is absorbed into DSP tmp_534_reg_109596_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1748/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_533_reg_109586_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_533_reg_109586_reg is absorbed into DSP tmp_533_reg_109586_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1072/tmp_product is absorbed into DSP tmp_533_reg_109586_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1747/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_525_reg_109506_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_525_reg_109506_reg is absorbed into DSP tmp_525_reg_109506_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1064/tmp_product is absorbed into DSP tmp_525_reg_109506_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_983_reg_109511_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1739/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_524_reg_109496_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_524_reg_109496_reg is absorbed into DSP tmp_524_reg_109496_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1063/tmp_product is absorbed into DSP tmp_524_reg_109496_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_981_reg_109501_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1738/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_529_reg_109546_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_529_reg_109546_reg is absorbed into DSP tmp_529_reg_109546_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1068/tmp_product is absorbed into DSP tmp_529_reg_109546_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1743/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_526_reg_109516_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_526_reg_109516_reg is absorbed into DSP tmp_526_reg_109516_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1065/tmp_product is absorbed into DSP tmp_526_reg_109516_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1740/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_527_reg_109526_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_527_reg_109526_reg is absorbed into DSP tmp_527_reg_109526_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1066/tmp_product is absorbed into DSP tmp_527_reg_109526_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_987_reg_109531_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1741/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_535_reg_109606_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_535_reg_109606_reg is absorbed into DSP tmp_535_reg_109606_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1074/tmp_product is absorbed into DSP tmp_535_reg_109606_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1749/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_538_reg_109631_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_538_reg_109631_reg is absorbed into DSP tmp_538_reg_109631_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1077/tmp_product is absorbed into DSP tmp_538_reg_109631_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1007_reg_109636_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1752/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_528_reg_109536_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_528_reg_109536_reg is absorbed into DSP tmp_528_reg_109536_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1067/tmp_product is absorbed into DSP tmp_528_reg_109536_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_989_reg_109541_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1742/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_519_reg_109451_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_519_reg_109451_reg is absorbed into DSP tmp_519_reg_109451_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1058/tmp_product is absorbed into DSP tmp_519_reg_109451_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_521_reg_109466_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_521_reg_109466_reg is absorbed into DSP tmp_521_reg_109466_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1060/tmp_product is absorbed into DSP tmp_521_reg_109466_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1735/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_518_reg_109441_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_518_reg_109441_reg is absorbed into DSP tmp_518_reg_109441_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1057/tmp_product is absorbed into DSP tmp_518_reg_109441_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1732/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_522_reg_109476_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_522_reg_109476_reg is absorbed into DSP tmp_522_reg_109476_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1061/tmp_product is absorbed into DSP tmp_522_reg_109476_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1736/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_510_reg_109361_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_510_reg_109361_reg is absorbed into DSP tmp_510_reg_109361_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1049/tmp_product is absorbed into DSP tmp_510_reg_109361_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_955_reg_109366_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1724/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_509_reg_109351_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_509_reg_109351_reg is absorbed into DSP tmp_509_reg_109351_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1048/tmp_product is absorbed into DSP tmp_509_reg_109351_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_953_reg_109356_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1723/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_514_reg_109401_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_514_reg_109401_reg is absorbed into DSP tmp_514_reg_109401_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1053/tmp_product is absorbed into DSP tmp_514_reg_109401_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1728/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_511_reg_109371_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_511_reg_109371_reg is absorbed into DSP tmp_511_reg_109371_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1050/tmp_product is absorbed into DSP tmp_511_reg_109371_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1725/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_520_reg_109461_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_520_reg_109461_reg is absorbed into DSP tmp_520_reg_109461_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1059/tmp_product is absorbed into DSP tmp_520_reg_109461_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1734/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_516_reg_109421_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_516_reg_109421_reg is absorbed into DSP tmp_516_reg_109421_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1055/tmp_product is absorbed into DSP tmp_516_reg_109421_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_967_reg_109426_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1730/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_523_reg_109486_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_523_reg_109486_reg is absorbed into DSP tmp_523_reg_109486_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1062/tmp_product is absorbed into DSP tmp_523_reg_109486_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_979_reg_109491_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_513_reg_109391_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_513_reg_109391_reg is absorbed into DSP tmp_513_reg_109391_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1052/tmp_product is absorbed into DSP tmp_513_reg_109391_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_961_reg_109396_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1727/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_470_reg_108976_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_470_reg_108976_reg is absorbed into DSP tmp_470_reg_108976_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1009/tmp_product is absorbed into DSP tmp_470_reg_108976_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1684/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_473_reg_109006_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_473_reg_109006_reg is absorbed into DSP tmp_473_reg_109006_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1012/tmp_product is absorbed into DSP tmp_473_reg_109006_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1687/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_477_reg_109041_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_477_reg_109041_reg is absorbed into DSP tmp_477_reg_109041_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1016/tmp_product is absorbed into DSP tmp_477_reg_109041_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1691/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_465_reg_108926_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_465_reg_108926_reg is absorbed into DSP tmp_465_reg_108926_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1004/tmp_product is absorbed into DSP tmp_465_reg_108926_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_871_reg_108931_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1679/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_464_reg_108916_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_464_reg_108916_reg is absorbed into DSP tmp_464_reg_108916_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1003/tmp_product is absorbed into DSP tmp_464_reg_108916_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_869_reg_108921_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1678/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_469_reg_108966_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_469_reg_108966_reg is absorbed into DSP tmp_469_reg_108966_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1008/tmp_product is absorbed into DSP tmp_469_reg_108966_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1683/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_466_reg_108936_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_466_reg_108936_reg is absorbed into DSP tmp_466_reg_108936_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1005/tmp_product is absorbed into DSP tmp_466_reg_108936_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1680/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_474_reg_109016_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_474_reg_109016_reg is absorbed into DSP tmp_474_reg_109016_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1013/tmp_product is absorbed into DSP tmp_474_reg_109016_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1688/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_607_reg_110301_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_607_reg_110301_reg is absorbed into DSP tmp_607_reg_110301_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1146/tmp_product is absorbed into DSP tmp_607_reg_110301_reg.
DSP Report: Generating DSP tmp_266_reg_107001_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_266_reg_107001_reg is absorbed into DSP tmp_266_reg_107001_reg.
DSP Report: operator mul_16s_15s_26_1_1_U805/tmp_product is absorbed into DSP tmp_266_reg_107001_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1480/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_261_reg_106951_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_261_reg_106951_reg is absorbed into DSP tmp_261_reg_106951_reg.
DSP Report: operator mul_16s_15s_26_1_1_U800/tmp_product is absorbed into DSP tmp_261_reg_106951_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1475/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_267_reg_107011_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_267_reg_107011_reg is absorbed into DSP tmp_267_reg_107011_reg.
DSP Report: operator mul_16s_15s_26_1_1_U806/tmp_product is absorbed into DSP tmp_267_reg_107011_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1481/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_255_reg_106896_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_255_reg_106896_reg is absorbed into DSP tmp_255_reg_106896_reg.
DSP Report: operator mul_16s_15s_26_1_1_U794/tmp_product is absorbed into DSP tmp_255_reg_106896_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_479_reg_106901_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1469/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_254_reg_106886_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_254_reg_106886_reg is absorbed into DSP tmp_254_reg_106886_reg.
DSP Report: operator mul_16s_15s_26_1_1_U793/tmp_product is absorbed into DSP tmp_254_reg_106886_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_477_reg_106891_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1468/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_260_reg_106941_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_260_reg_106941_reg is absorbed into DSP tmp_260_reg_106941_reg.
DSP Report: operator mul_16s_15s_26_1_1_U799/tmp_product is absorbed into DSP tmp_260_reg_106941_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1474/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_257_reg_106916_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_257_reg_106916_reg is absorbed into DSP tmp_257_reg_106916_reg.
DSP Report: operator mul_16s_15s_26_1_1_U796/tmp_product is absorbed into DSP tmp_257_reg_106916_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_483_reg_106921_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1471/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_259_reg_106936_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_259_reg_106936_reg is absorbed into DSP tmp_259_reg_106936_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U798/tmp_product is absorbed into DSP tmp_259_reg_106936_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1473/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_268_reg_107021_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_268_reg_107021_reg is absorbed into DSP tmp_268_reg_107021_reg.
DSP Report: operator mul_16s_15s_26_1_1_U807/tmp_product is absorbed into DSP tmp_268_reg_107021_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_503_reg_107026_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1482/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_246_reg_106806_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_246_reg_106806_reg is absorbed into DSP tmp_246_reg_106806_reg.
DSP Report: operator mul_16s_15s_26_1_1_U785/tmp_product is absorbed into DSP tmp_246_reg_106806_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1460/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_245_reg_106796_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_245_reg_106796_reg is absorbed into DSP tmp_245_reg_106796_reg.
DSP Report: operator mul_16s_15s_26_1_1_U784/tmp_product is absorbed into DSP tmp_245_reg_106796_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1459/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_241_reg_106761_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_241_reg_106761_reg is absorbed into DSP tmp_241_reg_106761_reg.
DSP Report: operator mul_16s_15s_26_1_1_U780/tmp_product is absorbed into DSP tmp_241_reg_106761_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1455/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_242_reg_106771_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_242_reg_106771_reg is absorbed into DSP tmp_242_reg_106771_reg.
DSP Report: operator mul_16s_15s_26_1_1_U781/tmp_product is absorbed into DSP tmp_242_reg_106771_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_455_reg_106776_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1456/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_244_reg_106791_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_244_reg_106791_reg is absorbed into DSP tmp_244_reg_106791_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U783/tmp_product is absorbed into DSP tmp_244_reg_106791_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1458/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_235_reg_106701_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_235_reg_106701_reg is absorbed into DSP tmp_235_reg_106701_reg.
DSP Report: operator mul_16s_15s_26_1_1_U774/tmp_product is absorbed into DSP tmp_235_reg_106701_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1449/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_236_reg_106711_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_236_reg_106711_reg is absorbed into DSP tmp_236_reg_106711_reg.
DSP Report: operator mul_16s_15s_26_1_1_U775/tmp_product is absorbed into DSP tmp_236_reg_106711_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1450/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_231_reg_106661_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_231_reg_106661_reg is absorbed into DSP tmp_231_reg_106661_reg.
DSP Report: operator mul_16s_15s_26_1_1_U770/tmp_product is absorbed into DSP tmp_231_reg_106661_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1445/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_234_reg_106691_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_234_reg_106691_reg is absorbed into DSP tmp_234_reg_106691_reg.
DSP Report: operator mul_16s_15s_26_1_1_U773/tmp_product is absorbed into DSP tmp_234_reg_106691_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1448/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_237_reg_106721_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_237_reg_106721_reg is absorbed into DSP tmp_237_reg_106721_reg.
DSP Report: operator mul_16s_15s_26_1_1_U776/tmp_product is absorbed into DSP tmp_237_reg_106721_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1451/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_225_reg_106606_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_225_reg_106606_reg is absorbed into DSP tmp_225_reg_106606_reg.
DSP Report: operator mul_16s_15s_26_1_1_U764/tmp_product is absorbed into DSP tmp_225_reg_106606_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_423_reg_106611_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1439/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_224_reg_106596_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_224_reg_106596_reg is absorbed into DSP tmp_224_reg_106596_reg.
DSP Report: operator mul_16s_15s_26_1_1_U763/tmp_product is absorbed into DSP tmp_224_reg_106596_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_421_reg_106601_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1438/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_230_reg_106651_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_230_reg_106651_reg is absorbed into DSP tmp_230_reg_106651_reg.
DSP Report: operator mul_16s_15s_26_1_1_U769/tmp_product is absorbed into DSP tmp_230_reg_106651_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1444/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_226_reg_106616_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_226_reg_106616_reg is absorbed into DSP tmp_226_reg_106616_reg.
DSP Report: operator mul_16s_15s_26_1_1_U765/tmp_product is absorbed into DSP tmp_226_reg_106616_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1440/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_227_reg_106626_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_227_reg_106626_reg is absorbed into DSP tmp_227_reg_106626_reg.
DSP Report: operator mul_16s_15s_26_1_1_U766/tmp_product is absorbed into DSP tmp_227_reg_106626_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_427_reg_106631_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1441/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_229_reg_106646_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_229_reg_106646_reg is absorbed into DSP tmp_229_reg_106646_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U768/tmp_product is absorbed into DSP tmp_229_reg_106646_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1443/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_220_reg_106556_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_220_reg_106556_reg is absorbed into DSP tmp_220_reg_106556_reg.
DSP Report: operator mul_16s_15s_26_1_1_U759/tmp_product is absorbed into DSP tmp_220_reg_106556_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1434/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_221_reg_106566_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_221_reg_106566_reg is absorbed into DSP tmp_221_reg_106566_reg.
DSP Report: operator mul_16s_15s_26_1_1_U760/tmp_product is absorbed into DSP tmp_221_reg_106566_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1435/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_216_reg_106516_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_216_reg_106516_reg is absorbed into DSP tmp_216_reg_106516_reg.
DSP Report: operator mul_16s_15s_26_1_1_U755/tmp_product is absorbed into DSP tmp_216_reg_106516_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1430/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_219_reg_106546_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_219_reg_106546_reg is absorbed into DSP tmp_219_reg_106546_reg.
DSP Report: operator mul_16s_15s_26_1_1_U758/tmp_product is absorbed into DSP tmp_219_reg_106546_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1433/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_215_reg_106506_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_215_reg_106506_reg is absorbed into DSP tmp_215_reg_106506_reg.
DSP Report: operator mul_16s_15s_26_1_1_U754/tmp_product is absorbed into DSP tmp_215_reg_106506_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1429/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_217_reg_106526_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_217_reg_106526_reg is absorbed into DSP tmp_217_reg_106526_reg.
DSP Report: operator mul_16s_15s_26_1_1_U756/tmp_product is absorbed into DSP tmp_217_reg_106526_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_407_reg_106531_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1431/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_609_reg_110321_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_609_reg_110321_reg is absorbed into DSP tmp_609_reg_110321_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1148/tmp_product is absorbed into DSP tmp_609_reg_110321_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1823/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_610_reg_110331_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_610_reg_110331_reg is absorbed into DSP tmp_610_reg_110331_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1149/tmp_product is absorbed into DSP tmp_610_reg_110331_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1824/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_605_reg_110281_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_605_reg_110281_reg is absorbed into DSP tmp_605_reg_110281_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1144/tmp_product is absorbed into DSP tmp_605_reg_110281_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1819/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_608_reg_110311_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_608_reg_110311_reg is absorbed into DSP tmp_608_reg_110311_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1147/tmp_product is absorbed into DSP tmp_608_reg_110311_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1822/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_611_reg_110341_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_611_reg_110341_reg is absorbed into DSP tmp_611_reg_110341_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1150/tmp_product is absorbed into DSP tmp_611_reg_110341_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1825/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_604_reg_110271_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_604_reg_110271_reg is absorbed into DSP tmp_604_reg_110271_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1143/tmp_product is absorbed into DSP tmp_604_reg_110271_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1818/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_601_reg_110241_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_601_reg_110241_reg is absorbed into DSP tmp_601_reg_110241_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1140/tmp_product is absorbed into DSP tmp_601_reg_110241_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1815/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_612_reg_110351_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_612_reg_110351_reg is absorbed into DSP tmp_612_reg_110351_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1151/tmp_product is absorbed into DSP tmp_612_reg_110351_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1826/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_603_reg_110261_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_603_reg_110261_reg is absorbed into DSP tmp_603_reg_110261_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1142/tmp_product is absorbed into DSP tmp_603_reg_110261_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1129_reg_110266_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1817/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_205_reg_106411_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_205_reg_106411_reg is absorbed into DSP tmp_205_reg_106411_reg.
DSP Report: operator mul_16s_15s_26_1_1_U744/tmp_product is absorbed into DSP tmp_205_reg_106411_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1419/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_206_reg_106421_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_206_reg_106421_reg is absorbed into DSP tmp_206_reg_106421_reg.
DSP Report: operator mul_16s_15s_26_1_1_U745/tmp_product is absorbed into DSP tmp_206_reg_106421_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1420/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_201_reg_106371_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_201_reg_106371_reg is absorbed into DSP tmp_201_reg_106371_reg.
DSP Report: operator mul_16s_15s_26_1_1_U740/tmp_product is absorbed into DSP tmp_201_reg_106371_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1415/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_200_reg_106361_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_200_reg_106361_reg is absorbed into DSP tmp_200_reg_106361_reg.
DSP Report: operator mul_16s_15s_26_1_1_U739/tmp_product is absorbed into DSP tmp_200_reg_106361_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1414/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_196_reg_106326_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_196_reg_106326_reg is absorbed into DSP tmp_196_reg_106326_reg.
DSP Report: operator mul_16s_15s_26_1_1_U735/tmp_product is absorbed into DSP tmp_196_reg_106326_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1410/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_198_reg_106346_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_198_reg_106346_reg is absorbed into DSP tmp_198_reg_106346_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U737/tmp_product is absorbed into DSP tmp_198_reg_106346_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1412/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_202_reg_106381_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_202_reg_106381_reg is absorbed into DSP tmp_202_reg_106381_reg.
DSP Report: operator mul_16s_15s_26_1_1_U741/tmp_product is absorbed into DSP tmp_202_reg_106381_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_379_reg_106386_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1416/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_625_reg_110476_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_625_reg_110476_reg is absorbed into DSP tmp_625_reg_110476_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1164/tmp_product is absorbed into DSP tmp_625_reg_110476_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1839/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_620_reg_110426_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_620_reg_110426_reg is absorbed into DSP tmp_620_reg_110426_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1159/tmp_product is absorbed into DSP tmp_620_reg_110426_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1834/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_623_reg_110456_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_623_reg_110456_reg is absorbed into DSP tmp_623_reg_110456_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1162/tmp_product is absorbed into DSP tmp_623_reg_110456_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1837/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_626_reg_110486_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_626_reg_110486_reg is absorbed into DSP tmp_626_reg_110486_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1165/tmp_product is absorbed into DSP tmp_626_reg_110486_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1840/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_619_reg_110416_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_619_reg_110416_reg is absorbed into DSP tmp_619_reg_110416_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1158/tmp_product is absorbed into DSP tmp_619_reg_110416_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1833/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_616_reg_110386_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_616_reg_110386_reg is absorbed into DSP tmp_616_reg_110386_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1155/tmp_product is absorbed into DSP tmp_616_reg_110386_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1830/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_621_reg_110436_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_621_reg_110436_reg is absorbed into DSP tmp_621_reg_110436_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1160/tmp_product is absorbed into DSP tmp_621_reg_110436_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1163_reg_110441_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1835/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_622_reg_110446_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_622_reg_110446_reg is absorbed into DSP tmp_622_reg_110446_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1161/tmp_product is absorbed into DSP tmp_622_reg_110446_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1165_reg_110451_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1836/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_618_reg_110406_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_618_reg_110406_reg is absorbed into DSP tmp_618_reg_110406_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1157/tmp_product is absorbed into DSP tmp_618_reg_110406_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1157_reg_110411_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1832/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_190_reg_106266_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_190_reg_106266_reg is absorbed into DSP tmp_190_reg_106266_reg.
DSP Report: operator mul_16s_15s_26_1_1_U729/tmp_product is absorbed into DSP tmp_190_reg_106266_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1404/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_186_reg_106226_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_186_reg_106226_reg is absorbed into DSP tmp_186_reg_106226_reg.
DSP Report: operator mul_16s_15s_26_1_1_U725/tmp_product is absorbed into DSP tmp_186_reg_106226_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1400/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_189_reg_106256_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_189_reg_106256_reg is absorbed into DSP tmp_189_reg_106256_reg.
DSP Report: operator mul_16s_15s_26_1_1_U728/tmp_product is absorbed into DSP tmp_189_reg_106256_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1403/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_185_reg_106216_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_185_reg_106216_reg is absorbed into DSP tmp_185_reg_106216_reg.
DSP Report: operator mul_16s_15s_26_1_1_U724/tmp_product is absorbed into DSP tmp_185_reg_106216_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1399/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_181_reg_106181_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_181_reg_106181_reg is absorbed into DSP tmp_181_reg_106181_reg.
DSP Report: operator mul_16s_15s_26_1_1_U720/tmp_product is absorbed into DSP tmp_181_reg_106181_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1395/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_182_reg_106191_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_182_reg_106191_reg is absorbed into DSP tmp_182_reg_106191_reg.
DSP Report: operator mul_16s_15s_26_1_1_U721/tmp_product is absorbed into DSP tmp_182_reg_106191_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_343_reg_106196_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1396/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_183_reg_106201_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_183_reg_106201_reg is absorbed into DSP tmp_183_reg_106201_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U722/tmp_product is absorbed into DSP tmp_183_reg_106201_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1397/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_193_reg_106296_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_193_reg_106296_reg is absorbed into DSP tmp_193_reg_106296_reg.
DSP Report: operator mul_16s_15s_26_1_1_U732/tmp_product is absorbed into DSP tmp_193_reg_106296_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_363_reg_106301_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1407/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_184_reg_106206_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_184_reg_106206_reg is absorbed into DSP tmp_184_reg_106206_reg.
DSP Report: operator mul_16s_15s_26_1_1_U723/tmp_product is absorbed into DSP tmp_184_reg_106206_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_345_reg_106211_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1398/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_165_reg_106026_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_165_reg_106026_reg is absorbed into DSP tmp_165_reg_106026_reg.
DSP Report: operator mul_16s_15s_26_1_1_U704/tmp_product is absorbed into DSP tmp_165_reg_106026_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1379/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_85_reg_105251_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_85_reg_105251_reg is absorbed into DSP tmp_85_reg_105251_reg.
DSP Report: operator mul_16s_15s_26_1_1_U624/tmp_product is absorbed into DSP tmp_85_reg_105251_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1299/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_76_reg_105161_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_76_reg_105161_reg is absorbed into DSP tmp_76_reg_105161_reg.
DSP Report: operator mul_16s_15s_26_1_1_U615/tmp_product is absorbed into DSP tmp_76_reg_105161_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1290/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_74_reg_105146_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_74_reg_105146_reg is absorbed into DSP tmp_74_reg_105146_reg.
DSP Report: operator mul_16s_15s_26_1_1_U613/tmp_product is absorbed into DSP tmp_74_reg_105146_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_80_reg_105201_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_80_reg_105201_reg is absorbed into DSP tmp_80_reg_105201_reg.
DSP Report: operator mul_16s_15s_26_1_1_U619/tmp_product is absorbed into DSP tmp_80_reg_105201_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1294/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_75_reg_105156_reg, operation Mode is: (A*(B:0x1d0a))'.
DSP Report: register tmp_75_reg_105156_reg is absorbed into DSP tmp_75_reg_105156_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U614/tmp_product is absorbed into DSP tmp_75_reg_105156_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ddea).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1289/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_66_reg_105066_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_66_reg_105066_reg is absorbed into DSP tmp_66_reg_105066_reg.
DSP Report: operator mul_16s_15s_26_1_1_U605/tmp_product is absorbed into DSP tmp_66_reg_105066_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1280/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_69_reg_105096_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_69_reg_105096_reg is absorbed into DSP tmp_69_reg_105096_reg.
DSP Report: operator mul_16s_15s_26_1_1_U608/tmp_product is absorbed into DSP tmp_69_reg_105096_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1283/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_61_reg_105016_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_61_reg_105016_reg is absorbed into DSP tmp_61_reg_105016_reg.
DSP Report: operator mul_16s_15s_26_1_1_U600/tmp_product is absorbed into DSP tmp_61_reg_105016_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1275/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_65_reg_105056_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_65_reg_105056_reg is absorbed into DSP tmp_65_reg_105056_reg.
DSP Report: operator mul_16s_15s_26_1_1_U604/tmp_product is absorbed into DSP tmp_65_reg_105056_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1279/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_62_reg_105026_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_62_reg_105026_reg is absorbed into DSP tmp_62_reg_105026_reg.
DSP Report: operator mul_16s_15s_26_1_1_U601/tmp_product is absorbed into DSP tmp_62_reg_105026_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1276/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_60_reg_105011_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_60_reg_105011_reg is absorbed into DSP tmp_60_reg_105011_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U599/tmp_product is absorbed into DSP tmp_60_reg_105011_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1274/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_55_reg_104961_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_55_reg_104961_reg is absorbed into DSP tmp_55_reg_104961_reg.
DSP Report: operator mul_16s_15s_26_1_1_U594/tmp_product is absorbed into DSP tmp_55_reg_104961_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1269/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_51_reg_104921_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_51_reg_104921_reg is absorbed into DSP tmp_51_reg_104921_reg.
DSP Report: operator mul_16s_15s_26_1_1_U590/tmp_product is absorbed into DSP tmp_51_reg_104921_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1265/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_54_reg_104951_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_54_reg_104951_reg is absorbed into DSP tmp_54_reg_104951_reg.
DSP Report: operator mul_16s_15s_26_1_1_U593/tmp_product is absorbed into DSP tmp_54_reg_104951_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1268/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_50_reg_104911_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_50_reg_104911_reg is absorbed into DSP tmp_50_reg_104911_reg.
DSP Report: operator mul_16s_15s_26_1_1_U589/tmp_product is absorbed into DSP tmp_50_reg_104911_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_47_reg_104881_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_47_reg_104881_reg is absorbed into DSP tmp_47_reg_104881_reg.
DSP Report: operator mul_16s_15s_26_1_1_U586/tmp_product is absorbed into DSP tmp_47_reg_104881_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1261/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_45_reg_104866_reg, operation Mode is: (A*(B:0x3686))'.
DSP Report: register tmp_45_reg_104866_reg is absorbed into DSP tmp_45_reg_104866_reg.
DSP Report: operator mul_16s_15ns_26_1_1_U584/tmp_product is absorbed into DSP tmp_45_reg_104866_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3d4c2).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1259/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_654_reg_110756_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_654_reg_110756_reg is absorbed into DSP tmp_654_reg_110756_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1193/tmp_product is absorbed into DSP tmp_654_reg_110756_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1868/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_655_reg_110766_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_655_reg_110766_reg is absorbed into DSP tmp_655_reg_110766_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1194/tmp_product is absorbed into DSP tmp_655_reg_110766_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1869/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_650_reg_110716_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_650_reg_110716_reg is absorbed into DSP tmp_650_reg_110716_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1189/tmp_product is absorbed into DSP tmp_650_reg_110716_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1864/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_653_reg_110746_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_653_reg_110746_reg is absorbed into DSP tmp_653_reg_110746_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1192/tmp_product is absorbed into DSP tmp_653_reg_110746_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1867/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_649_reg_110706_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_649_reg_110706_reg is absorbed into DSP tmp_649_reg_110706_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1188/tmp_product is absorbed into DSP tmp_649_reg_110706_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1863/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_658_reg_110796_reg, operation Mode is: (A*(B:0x11e0))'.
DSP Report: register tmp_658_reg_110796_reg is absorbed into DSP tmp_658_reg_110796_reg.
DSP Report: operator mul_16s_14ns_26_1_1_U1197/tmp_product is absorbed into DSP tmp_658_reg_110796_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3c614).
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1872/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_651_reg_110726_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_651_reg_110726_reg is absorbed into DSP tmp_651_reg_110726_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1190/tmp_product is absorbed into DSP tmp_651_reg_110726_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1219_reg_110731_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1865/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_652_reg_110736_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_652_reg_110736_reg is absorbed into DSP tmp_652_reg_110736_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1191/tmp_product is absorbed into DSP tmp_652_reg_110736_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1221_reg_110741_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1866/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_657_reg_110786_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_657_reg_110786_reg is absorbed into DSP tmp_657_reg_110786_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1196/tmp_product is absorbed into DSP tmp_657_reg_110786_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1231_reg_110791_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1871/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_648_reg_110696_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_648_reg_110696_reg is absorbed into DSP tmp_648_reg_110696_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1187/tmp_product is absorbed into DSP tmp_648_reg_110696_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1213_reg_110701_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1862/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_669_reg_110901_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_669_reg_110901_reg is absorbed into DSP tmp_669_reg_110901_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1208/tmp_product is absorbed into DSP tmp_669_reg_110901_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1883/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_670_reg_110911_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_670_reg_110911_reg is absorbed into DSP tmp_670_reg_110911_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1209/tmp_product is absorbed into DSP tmp_670_reg_110911_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1884/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_665_reg_110861_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_665_reg_110861_reg is absorbed into DSP tmp_665_reg_110861_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1204/tmp_product is absorbed into DSP tmp_665_reg_110861_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1879/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_668_reg_110891_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_668_reg_110891_reg is absorbed into DSP tmp_668_reg_110891_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1207/tmp_product is absorbed into DSP tmp_668_reg_110891_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1882/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_671_reg_110921_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_671_reg_110921_reg is absorbed into DSP tmp_671_reg_110921_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1210/tmp_product is absorbed into DSP tmp_671_reg_110921_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1885/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_664_reg_110851_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_664_reg_110851_reg is absorbed into DSP tmp_664_reg_110851_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1203/tmp_product is absorbed into DSP tmp_664_reg_110851_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1878/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_666_reg_110871_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_666_reg_110871_reg is absorbed into DSP tmp_666_reg_110871_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1205/tmp_product is absorbed into DSP tmp_666_reg_110871_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1247_reg_110876_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1880/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_672_reg_110931_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_672_reg_110931_reg is absorbed into DSP tmp_672_reg_110931_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1211/tmp_product is absorbed into DSP tmp_672_reg_110931_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1259_reg_110936_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1886/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_663_reg_110841_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_663_reg_110841_reg is absorbed into DSP tmp_663_reg_110841_reg.
DSP Report: operator mul_16s_15s_26_1_1_U1202/tmp_product is absorbed into DSP tmp_663_reg_110841_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1241_reg_110846_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U1877/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O132[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O132[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O135[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O135[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O138[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O138[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O141[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O141[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O144[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O144[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O147[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O147[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O150[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O150[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O153[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O153[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O156[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O156[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O159[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O159[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O162[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O162[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O165[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O165[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O168[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O168[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O171[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O171[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O174[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O174[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O177[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O177[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O180[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O180[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O183[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O183[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O186[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O186[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O189[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O189[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O192[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O192[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O195[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O195[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O198[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O198[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O201[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O201[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O204[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O204[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O207[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O207[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O210[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O210[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O213[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O213[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O216[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O216[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 4412.762 ; gain = 1979.902 ; free physical = 673069 ; free virtual = 943451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom203     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom204     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom205     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom206     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom207     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom208     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom209     | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom0       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom0       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom1       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom1       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom2       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom2       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom3       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom3       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom4       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom4       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom5       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom5       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom6       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom6       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom7       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom7       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom8       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom8       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom9       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom9       | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom10      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom10      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom11      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom11      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom12      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom12      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom13      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom13      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom14      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom14      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom15      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom15      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom16      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom16      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom17      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom17      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom18      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom18      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom19      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom19      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom20      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom20      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom21      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom21      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom22      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom22      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom23      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom23      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom24      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom24      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom25      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom25      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom26      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom26      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom27      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom27      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom28      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom28      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom29      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom29      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom30      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom30      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom31      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom31      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom32      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom32      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom33      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom33      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom34      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom34      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom35      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom35      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom36      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom36      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom37      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom37      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom38      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom38      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom39      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom39      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom40      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom40      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom41      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom41      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom42      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom42      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom43      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom43      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom44      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom44      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom45      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom45      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom46      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom46      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom47      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom47      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom48      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom48      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom49      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom49      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom50      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom50      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom51      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom51      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom52      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom52      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom53      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom53      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom54      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom54      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom55      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom55      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom56      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom56      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom57      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom57      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom58      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom58      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom59      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom59      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom60      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom60      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom61      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom61      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom62      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom62      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom63      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom63      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom64      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom64      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom65      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom65      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom66      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom66      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom67      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom67      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom68      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom68      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom69      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom69      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom70      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom70      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom71      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom71      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom72      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom72      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom73      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom73      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom74      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom74      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom75      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom75      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom76      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom76      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom77      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom77      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom78      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom78      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom79      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom79      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom80      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom80      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom81      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom81      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom82      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom82      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom83      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom83      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom84      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom84      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom85      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom85      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom86      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom86      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom87      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom87      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom88      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom88      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom89      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom89      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom90      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom90      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom91      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom91      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom92      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom92      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom93      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom93      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom94      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom94      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom95      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom95      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom96      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom96      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom97      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom97      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom98      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom98      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom99      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom99      | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom100     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom100     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom101     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom101     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom102     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom102     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom103     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom103     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom104     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom104     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom105     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom105     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom106     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom106     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom107     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom107     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom108     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom108     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom109     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom109     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom110     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom110     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom111     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom111     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom112     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom112     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom113     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom113     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom114     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom114     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom115     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom115     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom116     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom116     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom117     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom117     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom118     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom118     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom119     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom119     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom120     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom120     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom121     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom121     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom122     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom122     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom123     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom123     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom124     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom124     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom125     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom125     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom126     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom126     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom127     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom127     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom128     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom128     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom129     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom129     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom130     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom130     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom131     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom131     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom132     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom132     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom133     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom133     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom134     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom134     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom135     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom135     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom136     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom136     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom137     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom137     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom138     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom138     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom139     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom139     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom140     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom140     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom141     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom141     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom142     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom142     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom143     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom143     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom144     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom144     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom145     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom145     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom146     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom146     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom147     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom147     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom148     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom148     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom149     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom149     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom150     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom150     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom151     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom151     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom152     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom152     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom153     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom153     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom154     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom154     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom155     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom155     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom156     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom156     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom157     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom157     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom158     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom158     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom159     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom159     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom160     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom160     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom161     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom161     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom162     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom162     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom163     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom163     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom164     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom164     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom165     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom165     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom166     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom166     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom167     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom167     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom168     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom168     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom169     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom169     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom170     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom170     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom171     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom171     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom172     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom172     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom173     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom173     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom174     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom174     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom175     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom175     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom176     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom176     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom177     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom177     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom178     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom178     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom179     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom179     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom180     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom180     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom181     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom181     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom182     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom182     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom183     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom183     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom184     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom184     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom185     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom185     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom186     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom186     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom187     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom187     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom188     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom188     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom189     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom189     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom190     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom190     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom191     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom191     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom192     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom192     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom193     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom193     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom194     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom194     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom195     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom195     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom196     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom196     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom197     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom197     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom198     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom198     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom199     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom199     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom200     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom200     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom201     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom201     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom202     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom202     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom203     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom203     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom204     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom204     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom205     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom205     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom206     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom206     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom207     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom207     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom208     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom208     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom209     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom209     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom210     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom210     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom211     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom211     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom212     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom212     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom213     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom213     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom214     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom214     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom215     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom215     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom216     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom216     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom217     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom217     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom218     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom218     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom219     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom219     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom220     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom220     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom221     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom221     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom222     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom222     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom223     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom223     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom224     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom224     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom225     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom225     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom226     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom226     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom227     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom227     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom228     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom228     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom229     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom229     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom230     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom230     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom231     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom231     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom232     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom232     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom233     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom233     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom234     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom234     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom235     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom235     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom236     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom236     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom237     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom237     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom238     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom238     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom239     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom239     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom240     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom240     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom241     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom241     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom242     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom242     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom243     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom243     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom244     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom244     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom245     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom245     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom246     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom246     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom247     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom247     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom248     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom248     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom249     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom249     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom250     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom250     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom251     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom251     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom252     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom252     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom253     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom253     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom254     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom254     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom255     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom255     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom256     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom256     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom257     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom257     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom258     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom258     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom259     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom259     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom260     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom260     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom261     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom261     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom262     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom262     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom263     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom263     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom264     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom264     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom265     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom265     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom266     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom266     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom267     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom267     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom268     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom268     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom269     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom269     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom270     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom270     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom271     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom271     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom272     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom272     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom273     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom273     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom274     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom274     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom275     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom275     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom276     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom276     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom277     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom277     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom278     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom278     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom279     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom279     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom280     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom280     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom281     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom281     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom282     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom282     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom283     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom283     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom284     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom284     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom285     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom285     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom286     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom286     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom287     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom287     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom288     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom288     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom289     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom289     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom290     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom290     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom291     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom291     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom292     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom292     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom293     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom293     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom294     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom294     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom295     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom295     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom296     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom296     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom297     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom297     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom298     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom298     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom299     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom299     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom300     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom300     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom301     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom301     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom302     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom302     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom303     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom303     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom304     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom304     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom305     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom305     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom306     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom306     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom307     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom307     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom308     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom308     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom309     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom309     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom310     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom310     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom311     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom311     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom312     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom312     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom313     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom313     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom314     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom314     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom315     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom315     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom316     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom316     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom317     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom317     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom318     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom318     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom319     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom319     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom320     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom320     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom321     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom321     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom322     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom322     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom323     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom323     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom324     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom324     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom325     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom325     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom326     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom326     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom327     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom327     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom328     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom328     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom329     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom329     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom330     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom330     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom331     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom331     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom332     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom332     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom333     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom333     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom334     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom334     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom335     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom335     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom336     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom336     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom337     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom337     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom338     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom338     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom339     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom339     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom340     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom340     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom341     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom341     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom342     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom342     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom343     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom343     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom344     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom344     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom345     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom345     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom346     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom346     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom347     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom347     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom348     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom348     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom349     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom349     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom350     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom350     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom351     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom351     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom352     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom352     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom353     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom353     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom354     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom354     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom355     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom355     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom356     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom356     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom357     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom357     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom358     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom358     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom359     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom359     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom360     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom360     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom361     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom361     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom362     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom362     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom363     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom363     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom364     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom364     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom365     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom365     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom366     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom366     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom367     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom367     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom368     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom368     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom369     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom369     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom370     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom370     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom371     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom371     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom372     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom372     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom373     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom373     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom374     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom374     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom375     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom375     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom376     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom376     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom377     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom377     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom378     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom378     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom379     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom379     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom380     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom380     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom381     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom381     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom382     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom382     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom383     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom383     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom384     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom384     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom385     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom385     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom386     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom386     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom387     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom387     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom388     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom388     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom389     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom389     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom390     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom390     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom391     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom391     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom392     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom392     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom393     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom393     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom394     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom394     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom395     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom395     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom396     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom396     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom397     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom397     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom398     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom398     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom399     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom399     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom400     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom400     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom401     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom401     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom402     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom402     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom403     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom403     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom404     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom404     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom405     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom405     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom406     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom406     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom407     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom407     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom408     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom408     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom409     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom409     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom410     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom410     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom411     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom411     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom412     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom412     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom413     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom413     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom414     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom414     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom415     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom415     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom416     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom416     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom417     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom417     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom418     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom418     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom419     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom419     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom420     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom420     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom421     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom421     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom422     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom422     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom423     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom423     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom424     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom424     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom425     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom425     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom426     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom426     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom427     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom427     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom428     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom428     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom429     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom429     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom430     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom430     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom431     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom431     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom432     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom432     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom433     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom433     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom434     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom434     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom435     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom435     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom436     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom436     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom437     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom437     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom438     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom438     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom439     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom439     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom440     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom440     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom441     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom441     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom442     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom442     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom443     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom443     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom444     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom444     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom445     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom445     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom446     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom446     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom447     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom447     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom448     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom448     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom449     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom449     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom450     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom450     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom451     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom451     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom452     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom452     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom453     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom453     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom454     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom454     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom455     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom455     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom456     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom456     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom457     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom457     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom458     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom458     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom459     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom459     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom460     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom460     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom461     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom461     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom462     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom462     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom463     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom463     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom464     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom464     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom465     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom465     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom466     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom466     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom467     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom467     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom468     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom468     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom469     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom469     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom470     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom470     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom471     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom471     | 64x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s_w4_ROM_AUTcud | rom472     | 64x15         | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B          | 16     | 15     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy                                                                         | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B2            | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*(B:0x25c6)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*(B:0x3c756)   | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''         | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B2)'         | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x1d0a))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3ddea) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x3686))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3d4c2) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*(B:0x11e0))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*(B:0x3c614) | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B           | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'          | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B2          | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 4412.762 ; gain = 1979.902 ; free physical = 672249 ; free virtual = 942724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 4476.461 ; gain = 2043.602 ; free physical = 672870 ; free virtual = 943360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:10 . Memory (MB): peak = 4812.609 ; gain = 2379.750 ; free physical = 672108 ; free virtual = 942748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:10 . Memory (MB): peak = 4812.609 ; gain = 2379.750 ; free physical = 672260 ; free virtual = 942900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:20 . Memory (MB): peak = 4812.609 ; gain = 2379.750 ; free physical = 672074 ; free virtual = 942714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:21 . Memory (MB): peak = 4812.609 ; gain = 2379.750 ; free physical = 672178 ; free virtual = 942818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:23 . Memory (MB): peak = 4812.609 ; gain = 2379.750 ; free physical = 672085 ; free virtual = 942725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:02:24 . Memory (MB): peak = 4812.609 ; gain = 2379.750 ; free physical = 672192 ; free virtual = 942832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                                     | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s__GB0 | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 14     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B)'      | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB0 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB3 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB2 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s__GB4 | C+A*B''     | 30     | 18     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                  | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                      | A*B'        | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  1500|
|3     |DSP48E2         |    28|
|4     |DSP_ALU         |  1772|
|5     |DSP_A_B_DATA    |  1772|
|6     |DSP_C_DATA      |  1772|
|7     |DSP_MULTIPLIER  |  1772|
|8     |DSP_M_DATA      |  1772|
|9     |DSP_OUTPUT      |  1772|
|10    |DSP_PREADD      |  1772|
|11    |DSP_PREADD_DATA |  1772|
|12    |LUT1            |   171|
|13    |LUT2            |  6008|
|14    |LUT3            |  9355|
|15    |LUT4            | 21274|
|16    |LUT5            |  3471|
|17    |LUT6            | 23877|
|18    |MUXF7           |   661|
|19    |MUXF8           |   314|
|20    |FDRE            | 14440|
|21    |FDSE            |   453|
|22    |IBUF            |  1604|
|23    |OBUF            |   768|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                                                                                                      |Cells |
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                                                                                                            | 98101|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                                |   720|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w16_d2_S                                                                                                                                                     |    63|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2090                                                                                                                                       |    53|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w16_d2_S_0                                                                                                                                                   |    62|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2089                                                                                                                                       |    52|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w16_d2_S_1                                                                                                                                                   |    63|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2088                                                                                                                                       |    53|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w16_d2_S_2                                                                                                                                                   |    61|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2087                                                                                                                                       |    52|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w16_d2_S_3                                                                                                                                                   |    62|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2086                                                                                                                                       |    53|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w16_d2_S_4                                                                                                                                                   |    62|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2085                                                                                                                                       |    52|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w16_d2_S_5                                                                                                                                                   |    65|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2084                                                                                                                                       |    53|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w16_d2_S_6                                                                                                                                                   |    61|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2083                                                                                                                                       |    52|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w16_d2_S_7                                                                                                                                                   |    62|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2082                                                                                                                                       |    53|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w16_d2_S_8                                                                                                                                                   |    62|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2081                                                                                                                                       |    52|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w16_d2_S_9                                                                                                                                                   |    61|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2080                                                                                                                                       |    52|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w16_d2_S_10                                                                                                                                                  |    62|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2079                                                                                                                                       |    53|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w16_d2_S_11                                                                                                                                                  |    61|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2078                                                                                                                                       |    52|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w16_d2_S_12                                                                                                                                                  |    63|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2077                                                                                                                                       |    53|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w16_d2_S_13                                                                                                                                                  |    62|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2076                                                                                                                                       |    52|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w16_d2_S_14                                                                                                                                                  |    62|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2075                                                                                                                                       |    53|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w16_d2_S_15                                                                                                                                                  |    62|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2074                                                                                                                                       |    52|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w16_d2_S_16                                                                                                                                                  |    65|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2073                                                                                                                                       |    53|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w16_d2_S_17                                                                                                                                                  |    62|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2072                                                                                                                                       |    52|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w16_d2_S_18                                                                                                                                                  |    62|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2071                                                                                                                                       |    53|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w16_d2_S_19                                                                                                                                                  |    62|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2070                                                                                                                                       |    52|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w16_d2_S_20                                                                                                                                                  |    63|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2069                                                                                                                                       |    53|
|47    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w16_d2_S_21                                                                                                                                                  |    62|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2068                                                                                                                                       |    52|
|49    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w16_d2_S_22                                                                                                                                                  |    63|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2067                                                                                                                                       |    53|
|51    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w16_d2_S_23                                                                                                                                                  |    62|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2066                                                                                                                                       |    52|
|53    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w16_d2_S_24                                                                                                                                                  |    62|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2065                                                                                                                                       |    53|
|55    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w16_d2_S_25                                                                                                                                                  |    62|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2064                                                                                                                                       |    52|
|57    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w16_d2_S_26                                                                                                                                                  |    62|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2063                                                                                                                                       |    53|
|59    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w16_d2_S_27                                                                                                                                                  |    63|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2062                                                                                                                                       |    52|
|61    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w16_d2_S_28                                                                                                                                                  |    64|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2061                                                                                                                                       |    53|
|63    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w16_d2_S_29                                                                                                                                                  |    75|
|64    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2060                                                                                                                                       |    65|
|65    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w16_d2_S_30                                                                                                                                                  |    75|
|66    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2059                                                                                                                                       |    65|
|67    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w16_d2_S_31                                                                                                                                                  |    74|
|68    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2058                                                                                                                                       |    65|
|69    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w16_d2_S_32                                                                                                                                                  |    74|
|70    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2057                                                                                                                                       |    65|
|71    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w16_d2_S_33                                                                                                                                                  |    74|
|72    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2056                                                                                                                                       |    65|
|73    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w16_d2_S_34                                                                                                                                                  |    75|
|74    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2055                                                                                                                                       |    65|
|75    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w16_d2_S_35                                                                                                                                                  |    74|
|76    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2054                                                                                                                                       |    65|
|77    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w16_d2_S_36                                                                                                                                                  |    75|
|78    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2053                                                                                                                                       |    65|
|79    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w16_d2_S_37                                                                                                                                                  |    74|
|80    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2052                                                                                                                                       |    65|
|81    |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w16_d2_S_38                                                                                                                                                  |    75|
|82    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2051                                                                                                                                       |    65|
|83    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w16_d2_S_39                                                                                                                                                  |    76|
|84    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2050                                                                                                                                       |    65|
|85    |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w16_d2_S_40                                                                                                                                                  |    76|
|86    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2049                                                                                                                                       |    65|
|87    |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w16_d2_S_41                                                                                                                                                  |    74|
|88    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2048                                                                                                                                       |    65|
|89    |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w16_d2_S_42                                                                                                                                                  |    75|
|90    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2047                                                                                                                                       |    65|
|91    |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w16_d2_S_43                                                                                                                                                  |    74|
|92    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2046                                                                                                                                       |    65|
|93    |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w16_d2_S_44                                                                                                                                                  |    75|
|94    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2045                                                                                                                                       |    65|
|95    |  sparse_arr_feat_conv2_out_25_U                                      |hls_dummy_fifo_w16_d2_S_45                                                                                                                                                  |    79|
|96    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2044                                                                                                                                       |    65|
|97    |  sparse_arr_feat_conv2_out_26_U                                      |hls_dummy_fifo_w16_d2_S_46                                                                                                                                                  |    75|
|98    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2043                                                                                                                                       |    65|
|99    |  sparse_arr_feat_conv2_out_27_U                                      |hls_dummy_fifo_w16_d2_S_47                                                                                                                                                  |    74|
|100   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2042                                                                                                                                       |    65|
|101   |  sparse_arr_feat_conv2_out_28_U                                      |hls_dummy_fifo_w16_d2_S_48                                                                                                                                                  |    74|
|102   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2041                                                                                                                                       |    65|
|103   |  sparse_arr_feat_conv2_out_29_U                                      |hls_dummy_fifo_w16_d2_S_49                                                                                                                                                  |    74|
|104   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2040                                                                                                                                       |    65|
|105   |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w16_d2_S_50                                                                                                                                                  |    77|
|106   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2039                                                                                                                                       |    65|
|107   |  sparse_arr_feat_conv2_out_30_U                                      |hls_dummy_fifo_w16_d2_S_51                                                                                                                                                  |    74|
|108   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2038                                                                                                                                       |    65|
|109   |  sparse_arr_feat_conv2_out_31_U                                      |hls_dummy_fifo_w16_d2_S_52                                                                                                                                                  |    75|
|110   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2037                                                                                                                                       |    65|
|111   |  sparse_arr_feat_conv2_out_32_U                                      |hls_dummy_fifo_w16_d2_S_53                                                                                                                                                  |    76|
|112   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2036                                                                                                                                       |    65|
|113   |  sparse_arr_feat_conv2_out_33_U                                      |hls_dummy_fifo_w16_d2_S_54                                                                                                                                                  |    75|
|114   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2035                                                                                                                                       |    65|
|115   |  sparse_arr_feat_conv2_out_34_U                                      |hls_dummy_fifo_w16_d2_S_55                                                                                                                                                  |    74|
|116   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2034                                                                                                                                       |    65|
|117   |  sparse_arr_feat_conv2_out_35_U                                      |hls_dummy_fifo_w16_d2_S_56                                                                                                                                                  |    74|
|118   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2033                                                                                                                                       |    65|
|119   |  sparse_arr_feat_conv2_out_36_U                                      |hls_dummy_fifo_w16_d2_S_57                                                                                                                                                  |    78|
|120   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2032                                                                                                                                       |    65|
|121   |  sparse_arr_feat_conv2_out_37_U                                      |hls_dummy_fifo_w16_d2_S_58                                                                                                                                                  |    74|
|122   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2031                                                                                                                                       |    65|
|123   |  sparse_arr_feat_conv2_out_38_U                                      |hls_dummy_fifo_w16_d2_S_59                                                                                                                                                  |    74|
|124   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2030                                                                                                                                       |    65|
|125   |  sparse_arr_feat_conv2_out_39_U                                      |hls_dummy_fifo_w16_d2_S_60                                                                                                                                                  |    74|
|126   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2029                                                                                                                                       |    65|
|127   |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w16_d2_S_61                                                                                                                                                  |    75|
|128   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2028                                                                                                                                       |    65|
|129   |  sparse_arr_feat_conv2_out_40_U                                      |hls_dummy_fifo_w16_d2_S_62                                                                                                                                                  |    76|
|130   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2027                                                                                                                                       |    65|
|131   |  sparse_arr_feat_conv2_out_41_U                                      |hls_dummy_fifo_w16_d2_S_63                                                                                                                                                  |    76|
|132   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2026                                                                                                                                       |    65|
|133   |  sparse_arr_feat_conv2_out_42_U                                      |hls_dummy_fifo_w16_d2_S_64                                                                                                                                                  |    74|
|134   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2025                                                                                                                                       |    65|
|135   |  sparse_arr_feat_conv2_out_43_U                                      |hls_dummy_fifo_w16_d2_S_65                                                                                                                                                  |    75|
|136   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2024                                                                                                                                       |    65|
|137   |  sparse_arr_feat_conv2_out_44_U                                      |hls_dummy_fifo_w16_d2_S_66                                                                                                                                                  |    74|
|138   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2023                                                                                                                                       |    65|
|139   |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w16_d2_S_67                                                                                                                                                  |    75|
|140   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2022                                                                                                                                       |    65|
|141   |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w16_d2_S_68                                                                                                                                                  |    76|
|142   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2021                                                                                                                                       |    65|
|143   |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w16_d2_S_69                                                                                                                                                  |    74|
|144   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2020                                                                                                                                       |    65|
|145   |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w16_d2_S_70                                                                                                                                                  |    74|
|146   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2019                                                                                                                                       |    65|
|147   |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w16_d2_S_71                                                                                                                                                  |    74|
|148   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2018                                                                                                                                       |    65|
|149   |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w16_d2_S_72                                                                                                                                                  |    74|
|150   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2017                                                                                                                                       |    65|
|151   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w16_d2_S_73                                                                                                                                                  |    77|
|152   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2016                                                                                                                                       |    65|
|153   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w16_d2_S_74                                                                                                                                                  |    57|
|154   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2015                                                                                                                                       |    48|
|155   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w16_d2_S_75                                                                                                                                                  |    57|
|156   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2014                                                                                                                                       |    48|
|157   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w16_d2_S_76                                                                                                                                                  |    57|
|158   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2013                                                                                                                                       |    48|
|159   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w16_d2_S_77                                                                                                                                                  |    60|
|160   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2012                                                                                                                                       |    48|
|161   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w16_d2_S_78                                                                                                                                                  |    57|
|162   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2011                                                                                                                                       |    48|
|163   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w16_d2_S_79                                                                                                                                                  |    57|
|164   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2010                                                                                                                                       |    48|
|165   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w16_d2_S_80                                                                                                                                                  |    57|
|166   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2009                                                                                                                                       |    48|
|167   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w16_d2_S_81                                                                                                                                                  |    57|
|168   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2008                                                                                                                                       |    48|
|169   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w16_d2_S_82                                                                                                                                                  |    59|
|170   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2007                                                                                                                                       |    48|
|171   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w16_d2_S_83                                                                                                                                                  |    57|
|172   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2006                                                                                                                                       |    48|
|173   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w16_d2_S_84                                                                                                                                                  |    58|
|174   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2005                                                                                                                                       |    48|
|175   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w16_d2_S_85                                                                                                                                                  |    57|
|176   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2004                                                                                                                                       |    48|
|177   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w16_d2_S_86                                                                                                                                                  |    58|
|178   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2003                                                                                                                                       |    48|
|179   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w16_d2_S_87                                                                                                                                                  |    57|
|180   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg_2002                                                                                                                                       |    48|
|181   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w16_d2_S_88                                                                                                                                                  |    57|
|182   |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                                |hls_dummy_fifo_w16_d2_S_ShiftReg                                                                                                                                            |    48|
|183   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                      |   149|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2001                                                                                                                                        |   140|
|185   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_89                                                                                                                                                   |   117|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_2000                                                                                                                                        |   108|
|187   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_90                                                                                                                                                   |   233|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1999                                                                                                                                        |   224|
|189   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_91                                                                                                                                                   |   123|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1998                                                                                                                                        |   114|
|191   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_92                                                                                                                                                   |   161|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1997                                                                                                                                        |   152|
|193   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_93                                                                                                                                                   |   104|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1996                                                                                                                                        |    95|
|195   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_94                                                                                                                                                   |   166|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1995                                                                                                                                        |   156|
|197   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_95                                                                                                                                                   |   120|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1994                                                                                                                                        |   109|
|199   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_96                                                                                                                                                   |   170|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1993                                                                                                                                        |   161|
|201   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_97                                                                                                                                                   |   113|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1992                                                                                                                                        |   104|
|203   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_98                                                                                                                                                   |   177|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1991                                                                                                                                        |   168|
|205   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_99                                                                                                                                                   |   124|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1990                                                                                                                                        |   115|
|207   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_100                                                                                                                                                  |   147|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1989                                                                                                                                        |   138|
|209   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_101                                                                                                                                                  |   124|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1988                                                                                                                                        |   115|
|211   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_102                                                                                                                                                  |   174|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1987                                                                                                                                        |   164|
|213   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_103                                                                                                                                                  |   138|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1986                                                                                                                                        |   129|
|215   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_104                                                                                                                                                  |   139|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1985                                                                                                                                        |   130|
|217   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_105                                                                                                                                                  |   128|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1984                                                                                                                                        |   119|
|219   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_106                                                                                                                                                  |   162|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1983                                                                                                                                        |   153|
|221   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_107                                                                                                                                                  |   130|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1982                                                                                                                                        |   120|
|223   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_108                                                                                                                                                  |   173|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1981                                                                                                                                        |   164|
|225   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_109                                                                                                                                                  |    82|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1980                                                                                                                                        |    72|
|227   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_110                                                                                                                                                  |   147|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1979                                                                                                                                        |   138|
|229   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_111                                                                                                                                                  |   148|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1978                                                                                                                                        |   139|
|231   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_112                                                                                                                                                  |   174|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1977                                                                                                                                        |   164|
|233   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_113                                                                                                                                                  |   137|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1976                                                                                                                                        |   128|
|235   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_114                                                                                                                                                  |   149|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1975                                                                                                                                        |   140|
|237   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_115                                                                                                                                                  |   129|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1974                                                                                                                                        |   120|
|239   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_116                                                                                                                                                  |   178|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1973                                                                                                                                        |   169|
|241   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_117                                                                                                                                                  |   146|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1972                                                                                                                                        |   137|
|243   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_118                                                                                                                                                  |   137|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1971                                                                                                                                        |   128|
|245   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_119                                                                                                                                                  |   145|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1970                                                                                                                                        |   136|
|247   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_120                                                                                                                                                  |   168|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1969                                                                                                                                        |   158|
|249   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_121                                                                                                                                                  |   155|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1968                                                                                                                                        |   145|
|251   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_122                                                                                                                                                  |   157|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1967                                                                                                                                        |   148|
|253   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_123                                                                                                                                                  |   166|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1966                                                                                                                                        |   157|
|255   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_124                                                                                                                                                  |   177|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1965                                                                                                                                        |   166|
|257   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_125                                                                                                                                                  |   174|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1964                                                                                                                                        |   165|
|259   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_126                                                                                                                                                  |   147|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1963                                                                                                                                        |   138|
|261   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_127                                                                                                                                                  |   177|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1962                                                                                                                                        |   168|
|263   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_128                                                                                                                                                  |   173|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1961                                                                                                                                        |   164|
|265   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_129                                                                                                                                                  |   180|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1960                                                                                                                                        |   171|
|267   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_130                                                                                                                                                  |   148|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1959                                                                                                                                        |   139|
|269   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_131                                                                                                                                                  |    75|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1958                                                                                                                                        |    66|
|271   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_132                                                                                                                                                  |   173|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1957                                                                                                                                        |   163|
|273   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_133                                                                                                                                                  |    81|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1956                                                                                                                                        |    72|
|275   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_134                                                                                                                                                  |   136|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1955                                                                                                                                        |   127|
|277   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_135                                                                                                                                                  |    96|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1954                                                                                                                                        |    86|
|279   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_136                                                                                                                                                  |   154|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1953                                                                                                                                        |   145|
|281   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_137                                                                                                                                                  |    87|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1952                                                                                                                                        |    78|
|283   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_138                                                                                                                                                  |   151|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1951                                                                                                                                        |   142|
|285   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_139                                                                                                                                                  |    87|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1950                                                                                                                                        |    78|
|287   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_140                                                                                                                                                  |   151|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1949                                                                                                                                        |   142|
|289   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_141                                                                                                                                                  |    93|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1948                                                                                                                                        |    84|
|291   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_142                                                                                                                                                  |   154|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1947                                                                                                                                        |   145|
|293   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_143                                                                                                                                                  |   116|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1946                                                                                                                                        |   106|
|295   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_144                                                                                                                                                  |   166|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1945                                                                                                                                        |   157|
|297   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_145                                                                                                                                                  |    88|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1944                                                                                                                                        |    79|
|299   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_146                                                                                                                                                  |   149|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1943                                                                                                                                        |   140|
|301   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_147                                                                                                                                                  |    79|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                             |    70|
|303   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s                                                                                                | 21332|
|304   |    select_ln134_1027_reg_49509_reg                                   |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/select_ln134_1027_reg_49509_reg_funnel                                                                 |     8|
|305   |    select_ln134_1041_reg_49554_reg                                   |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/select_ln134_1027_reg_49509_reg_funnel__1                                                              |     8|
|306   |    mul_16s_15ns_26_1_1_U10                                           |hls_dummy_mul_16s_15ns_26_1_1                                                                                                                                               |    19|
|307   |    mul_16s_15ns_26_1_1_U103                                          |hls_dummy_mul_16s_15ns_26_1_1_1496                                                                                                                                          |    19|
|308   |    mul_16s_15ns_26_1_1_U134                                          |hls_dummy_mul_16s_15ns_26_1_1_1497                                                                                                                                          |    19|
|309   |    mul_16s_15ns_26_1_1_U165                                          |hls_dummy_mul_16s_15ns_26_1_1_1498                                                                                                                                          |    19|
|310   |    mul_16s_15ns_26_1_1_U196                                          |hls_dummy_mul_16s_15ns_26_1_1_1499                                                                                                                                          |    19|
|311   |    mul_16s_15ns_26_1_1_U227                                          |hls_dummy_mul_16s_15ns_26_1_1_1500                                                                                                                                          |    19|
|312   |    mul_16s_15ns_26_1_1_U258                                          |hls_dummy_mul_16s_15ns_26_1_1_1501                                                                                                                                          |    19|
|313   |    mul_16s_15ns_26_1_1_U289                                          |hls_dummy_mul_16s_15ns_26_1_1_1502                                                                                                                                          |    26|
|314   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel__3                                                          |     8|
|315   |    mul_16s_15ns_26_1_1_U320                                          |hls_dummy_mul_16s_15ns_26_1_1_1503                                                                                                                                          |    19|
|316   |    mul_16s_15ns_26_1_1_U351                                          |hls_dummy_mul_16s_15ns_26_1_1_1504                                                                                                                                          |    26|
|317   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel__5                                                          |     8|
|318   |    mul_16s_15ns_26_1_1_U382                                          |hls_dummy_mul_16s_15ns_26_1_1_1505                                                                                                                                          |    19|
|319   |    mul_16s_15ns_26_1_1_U41                                           |hls_dummy_mul_16s_15ns_26_1_1_1506                                                                                                                                          |    19|
|320   |    mul_16s_15ns_26_1_1_U413                                          |hls_dummy_mul_16s_15ns_26_1_1_1507                                                                                                                                          |    19|
|321   |    mul_16s_15ns_26_1_1_U444                                          |hls_dummy_mul_16s_15ns_26_1_1_1508                                                                                                                                          |    19|
|322   |    mul_16s_15ns_26_1_1_U72                                           |hls_dummy_mul_16s_15ns_26_1_1_1509                                                                                                                                          |    19|
|323   |    mul_16s_15s_26_1_1_U100                                           |hls_dummy_mul_16s_15s_26_1_1_1510                                                                                                                                           |    41|
|324   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__25                                                         |     8|
|325   |    mul_16s_15s_26_1_1_U101                                           |hls_dummy_mul_16s_15s_26_1_1_1511                                                                                                                                           |     8|
|326   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__52                                                         |     8|
|327   |    mul_16s_15s_26_1_1_U102                                           |hls_dummy_mul_16s_15s_26_1_1_1512                                                                                                                                           |     9|
|328   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__60                                                         |     8|
|329   |    mul_16s_15s_26_1_1_U104                                           |hls_dummy_mul_16s_15s_26_1_1_1513                                                                                                                                           |     8|
|330   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__134                                                        |     8|
|331   |    mul_16s_15s_26_1_1_U105                                           |hls_dummy_mul_16s_15s_26_1_1_1514                                                                                                                                           |    41|
|332   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__100                                                        |     8|
|333   |    mul_16s_15s_26_1_1_U106                                           |hls_dummy_mul_16s_15s_26_1_1_1515                                                                                                                                           |    40|
|334   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__2                                                          |     8|
|335   |    mul_16s_15s_26_1_1_U107                                           |hls_dummy_mul_16s_15s_26_1_1_1516                                                                                                                                           |    94|
|336   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__34                                                         |     8|
|337   |    mul_16s_15s_26_1_1_U108                                           |hls_dummy_mul_16s_15s_26_1_1_1517                                                                                                                                           |     8|
|338   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__117                                                        |     8|
|339   |    mul_16s_15s_26_1_1_U109                                           |hls_dummy_mul_16s_15s_26_1_1_1518                                                                                                                                           |    41|
|340   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__90                                                         |     8|
|341   |    mul_16s_15s_26_1_1_U11                                            |hls_dummy_mul_16s_15s_26_1_1_1519                                                                                                                                           |    41|
|342   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__105                                                        |     8|
|343   |    mul_16s_15s_26_1_1_U110                                           |hls_dummy_mul_16s_15s_26_1_1_1520                                                                                                                                           |     9|
|344   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__19                                                         |     8|
|345   |    mul_16s_15s_26_1_1_U111                                           |hls_dummy_mul_16s_15s_26_1_1_1521                                                                                                                                           |    52|
|346   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__111                                                        |     8|
|347   |    mul_16s_15s_26_1_1_U112                                           |hls_dummy_mul_16s_15s_26_1_1_1522                                                                                                                                           |     9|
|348   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__104                                                        |     8|
|349   |    mul_16s_15s_26_1_1_U113                                           |hls_dummy_mul_16s_15s_26_1_1_1523                                                                                                                                           |    11|
|350   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__94                                                         |     8|
|351   |    mul_16s_15s_26_1_1_U114                                           |hls_dummy_mul_16s_15s_26_1_1_1524                                                                                                                                           |     8|
|352   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__92                                                         |     8|
|353   |    mul_16s_15s_26_1_1_U115                                           |hls_dummy_mul_16s_15s_26_1_1_1525                                                                                                                                           |    41|
|354   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__57                                                         |     8|
|355   |    mul_16s_15s_26_1_1_U116                                           |hls_dummy_mul_16s_15s_26_1_1_1526                                                                                                                                           |     8|
|356   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__84                                                         |     8|
|357   |    mul_16s_15s_26_1_1_U117                                           |hls_dummy_mul_16s_15s_26_1_1_1527                                                                                                                                           |    10|
|358   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__35                                                         |     8|
|359   |    mul_16s_15s_26_1_1_U118                                           |hls_dummy_mul_16s_15s_26_1_1_1528                                                                                                                                           |    19|
|360   |    mul_16s_15s_26_1_1_U119                                           |hls_dummy_mul_16s_15s_26_1_1_1529                                                                                                                                           |     8|
|361   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__40                                                         |     8|
|362   |    mul_16s_15s_26_1_1_U12                                            |hls_dummy_mul_16s_15s_26_1_1_1530                                                                                                                                           |     8|
|363   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__112                                                        |     8|
|364   |    mul_16s_15s_26_1_1_U120                                           |hls_dummy_mul_16s_15s_26_1_1_1531                                                                                                                                           |    41|
|365   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__139                                                        |     8|
|366   |    mul_16s_15s_26_1_1_U121                                           |hls_dummy_mul_16s_15s_26_1_1_1532                                                                                                                                           |    42|
|367   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__15                                                         |     8|
|368   |    mul_16s_15s_26_1_1_U122                                           |hls_dummy_mul_16s_15s_26_1_1_1533                                                                                                                                           |    95|
|369   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__64                                                         |     8|
|370   |    mul_16s_15s_26_1_1_U123                                           |hls_dummy_mul_16s_15s_26_1_1_1534                                                                                                                                           |     8|
|371   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__147                                                        |     8|
|372   |    mul_16s_15s_26_1_1_U124                                           |hls_dummy_mul_16s_15s_26_1_1_1535                                                                                                                                           |    41|
|373   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__7                                                          |     8|
|374   |    mul_16s_15s_26_1_1_U125                                           |hls_dummy_mul_16s_15s_26_1_1_1536                                                                                                                                           |    10|
|375   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__71                                                         |     8|
|376   |    mul_16s_15s_26_1_1_U126                                           |hls_dummy_mul_16s_15s_26_1_1_1537                                                                                                                                           |    52|
|377   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__42                                                         |     8|
|378   |    mul_16s_15s_26_1_1_U127                                           |hls_dummy_mul_16s_15s_26_1_1_1538                                                                                                                                           |     9|
|379   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__37                                                         |     8|
|380   |    mul_16s_15s_26_1_1_U128                                           |hls_dummy_mul_16s_15s_26_1_1_1539                                                                                                                                           |    11|
|381   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__33                                                         |     8|
|382   |    mul_16s_15s_26_1_1_U129                                           |hls_dummy_mul_16s_15s_26_1_1_1540                                                                                                                                           |     8|
|383   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__128                                                        |     8|
|384   |    mul_16s_15s_26_1_1_U13                                            |hls_dummy_mul_16s_15s_26_1_1_1541                                                                                                                                           |     9|
|385   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__27                                                         |     8|
|386   |    mul_16s_15s_26_1_1_U130                                           |hls_dummy_mul_16s_15s_26_1_1_1542                                                                                                                                           |    41|
|387   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__11                                                         |     8|
|388   |    mul_16s_15s_26_1_1_U131                                           |hls_dummy_mul_16s_15s_26_1_1_1543                                                                                                                                           |     8|
|389   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__63                                                         |     8|
|390   |    mul_16s_15s_26_1_1_U132                                           |hls_dummy_mul_16s_15s_26_1_1_1544                                                                                                                                           |     9|
|391   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__56                                                         |     8|
|392   |    mul_16s_15s_26_1_1_U133                                           |hls_dummy_mul_16s_15s_26_1_1_1545                                                                                                                                           |     8|
|393   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__15                                                         |     8|
|394   |    mul_16s_15s_26_1_1_U135                                           |hls_dummy_mul_16s_15s_26_1_1_1546                                                                                                                                           |    41|
|395   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__36                                                         |     8|
|396   |    mul_16s_15s_26_1_1_U136                                           |hls_dummy_mul_16s_15s_26_1_1_1547                                                                                                                                           |    40|
|397   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__61                                                         |     8|
|398   |    mul_16s_15s_26_1_1_U137                                           |hls_dummy_mul_16s_15s_26_1_1_1548                                                                                                                                           |    95|
|399   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__17                                                         |     8|
|400   |    mul_16s_15s_26_1_1_U138                                           |hls_dummy_mul_16s_15s_26_1_1_1549                                                                                                                                           |     8|
|401   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__106                                                        |     8|
|402   |    mul_16s_15s_26_1_1_U139                                           |hls_dummy_mul_16s_15s_26_1_1_1550                                                                                                                                           |    41|
|403   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__95                                                         |     8|
|404   |    mul_16s_15s_26_1_1_U14                                            |hls_dummy_mul_16s_15s_26_1_1_1551                                                                                                                                           |     8|
|405   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__145                                                        |     8|
|406   |    mul_16s_15s_26_1_1_U140                                           |hls_dummy_mul_16s_15s_26_1_1_1552                                                                                                                                           |     9|
|407   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__43                                                         |     8|
|408   |    mul_16s_15s_26_1_1_U141                                           |hls_dummy_mul_16s_15s_26_1_1_1553                                                                                                                                           |    52|
|409   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__40                                                         |     8|
|410   |    mul_16s_15s_26_1_1_U142                                           |hls_dummy_mul_16s_15s_26_1_1_1554                                                                                                                                           |     9|
|411   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__36                                                         |     8|
|412   |    mul_16s_15s_26_1_1_U143                                           |hls_dummy_mul_16s_15s_26_1_1_1555                                                                                                                                           |    11|
|413   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__31                                                         |     8|
|414   |    mul_16s_15s_26_1_1_U144                                           |hls_dummy_mul_16s_15s_26_1_1_1556                                                                                                                                           |     8|
|415   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__64                                                         |     8|
|416   |    mul_16s_15s_26_1_1_U145                                           |hls_dummy_mul_16s_15s_26_1_1_1557                                                                                                                                           |    41|
|417   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__75                                                         |     8|
|418   |    mul_16s_15s_26_1_1_U146                                           |hls_dummy_mul_16s_15s_26_1_1_1558                                                                                                                                           |     8|
|419   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__68                                                         |     8|
|420   |    mul_16s_15s_26_1_1_U147                                           |hls_dummy_mul_16s_15s_26_1_1_1559                                                                                                                                           |    10|
|421   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__22                                                         |     8|
|422   |    mul_16s_15s_26_1_1_U148                                           |hls_dummy_mul_16s_15s_26_1_1_1560                                                                                                                                           |     8|
|423   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__105                                                        |     8|
|424   |    mul_16s_15s_26_1_1_U149                                           |hls_dummy_mul_16s_15s_26_1_1_1561                                                                                                                                           |    19|
|425   |    mul_16s_15s_26_1_1_U15                                            |hls_dummy_mul_16s_15s_26_1_1_1562                                                                                                                                           |    41|
|426   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__56                                                         |     8|
|427   |    mul_16s_15s_26_1_1_U150                                           |hls_dummy_mul_16s_15s_26_1_1_1563                                                                                                                                           |    41|
|428   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__41                                                         |     8|
|429   |    mul_16s_15s_26_1_1_U151                                           |hls_dummy_mul_16s_15s_26_1_1_1564                                                                                                                                           |    41|
|430   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__46                                                         |     8|
|431   |    mul_16s_15s_26_1_1_U152                                           |hls_dummy_mul_16s_15s_26_1_1_1565                                                                                                                                           |    94|
|432   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__42                                                         |     8|
|433   |    mul_16s_15s_26_1_1_U153                                           |hls_dummy_mul_16s_15s_26_1_1_1566                                                                                                                                           |     8|
|434   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__22                                                         |     8|
|435   |    mul_16s_15s_26_1_1_U154                                           |hls_dummy_mul_16s_15s_26_1_1_1567                                                                                                                                           |    41|
|436   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__13                                                         |     8|
|437   |    mul_16s_15s_26_1_1_U155                                           |hls_dummy_mul_16s_15s_26_1_1_1568                                                                                                                                           |    11|
|438   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__41                                                         |     8|
|439   |    mul_16s_15s_26_1_1_U156                                           |hls_dummy_mul_16s_15s_26_1_1_1569                                                                                                                                           |    52|
|440   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__153                                                        |     8|
|441   |    mul_16s_15s_26_1_1_U157                                           |hls_dummy_mul_16s_15s_26_1_1_1570                                                                                                                                           |     9|
|442   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__150                                                        |     8|
|443   |    mul_16s_15s_26_1_1_U158                                           |hls_dummy_mul_16s_15s_26_1_1_1571                                                                                                                                           |    11|
|444   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__145                                                        |     8|
|445   |    mul_16s_15s_26_1_1_U159                                           |hls_dummy_mul_16s_15s_26_1_1_1572                                                                                                                                           |     8|
|446   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__33                                                         |     8|
|447   |    mul_16s_15s_26_1_1_U16                                            |hls_dummy_mul_16s_15s_26_1_1_1573                                                                                                                                           |    40|
|448   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__28                                                         |     8|
|449   |    mul_16s_15s_26_1_1_U160                                           |hls_dummy_mul_16s_15s_26_1_1_1574                                                                                                                                           |    41|
|450   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__50                                                         |     8|
|451   |    mul_16s_15s_26_1_1_U161                                           |hls_dummy_mul_16s_15s_26_1_1_1575                                                                                                                                           |     8|
|452   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__55                                                         |     8|
|453   |    mul_16s_15s_26_1_1_U162                                           |hls_dummy_mul_16s_15s_26_1_1_1576                                                                                                                                           |    10|
|454   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__15                                                         |     8|
|455   |    mul_16s_15s_26_1_1_U163                                           |hls_dummy_mul_16s_15s_26_1_1_1577                                                                                                                                           |     8|
|456   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__30                                                         |     8|
|457   |    mul_16s_15s_26_1_1_U164                                           |hls_dummy_mul_16s_15s_26_1_1_1578                                                                                                                                           |    41|
|458   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__5                                                          |     8|
|459   |    mul_16s_15s_26_1_1_U166                                           |hls_dummy_mul_16s_15s_26_1_1_1579                                                                                                                                           |    41|
|460   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__20                                                         |     8|
|461   |    mul_16s_15s_26_1_1_U167                                           |hls_dummy_mul_16s_15s_26_1_1_1580                                                                                                                                           |    96|
|462   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__12                                                         |     8|
|463   |    mul_16s_15s_26_1_1_U168                                           |hls_dummy_mul_16s_15s_26_1_1_1581                                                                                                                                           |     8|
|464   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__96                                                         |     8|
|465   |    mul_16s_15s_26_1_1_U169                                           |hls_dummy_mul_16s_15s_26_1_1_1582                                                                                                                                           |    41|
|466   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__90                                                         |     8|
|467   |    mul_16s_15s_26_1_1_U17                                            |hls_dummy_mul_16s_15s_26_1_1_1583                                                                                                                                           |    94|
|468   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__16                                                         |     8|
|469   |    mul_16s_15s_26_1_1_U170                                           |hls_dummy_mul_16s_15s_26_1_1_1584                                                                                                                                           |    10|
|470   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__10                                                         |     8|
|471   |    mul_16s_15s_26_1_1_U171                                           |hls_dummy_mul_16s_15s_26_1_1_1585                                                                                                                                           |    52|
|472   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__54                                                         |     8|
|473   |    mul_16s_15s_26_1_1_U172                                           |hls_dummy_mul_16s_15s_26_1_1_1586                                                                                                                                           |     9|
|474   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__49                                                         |     8|
|475   |    mul_16s_15s_26_1_1_U173                                           |hls_dummy_mul_16s_15s_26_1_1_1587                                                                                                                                           |    11|
|476   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__45                                                         |     8|
|477   |    mul_16s_15s_26_1_1_U174                                           |hls_dummy_mul_16s_15s_26_1_1_1588                                                                                                                                           |     8|
|478   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__10                                                         |     8|
|479   |    mul_16s_15s_26_1_1_U175                                           |hls_dummy_mul_16s_15s_26_1_1_1589                                                                                                                                           |    41|
|480   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__4                                                          |     8|
|481   |    mul_16s_15s_26_1_1_U176                                           |hls_dummy_mul_16s_15s_26_1_1_1590                                                                                                                                           |     8|
|482   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__9                                                          |     8|
|483   |    mul_16s_15s_26_1_1_U177                                           |hls_dummy_mul_16s_15s_26_1_1_1591                                                                                                                                           |     9|
|484   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__2                                                          |     8|
|485   |    mul_16s_15s_26_1_1_U178                                           |hls_dummy_mul_16s_15s_26_1_1_1592                                                                                                                                           |     8|
|486   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__12                                                         |     8|
|487   |    mul_16s_15s_26_1_1_U179                                           |hls_dummy_mul_16s_15s_26_1_1_1593                                                                                                                                           |    41|
|488   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__16                                                         |     8|
|489   |    mul_16s_15s_26_1_1_U18                                            |hls_dummy_mul_16s_15s_26_1_1_1594                                                                                                                                           |     8|
|490   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__107                                                        |     8|
|491   |    mul_16s_15s_26_1_1_U180                                           |hls_dummy_mul_16s_15s_26_1_1_1595                                                                                                                                           |    19|
|492   |    mul_16s_15s_26_1_1_U181                                           |hls_dummy_mul_16s_15s_26_1_1_1596                                                                                                                                           |    40|
|493   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__3                                                          |     8|
|494   |    mul_16s_15s_26_1_1_U182                                           |hls_dummy_mul_16s_15s_26_1_1_1597                                                                                                                                           |    94|
|495   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__22                                                         |     8|
|496   |    mul_16s_15s_26_1_1_U183                                           |hls_dummy_mul_16s_15s_26_1_1_1598                                                                                                                                           |     8|
|497   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__23                                                         |     8|
|498   |    mul_16s_15s_26_1_1_U184                                           |hls_dummy_mul_16s_15s_26_1_1_1599                                                                                                                                           |    41|
|499   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__17                                                         |     8|
|500   |    mul_16s_15s_26_1_1_U185                                           |hls_dummy_mul_16s_15s_26_1_1_1600                                                                                                                                           |     9|
|501   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__17                                                         |     8|
|502   |    mul_16s_15s_26_1_1_U186                                           |hls_dummy_mul_16s_15s_26_1_1_1601                                                                                                                                           |    52|
|503   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__78                                                         |     8|
|504   |    mul_16s_15s_26_1_1_U187                                           |hls_dummy_mul_16s_15s_26_1_1_1602                                                                                                                                           |     9|
|505   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__71                                                         |     8|
|506   |    mul_16s_15s_26_1_1_U188                                           |hls_dummy_mul_16s_15s_26_1_1_1603                                                                                                                                           |    11|
|507   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__65                                                         |     8|
|508   |    mul_16s_15s_26_1_1_U189                                           |hls_dummy_mul_16s_15s_26_1_1_1604                                                                                                                                           |     8|
|509   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__22                                                         |     8|
|510   |    mul_16s_15s_26_1_1_U19                                            |hls_dummy_mul_16s_15s_26_1_1_1605                                                                                                                                           |    41|
|511   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__100                                                        |     8|
|512   |    mul_16s_15s_26_1_1_U190                                           |hls_dummy_mul_16s_15s_26_1_1_1606                                                                                                                                           |    41|
|513   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__20                                                         |     8|
|514   |    mul_16s_15s_26_1_1_U191                                           |hls_dummy_mul_16s_15s_26_1_1_1607                                                                                                                                           |     8|
|515   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__10                                                         |     8|
|516   |    mul_16s_15s_26_1_1_U192                                           |hls_dummy_mul_16s_15s_26_1_1_1608                                                                                                                                           |    40|
|517   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__31                                                         |     8|
|518   |    mul_16s_15s_26_1_1_U193                                           |hls_dummy_mul_16s_15s_26_1_1_1609                                                                                                                                           |     8|
|519   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__2                                                          |     8|
|520   |    mul_16s_15s_26_1_1_U194                                           |hls_dummy_mul_16s_15s_26_1_1_1610                                                                                                                                           |    41|
|521   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__120                                                        |     8|
|522   |    mul_16s_15s_26_1_1_U195                                           |hls_dummy_mul_16s_15s_26_1_1_1611                                                                                                                                           |    23|
|523   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__20                                                         |     8|
|524   |    mul_16s_15s_26_1_1_U197                                           |hls_dummy_mul_16s_15s_26_1_1_1612                                                                                                                                           |    66|
|525   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__38                                                         |     8|
|526   |    mul_16s_15s_26_1_1_U198                                           |hls_dummy_mul_16s_15s_26_1_1_1613                                                                                                                                           |     8|
|527   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__35                                                         |     8|
|528   |    mul_16s_15s_26_1_1_U199                                           |hls_dummy_mul_16s_15s_26_1_1_1614                                                                                                                                           |    41|
|529   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__30                                                         |     8|
|530   |    mul_16s_15s_26_1_1_U20                                            |hls_dummy_mul_16s_15s_26_1_1_1615                                                                                                                                           |     9|
|531   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__13                                                         |     8|
|532   |    mul_16s_15s_26_1_1_U200                                           |hls_dummy_mul_16s_15s_26_1_1_1616                                                                                                                                           |    23|
|533   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__23                                                         |     8|
|534   |    mul_16s_15s_26_1_1_U201                                           |hls_dummy_mul_16s_15s_26_1_1_1617                                                                                                                                           |    52|
|535   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__25                                                         |     8|
|536   |    mul_16s_15s_26_1_1_U202                                           |hls_dummy_mul_16s_15s_26_1_1_1618                                                                                                                                           |     9|
|537   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__19                                                         |     8|
|538   |    mul_16s_15s_26_1_1_U203                                           |hls_dummy_mul_16s_15s_26_1_1_1619                                                                                                                                           |    11|
|539   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__12                                                         |     8|
|540   |    mul_16s_15s_26_1_1_U204                                           |hls_dummy_mul_16s_15s_26_1_1_1620                                                                                                                                           |     8|
|541   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__131                                                        |     8|
|542   |    mul_16s_15s_26_1_1_U205                                           |hls_dummy_mul_16s_15s_26_1_1_1621                                                                                                                                           |    41|
|543   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__111                                                        |     8|
|544   |    mul_16s_15s_26_1_1_U206                                           |hls_dummy_mul_16s_15s_26_1_1_1622                                                                                                                                           |     8|
|545   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__103                                                        |     8|
|546   |    mul_16s_15s_26_1_1_U207                                           |hls_dummy_mul_16s_15s_26_1_1_1623                                                                                                                                           |    42|
|547   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__1                                                          |     8|
|548   |    mul_16s_15s_26_1_1_U208                                           |hls_dummy_mul_16s_15s_26_1_1_1624                                                                                                                                           |     8|
|549   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__147                                                        |     8|
|550   |    mul_16s_15s_26_1_1_U209                                           |hls_dummy_mul_16s_15s_26_1_1_1625                                                                                                                                           |    41|
|551   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__48                                                         |     8|
|552   |    mul_16s_15s_26_1_1_U21                                            |hls_dummy_mul_16s_15s_26_1_1_1626                                                                                                                                           |    52|
|553   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__68                                                         |     8|
|554   |    mul_16s_15s_26_1_1_U210                                           |hls_dummy_mul_16s_15s_26_1_1_1627                                                                                                                                           |    24|
|555   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__48                                                         |     8|
|556   |    mul_16s_15s_26_1_1_U211                                           |hls_dummy_mul_16s_15s_26_1_1_1628                                                                                                                                           |    26|
|557   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel__1                                                          |     8|
|558   |    mul_16s_15s_26_1_1_U212                                           |hls_dummy_mul_16s_15s_26_1_1_1629                                                                                                                                           |    68|
|559   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel                                                             |     8|
|560   |    mul_16s_15s_26_1_1_U213                                           |hls_dummy_mul_16s_15s_26_1_1_1630                                                                                                                                           |     8|
|561   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__155                                                        |     8|
|562   |    mul_16s_15s_26_1_1_U214                                           |hls_dummy_mul_16s_15s_26_1_1_1631                                                                                                                                           |    41|
|563   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__152                                                        |     8|
|564   |    mul_16s_15s_26_1_1_U215                                           |hls_dummy_mul_16s_15s_26_1_1_1632                                                                                                                                           |    24|
|565   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__65                                                         |     8|
|566   |    mul_16s_15s_26_1_1_U216                                           |hls_dummy_mul_16s_15s_26_1_1_1633                                                                                                                                           |    52|
|567   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__53                                                         |     8|
|568   |    mul_16s_15s_26_1_1_U217                                           |hls_dummy_mul_16s_15s_26_1_1_1634                                                                                                                                           |     9|
|569   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__48                                                         |     8|
|570   |    mul_16s_15s_26_1_1_U218                                           |hls_dummy_mul_16s_15s_26_1_1_1635                                                                                                                                           |    11|
|571   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__44                                                         |     8|
|572   |    mul_16s_15s_26_1_1_U219                                           |hls_dummy_mul_16s_15s_26_1_1_1636                                                                                                                                           |     8|
|573   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__77                                                         |     8|
|574   |    mul_16s_15s_26_1_1_U22                                            |hls_dummy_mul_16s_15s_26_1_1_1637                                                                                                                                           |     9|
|575   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__63                                                         |     8|
|576   |    mul_16s_15s_26_1_1_U220                                           |hls_dummy_mul_16s_15s_26_1_1_1638                                                                                                                                           |    41|
|577   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__24                                                         |     8|
|578   |    mul_16s_15s_26_1_1_U221                                           |hls_dummy_mul_16s_15s_26_1_1_1639                                                                                                                                           |     8|
|579   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__16                                                         |     8|
|580   |    mul_16s_15s_26_1_1_U222                                           |hls_dummy_mul_16s_15s_26_1_1_1640                                                                                                                                           |    40|
|581   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__76                                                         |     8|
|582   |    mul_16s_15s_26_1_1_U223                                           |hls_dummy_mul_16s_15s_26_1_1_1641                                                                                                                                           |     8|
|583   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__115                                                        |     8|
|584   |    mul_16s_15s_26_1_1_U224                                           |hls_dummy_mul_16s_15s_26_1_1_1642                                                                                                                                           |    41|
|585   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__85                                                         |     8|
|586   |    mul_16s_15s_26_1_1_U225                                           |hls_dummy_mul_16s_15s_26_1_1_1643                                                                                                                                           |    23|
|587   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__3                                                          |     8|
|588   |    mul_16s_15s_26_1_1_U226                                           |hls_dummy_mul_16s_15s_26_1_1_1644                                                                                                                                           |    66|
|589   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__5                                                          |     8|
|590   |    mul_16s_15s_26_1_1_U228                                           |hls_dummy_mul_16s_15s_26_1_1_1645                                                                                                                                           |     8|
|591   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__137                                                        |     8|
|592   |    mul_16s_15s_26_1_1_U229                                           |hls_dummy_mul_16s_15s_26_1_1_1646                                                                                                                                           |    41|
|593   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__134                                                        |     8|
|594   |    mul_16s_15s_26_1_1_U23                                            |hls_dummy_mul_16s_15s_26_1_1_1647                                                                                                                                           |    11|
|595   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__59                                                         |     8|
|596   |    mul_16s_15s_26_1_1_U230                                           |hls_dummy_mul_16s_15s_26_1_1_1648                                                                                                                                           |    23|
|597   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__68                                                         |     8|
|598   |    mul_16s_15s_26_1_1_U231                                           |hls_dummy_mul_16s_15s_26_1_1_1649                                                                                                                                           |    52|
|599   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__92                                                         |     8|
|600   |    mul_16s_15s_26_1_1_U232                                           |hls_dummy_mul_16s_15s_26_1_1_1650                                                                                                                                           |     9|
|601   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__85                                                         |     8|
|602   |    mul_16s_15s_26_1_1_U233                                           |hls_dummy_mul_16s_15s_26_1_1_1651                                                                                                                                           |    11|
|603   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__79                                                         |     8|
|604   |    mul_16s_15s_26_1_1_U234                                           |hls_dummy_mul_16s_15s_26_1_1_1652                                                                                                                                           |     8|
|605   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__74                                                         |     8|
|606   |    mul_16s_15s_26_1_1_U235                                           |hls_dummy_mul_16s_15s_26_1_1_1653                                                                                                                                           |    41|
|607   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__27                                                         |     8|
|608   |    mul_16s_15s_26_1_1_U236                                           |hls_dummy_mul_16s_15s_26_1_1_1654                                                                                                                                           |     8|
|609   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__58                                                         |     8|
|610   |    mul_16s_15s_26_1_1_U237                                           |hls_dummy_mul_16s_15s_26_1_1_1655                                                                                                                                           |    42|
|611   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__63                                                         |     8|
|612   |    mul_16s_15s_26_1_1_U238                                           |hls_dummy_mul_16s_15s_26_1_1_1656                                                                                                                                           |     8|
|613   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__144                                                        |     8|
|614   |    mul_16s_15s_26_1_1_U239                                           |hls_dummy_mul_16s_15s_26_1_1_1657                                                                                                                                           |    41|
|615   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__69                                                         |     8|
|616   |    mul_16s_15s_26_1_1_U24                                            |hls_dummy_mul_16s_15s_26_1_1_1658                                                                                                                                           |     8|
|617   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__121                                                        |     8|
|618   |    mul_16s_15s_26_1_1_U240                                           |hls_dummy_mul_16s_15s_26_1_1_1659                                                                                                                                           |    24|
|619   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__75                                                         |     8|
|620   |    mul_16s_15s_26_1_1_U241                                           |hls_dummy_mul_16s_15s_26_1_1_1660                                                                                                                                           |    68|
|621   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__39                                                         |     8|
|622   |    mul_16s_15s_26_1_1_U242                                           |hls_dummy_mul_16s_15s_26_1_1_1661                                                                                                                                           |    19|
|623   |    mul_16s_15s_26_1_1_U243                                           |hls_dummy_mul_16s_15s_26_1_1_1662                                                                                                                                           |     8|
|624   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__133                                                        |     8|
|625   |    mul_16s_15s_26_1_1_U244                                           |hls_dummy_mul_16s_15s_26_1_1_1663                                                                                                                                           |    41|
|626   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__131                                                        |     8|
|627   |    mul_16s_15s_26_1_1_U245                                           |hls_dummy_mul_16s_15s_26_1_1_1664                                                                                                                                           |    24|
|628   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__25                                                         |     8|
|629   |    mul_16s_15s_26_1_1_U246                                           |hls_dummy_mul_16s_15s_26_1_1_1665                                                                                                                                           |    52|
|630   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__119                                                        |     8|
|631   |    mul_16s_15s_26_1_1_U247                                           |hls_dummy_mul_16s_15s_26_1_1_1666                                                                                                                                           |     9|
|632   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__113                                                        |     8|
|633   |    mul_16s_15s_26_1_1_U248                                           |hls_dummy_mul_16s_15s_26_1_1_1667                                                                                                                                           |    11|
|634   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__106                                                        |     8|
|635   |    mul_16s_15s_26_1_1_U249                                           |hls_dummy_mul_16s_15s_26_1_1_1668                                                                                                                                           |     8|
|636   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__76                                                         |     8|
|637   |    mul_16s_15s_26_1_1_U25                                            |hls_dummy_mul_16s_15s_26_1_1_1669                                                                                                                                           |    19|
|638   |    mul_16s_15s_26_1_1_U250                                           |hls_dummy_mul_16s_15s_26_1_1_1670                                                                                                                                           |    41|
|639   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__26                                                         |     8|
|640   |    mul_16s_15s_26_1_1_U251                                           |hls_dummy_mul_16s_15s_26_1_1_1671                                                                                                                                           |     8|
|641   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__32                                                         |     8|
|642   |    mul_16s_15s_26_1_1_U252                                           |hls_dummy_mul_16s_15s_26_1_1_1672                                                                                                                                           |    10|
|643   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__6                                                          |     8|
|644   |    mul_16s_15s_26_1_1_U253                                           |hls_dummy_mul_16s_15s_26_1_1_1673                                                                                                                                           |     8|
|645   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__1                                                          |     8|
|646   |    mul_16s_15s_26_1_1_U254                                           |hls_dummy_mul_16s_15s_26_1_1_1674                                                                                                                                           |    41|
|647   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__125                                                        |     8|
|648   |    mul_16s_15s_26_1_1_U255                                           |hls_dummy_mul_16s_15s_26_1_1_1675                                                                                                                                           |    41|
|649   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__7                                                          |     8|
|650   |    mul_16s_15s_26_1_1_U256                                           |hls_dummy_mul_16s_15s_26_1_1_1676                                                                                                                                           |    96|
|651   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__34                                                         |     8|
|652   |    mul_16s_15s_26_1_1_U257                                           |hls_dummy_mul_16s_15s_26_1_1_1677                                                                                                                                           |     8|
|653   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__27                                                         |     8|
|654   |    mul_16s_15s_26_1_1_U259                                           |hls_dummy_mul_16s_15s_26_1_1_1678                                                                                                                                           |    41|
|655   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__20                                                         |     8|
|656   |    mul_16s_15s_26_1_1_U26                                            |hls_dummy_mul_16s_15s_26_1_1_1679                                                                                                                                           |    41|
|657   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__75                                                         |     8|
|658   |    mul_16s_15s_26_1_1_U260                                           |hls_dummy_mul_16s_15s_26_1_1_1680                                                                                                                                           |    10|
|659   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__33                                                         |     8|
|660   |    mul_16s_15s_26_1_1_U261                                           |hls_dummy_mul_16s_15s_26_1_1_1681                                                                                                                                           |    52|
|661   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__135                                                        |     8|
|662   |    mul_16s_15s_26_1_1_U262                                           |hls_dummy_mul_16s_15s_26_1_1_1682                                                                                                                                           |     9|
|663   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__132                                                        |     8|
|664   |    mul_16s_15s_26_1_1_U263                                           |hls_dummy_mul_16s_15s_26_1_1_1683                                                                                                                                           |    11|
|665   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__130                                                        |     8|
|666   |    mul_16s_15s_26_1_1_U264                                           |hls_dummy_mul_16s_15s_26_1_1_1684                                                                                                                                           |     8|
|667   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__133                                                        |     8|
|668   |    mul_16s_15s_26_1_1_U265                                           |hls_dummy_mul_16s_15s_26_1_1_1685                                                                                                                                           |    41|
|669   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__41                                                         |     8|
|670   |    mul_16s_15s_26_1_1_U266                                           |hls_dummy_mul_16s_15s_26_1_1_1686                                                                                                                                           |     8|
|671   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__46                                                         |     8|
|672   |    mul_16s_15s_26_1_1_U267                                           |hls_dummy_mul_16s_15s_26_1_1_1687                                                                                                                                           |     9|
|673   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__8                                                          |     8|
|674   |    mul_16s_15s_26_1_1_U268                                           |hls_dummy_mul_16s_15s_26_1_1_1688                                                                                                                                           |     8|
|675   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__93                                                         |     8|
|676   |    mul_16s_15s_26_1_1_U269                                           |hls_dummy_mul_16s_15s_26_1_1_1689                                                                                                                                           |    41|
|677   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__88                                                         |     8|
|678   |    mul_16s_15s_26_1_1_U27                                            |hls_dummy_mul_16s_15s_26_1_1_1690                                                                                                                                           |     8|
|679   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__82                                                         |     8|
|680   |    mul_16s_15s_26_1_1_U270                                           |hls_dummy_mul_16s_15s_26_1_1_1691                                                                                                                                           |    40|
|681   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__9                                                          |     8|
|682   |    mul_16s_15s_26_1_1_U271                                           |hls_dummy_mul_16s_15s_26_1_1_1692                                                                                                                                           |    95|
|683   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__32                                                         |     8|
|684   |    mul_16s_15s_26_1_1_U272                                           |hls_dummy_mul_16s_15s_26_1_1_1693                                                                                                                                           |     8|
|685   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__43                                                         |     8|
|686   |    mul_16s_15s_26_1_1_U273                                           |hls_dummy_mul_16s_15s_26_1_1_1694                                                                                                                                           |    19|
|687   |    mul_16s_15s_26_1_1_U274                                           |hls_dummy_mul_16s_15s_26_1_1_1695                                                                                                                                           |    41|
|688   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__38                                                         |     8|
|689   |    mul_16s_15s_26_1_1_U275                                           |hls_dummy_mul_16s_15s_26_1_1_1696                                                                                                                                           |     9|
|690   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__31                                                         |     8|
|691   |    mul_16s_15s_26_1_1_U276                                           |hls_dummy_mul_16s_15s_26_1_1_1697                                                                                                                                           |    52|
|692   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__126                                                        |     8|
|693   |    mul_16s_15s_26_1_1_U277                                           |hls_dummy_mul_16s_15s_26_1_1_1698                                                                                                                                           |     9|
|694   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__120                                                        |     8|
|695   |    mul_16s_15s_26_1_1_U278                                           |hls_dummy_mul_16s_15s_26_1_1_1699                                                                                                                                           |    11|
|696   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__114                                                        |     8|
|697   |    mul_16s_15s_26_1_1_U279                                           |hls_dummy_mul_16s_15s_26_1_1_1700                                                                                                                                           |     8|
|698   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__135                                                        |     8|
|699   |    mul_16s_15s_26_1_1_U28                                            |hls_dummy_mul_16s_15s_26_1_1_1701                                                                                                                                           |    10|
|700   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__38                                                         |     8|
|701   |    mul_16s_15s_26_1_1_U280                                           |hls_dummy_mul_16s_15s_26_1_1_1702                                                                                                                                           |    41|
|702   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__70                                                         |     8|
|703   |    mul_16s_15s_26_1_1_U281                                           |hls_dummy_mul_16s_15s_26_1_1_1703                                                                                                                                           |     8|
|704   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__77                                                         |     8|
|705   |    mul_16s_15s_26_1_1_U282                                           |hls_dummy_mul_16s_15s_26_1_1_1704                                                                                                                                           |    10|
|706   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__14                                                         |     8|
|707   |    mul_16s_15s_26_1_1_U283                                           |hls_dummy_mul_16s_15s_26_1_1_1705                                                                                                                                           |     8|
|708   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__74                                                         |     8|
|709   |    mul_16s_15s_26_1_1_U284                                           |hls_dummy_mul_16s_15s_26_1_1_1706                                                                                                                                           |    41|
|710   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__99                                                         |     8|
|711   |    mul_16s_15s_26_1_1_U285                                           |hls_dummy_mul_16s_15s_26_1_1_1707                                                                                                                                           |    40|
|712   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__19                                                         |     8|
|713   |    mul_16s_15s_26_1_1_U286                                           |hls_dummy_mul_16s_15s_26_1_1_1708                                                                                                                                           |    95|
|714   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__1                                                          |     8|
|715   |    mul_16s_15s_26_1_1_U287                                           |hls_dummy_mul_16s_15s_26_1_1_1709                                                                                                                                           |     8|
|716   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__17                                                         |     8|
|717   |    mul_16s_15s_26_1_1_U288                                           |hls_dummy_mul_16s_15s_26_1_1_1710                                                                                                                                           |    41|
|718   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__6                                                          |     8|
|719   |    mul_16s_15s_26_1_1_U29                                            |hls_dummy_mul_16s_15s_26_1_1_1711                                                                                                                                           |     8|
|720   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__26                                                         |     8|
|721   |    mul_16s_15s_26_1_1_U290                                           |hls_dummy_mul_16s_15s_26_1_1_1712                                                                                                                                           |     9|
|722   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel                                                             |     8|
|723   |    mul_16s_15s_26_1_1_U291                                           |hls_dummy_mul_16s_15s_26_1_1_1713                                                                                                                                           |    52|
|724   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__1                                                          |     8|
|725   |    mul_16s_15s_26_1_1_U292                                           |hls_dummy_mul_16s_15s_26_1_1_1714                                                                                                                                           |     9|
|726   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__163                                                        |     8|
|727   |    mul_16s_15s_26_1_1_U293                                           |hls_dummy_mul_16s_15s_26_1_1_1715                                                                                                                                           |    11|
|728   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__161                                                        |     8|
|729   |    mul_16s_15s_26_1_1_U294                                           |hls_dummy_mul_16s_15s_26_1_1_1716                                                                                                                                           |     8|
|730   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__140                                                        |     8|
|731   |    mul_16s_15s_26_1_1_U295                                           |hls_dummy_mul_16s_15s_26_1_1_1717                                                                                                                                           |    41|
|732   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__143                                                        |     8|
|733   |    mul_16s_15s_26_1_1_U296                                           |hls_dummy_mul_16s_15s_26_1_1_1718                                                                                                                                           |     8|
|734   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__149                                                        |     8|
|735   |    mul_16s_15s_26_1_1_U297                                           |hls_dummy_mul_16s_15s_26_1_1_1719                                                                                                                                           |    10|
|736   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__11                                                         |     8|
|737   |    mul_16s_15s_26_1_1_U298                                           |hls_dummy_mul_16s_15s_26_1_1_1720                                                                                                                                           |     8|
|738   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__60                                                         |     8|
|739   |    mul_16s_15s_26_1_1_U299                                           |hls_dummy_mul_16s_15s_26_1_1_1721                                                                                                                                           |    41|
|740   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__132                                                        |     8|
|741   |    mul_16s_15s_26_1_1_U30                                            |hls_dummy_mul_16s_15s_26_1_1_1722                                                                                                                                           |    41|
|742   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__5                                                          |     8|
|743   |    mul_16s_15s_26_1_1_U300                                           |hls_dummy_mul_16s_15s_26_1_1_1723                                                                                                                                           |    41|
|744   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__36                                                         |     8|
|745   |    mul_16s_15s_26_1_1_U301                                           |hls_dummy_mul_16s_15s_26_1_1_1724                                                                                                                                           |    94|
|746   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__37                                                         |     8|
|747   |    mul_16s_15s_26_1_1_U302                                           |hls_dummy_mul_16s_15s_26_1_1_1725                                                                                                                                           |     8|
|748   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__66                                                         |     8|
|749   |    mul_16s_15s_26_1_1_U303                                           |hls_dummy_mul_16s_15s_26_1_1_1726                                                                                                                                           |    41|
|750   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__46                                                         |     8|
|751   |    mul_16s_15s_26_1_1_U304                                           |hls_dummy_mul_16s_15s_26_1_1_1727                                                                                                                                           |    26|
|752   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel__2                                                          |     8|
|753   |    mul_16s_15s_26_1_1_U305                                           |hls_dummy_mul_16s_15s_26_1_1_1728                                                                                                                                           |    10|
|754   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__35                                                         |     8|
|755   |    mul_16s_15s_26_1_1_U306                                           |hls_dummy_mul_16s_15s_26_1_1_1729                                                                                                                                           |    52|
|756   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__148                                                        |     8|
|757   |    mul_16s_15s_26_1_1_U307                                           |hls_dummy_mul_16s_15s_26_1_1_1730                                                                                                                                           |     9|
|758   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__142                                                        |     8|
|759   |    mul_16s_15s_26_1_1_U308                                           |hls_dummy_mul_16s_15s_26_1_1_1731                                                                                                                                           |    11|
|760   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__139                                                        |     8|
|761   |    mul_16s_15s_26_1_1_U309                                           |hls_dummy_mul_16s_15s_26_1_1_1732                                                                                                                                           |     8|
|762   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__141                                                        |     8|
|763   |    mul_16s_15s_26_1_1_U31                                            |hls_dummy_mul_16s_15s_26_1_1_1733                                                                                                                                           |    41|
|764   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__39                                                         |     8|
|765   |    mul_16s_15s_26_1_1_U310                                           |hls_dummy_mul_16s_15s_26_1_1_1734                                                                                                                                           |    41|
|766   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__113                                                        |     8|
|767   |    mul_16s_15s_26_1_1_U311                                           |hls_dummy_mul_16s_15s_26_1_1_1735                                                                                                                                           |     8|
|768   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__123                                                        |     8|
|769   |    mul_16s_15s_26_1_1_U312                                           |hls_dummy_mul_16s_15s_26_1_1_1736                                                                                                                                           |    40|
|770   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__4                                                          |     8|
|771   |    mul_16s_15s_26_1_1_U313                                           |hls_dummy_mul_16s_15s_26_1_1_1737                                                                                                                                           |     8|
|772   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__150                                                        |     8|
|773   |    mul_16s_15s_26_1_1_U314                                           |hls_dummy_mul_16s_15s_26_1_1_1738                                                                                                                                           |    41|
|774   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__122                                                        |     8|
|775   |    mul_16s_15s_26_1_1_U315                                           |hls_dummy_mul_16s_15s_26_1_1_1739                                                                                                                                           |    23|
|776   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__8                                                          |     8|
|777   |    mul_16s_15s_26_1_1_U316                                           |hls_dummy_mul_16s_15s_26_1_1_1740                                                                                                                                           |    66|
|778   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__14                                                         |     8|
|779   |    mul_16s_15s_26_1_1_U317                                           |hls_dummy_mul_16s_15s_26_1_1_1741                                                                                                                                           |     8|
|780   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__18                                                         |     8|
|781   |    mul_16s_15s_26_1_1_U318                                           |hls_dummy_mul_16s_15s_26_1_1_1742                                                                                                                                           |    41|
|782   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__138                                                        |     8|
|783   |    mul_16s_15s_26_1_1_U319                                           |hls_dummy_mul_16s_15s_26_1_1_1743                                                                                                                                           |    23|
|784   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__72                                                         |     8|
|785   |    mul_16s_15s_26_1_1_U32                                            |hls_dummy_mul_16s_15s_26_1_1_1744                                                                                                                                           |    96|
|786   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__23                                                         |     8|
|787   |    mul_16s_15s_26_1_1_U321                                           |hls_dummy_mul_16s_15s_26_1_1_1745                                                                                                                                           |    52|
|788   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__127                                                        |     8|
|789   |    mul_16s_15s_26_1_1_U322                                           |hls_dummy_mul_16s_15s_26_1_1_1746                                                                                                                                           |     9|
|790   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__122                                                        |     8|
|791   |    mul_16s_15s_26_1_1_U323                                           |hls_dummy_mul_16s_15s_26_1_1_1747                                                                                                                                           |    11|
|792   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__116                                                        |     8|
|793   |    mul_16s_15s_26_1_1_U324                                           |hls_dummy_mul_16s_15s_26_1_1_1748                                                                                                                                           |     8|
|794   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__149                                                        |     8|
|795   |    mul_16s_15s_26_1_1_U325                                           |hls_dummy_mul_16s_15s_26_1_1_1749                                                                                                                                           |    41|
|796   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__19                                                         |     8|
|797   |    mul_16s_15s_26_1_1_U326                                           |hls_dummy_mul_16s_15s_26_1_1_1750                                                                                                                                           |     8|
|798   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__32                                                         |     8|
|799   |    mul_16s_15s_26_1_1_U327                                           |hls_dummy_mul_16s_15s_26_1_1_1751                                                                                                                                           |    41|
|800   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__40                                                         |     8|
|801   |    mul_16s_15s_26_1_1_U328                                           |hls_dummy_mul_16s_15s_26_1_1_1752                                                                                                                                           |     8|
|802   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__119                                                        |     8|
|803   |    mul_16s_15s_26_1_1_U329                                           |hls_dummy_mul_16s_15s_26_1_1_1753                                                                                                                                           |    41|
|804   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__44                                                         |     8|
|805   |    mul_16s_15s_26_1_1_U33                                            |hls_dummy_mul_16s_15s_26_1_1_1754                                                                                                                                           |     8|
|806   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__158                                                        |     8|
|807   |    mul_16s_15s_26_1_1_U330                                           |hls_dummy_mul_16s_15s_26_1_1_1755                                                                                                                                           |    24|
|808   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__47                                                         |     8|
|809   |    mul_16s_15s_26_1_1_U331                                           |hls_dummy_mul_16s_15s_26_1_1_1756                                                                                                                                           |    69|
|810   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__50                                                         |     8|
|811   |    mul_16s_15s_26_1_1_U332                                           |hls_dummy_mul_16s_15s_26_1_1_1757                                                                                                                                           |     8|
|812   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__81                                                         |     8|
|813   |    mul_16s_15s_26_1_1_U333                                           |hls_dummy_mul_16s_15s_26_1_1_1758                                                                                                                                           |    41|
|814   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__71                                                         |     8|
|815   |    mul_16s_15s_26_1_1_U334                                           |hls_dummy_mul_16s_15s_26_1_1_1759                                                                                                                                           |    24|
|816   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__24                                                         |     8|
|817   |    mul_16s_15s_26_1_1_U335                                           |hls_dummy_mul_16s_15s_26_1_1_1760                                                                                                                                           |    19|
|818   |    mul_16s_15s_26_1_1_U336                                           |hls_dummy_mul_16s_15s_26_1_1_1761                                                                                                                                           |    52|
|819   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__11                                                         |     8|
|820   |    mul_16s_15s_26_1_1_U337                                           |hls_dummy_mul_16s_15s_26_1_1_1762                                                                                                                                           |     9|
|821   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__6                                                          |     8|
|822   |    mul_16s_15s_26_1_1_U338                                           |hls_dummy_mul_16s_15s_26_1_1_1763                                                                                                                                           |    11|
|823   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__2                                                          |     8|
|824   |    mul_16s_15s_26_1_1_U339                                           |hls_dummy_mul_16s_15s_26_1_1_1764                                                                                                                                           |     8|
|825   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__55                                                         |     8|
|826   |    mul_16s_15s_26_1_1_U34                                            |hls_dummy_mul_16s_15s_26_1_1_1765                                                                                                                                           |    41|
|827   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__156                                                        |     8|
|828   |    mul_16s_15s_26_1_1_U340                                           |hls_dummy_mul_16s_15s_26_1_1_1766                                                                                                                                           |    41|
|829   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__8                                                          |     8|
|830   |    mul_16s_15s_26_1_1_U341                                           |hls_dummy_mul_16s_15s_26_1_1_1767                                                                                                                                           |     8|
|831   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__14                                                         |     8|
|832   |    mul_16s_15s_26_1_1_U342                                           |hls_dummy_mul_16s_15s_26_1_1_1768                                                                                                                                           |    10|
|833   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__21                                                         |     8|
|834   |    mul_16s_15s_26_1_1_U343                                           |hls_dummy_mul_16s_15s_26_1_1_1769                                                                                                                                           |     8|
|835   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__83                                                         |     8|
|836   |    mul_16s_15s_26_1_1_U344                                           |hls_dummy_mul_16s_15s_26_1_1_1770                                                                                                                                           |    41|
|837   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel                                                             |     8|
|838   |    mul_16s_15s_26_1_1_U345                                           |hls_dummy_mul_16s_15s_26_1_1_1771                                                                                                                                           |    40|
|839   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__24                                                         |     8|
|840   |    mul_16s_15s_26_1_1_U346                                           |hls_dummy_mul_16s_15s_26_1_1_1772                                                                                                                                           |    95|
|841   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__5                                                          |     8|
|842   |    mul_16s_15s_26_1_1_U347                                           |hls_dummy_mul_16s_15s_26_1_1_1773                                                                                                                                           |     8|
|843   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__8                                                          |     8|
|844   |    mul_16s_15s_26_1_1_U348                                           |hls_dummy_mul_16s_15s_26_1_1_1774                                                                                                                                           |    41|
|845   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__129                                                        |     8|
|846   |    mul_16s_15s_26_1_1_U349                                           |hls_dummy_mul_16s_15s_26_1_1_1775                                                                                                                                           |     9|
|847   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__4                                                          |     8|
|848   |    mul_16s_15s_26_1_1_U35                                            |hls_dummy_mul_16s_15s_26_1_1_1776                                                                                                                                           |    10|
|849   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__18                                                         |     8|
|850   |    mul_16s_15s_26_1_1_U350                                           |hls_dummy_mul_16s_15s_26_1_1_1777                                                                                                                                           |    52|
|851   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__13                                                         |     8|
|852   |    mul_16s_15s_26_1_1_U352                                           |hls_dummy_mul_16s_15s_26_1_1_1778                                                                                                                                           |     9|
|853   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__7                                                          |     8|
|854   |    mul_16s_15s_26_1_1_U353                                           |hls_dummy_mul_16s_15s_26_1_1_1779                                                                                                                                           |    11|
|855   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__3                                                          |     8|
|856   |    mul_16s_15s_26_1_1_U354                                           |hls_dummy_mul_16s_15s_26_1_1_1780                                                                                                                                           |     8|
|857   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__142                                                        |     8|
|858   |    mul_16s_15s_26_1_1_U355                                           |hls_dummy_mul_16s_15s_26_1_1_1781                                                                                                                                           |    41|
|859   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__115                                                        |     8|
|860   |    mul_16s_15s_26_1_1_U356                                           |hls_dummy_mul_16s_15s_26_1_1_1782                                                                                                                                           |     8|
|861   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__121                                                        |     8|
|862   |    mul_16s_15s_26_1_1_U357                                           |hls_dummy_mul_16s_15s_26_1_1_1783                                                                                                                                           |    10|
|863   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__29                                                         |     8|
|864   |    mul_16s_15s_26_1_1_U358                                           |hls_dummy_mul_16s_15s_26_1_1_1784                                                                                                                                           |     8|
|865   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__117                                                        |     8|
|866   |    mul_16s_15s_26_1_1_U359                                           |hls_dummy_mul_16s_15s_26_1_1_1785                                                                                                                                           |    41|
|867   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__51                                                         |     8|
|868   |    mul_16s_15s_26_1_1_U36                                            |hls_dummy_mul_16s_15s_26_1_1_1786                                                                                                                                           |    52|
|869   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__81                                                         |     8|
|870   |    mul_16s_15s_26_1_1_U360                                           |hls_dummy_mul_16s_15s_26_1_1_1787                                                                                                                                           |    41|
|871   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__30                                                         |     8|
|872   |    mul_16s_15s_26_1_1_U361                                           |hls_dummy_mul_16s_15s_26_1_1_1788                                                                                                                                           |    94|
|873   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__26                                                         |     8|
|874   |    mul_16s_15s_26_1_1_U362                                           |hls_dummy_mul_16s_15s_26_1_1_1789                                                                                                                                           |     8|
|875   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__146                                                        |     8|
|876   |    mul_16s_15s_26_1_1_U363                                           |hls_dummy_mul_16s_15s_26_1_1_1790                                                                                                                                           |    41|
|877   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__137                                                        |     8|
|878   |    mul_16s_15s_26_1_1_U364                                           |hls_dummy_mul_16s_15s_26_1_1_1791                                                                                                                                           |    10|
|879   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U290/tmp_product_funnel__25                                                         |     8|
|880   |    mul_16s_15s_26_1_1_U365                                           |hls_dummy_mul_16s_15s_26_1_1_1792                                                                                                                                           |    52|
|881   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__93                                                         |     8|
|882   |    mul_16s_15s_26_1_1_U366                                           |hls_dummy_mul_16s_15s_26_1_1_1793                                                                                                                                           |    26|
|883   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel                                                             |     8|
|884   |    mul_16s_15s_26_1_1_U367                                           |hls_dummy_mul_16s_15s_26_1_1_1794                                                                                                                                           |     9|
|885   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__86                                                         |     8|
|886   |    mul_16s_15s_26_1_1_U368                                           |hls_dummy_mul_16s_15s_26_1_1_1795                                                                                                                                           |    11|
|887   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__80                                                         |     8|
|888   |    mul_16s_15s_26_1_1_U369                                           |hls_dummy_mul_16s_15s_26_1_1_1796                                                                                                                                           |     8|
|889   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__56                                                         |     8|
|890   |    mul_16s_15s_26_1_1_U37                                            |hls_dummy_mul_16s_15s_26_1_1_1797                                                                                                                                           |     9|
|891   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__73                                                         |     8|
|892   |    mul_16s_15s_26_1_1_U370                                           |hls_dummy_mul_16s_15s_26_1_1_1798                                                                                                                                           |    41|
|893   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__45                                                         |     8|
|894   |    mul_16s_15s_26_1_1_U371                                           |hls_dummy_mul_16s_15s_26_1_1_1799                                                                                                                                           |     8|
|895   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__73                                                         |     8|
|896   |    mul_16s_15s_26_1_1_U372                                           |hls_dummy_mul_16s_15s_26_1_1_1800                                                                                                                                           |    40|
|897   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__52                                                         |     8|
|898   |    mul_16s_15s_26_1_1_U373                                           |hls_dummy_mul_16s_15s_26_1_1_1801                                                                                                                                           |     8|
|899   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__29                                                         |     8|
|900   |    mul_16s_15s_26_1_1_U374                                           |hls_dummy_mul_16s_15s_26_1_1_1802                                                                                                                                           |    41|
|901   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__38                                                         |     8|
|902   |    mul_16s_15s_26_1_1_U375                                           |hls_dummy_mul_16s_15s_26_1_1_1803                                                                                                                                           |    23|
|903   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__21                                                         |     8|
|904   |    mul_16s_15s_26_1_1_U376                                           |hls_dummy_mul_16s_15s_26_1_1_1804                                                                                                                                           |    66|
|905   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__7                                                          |     8|
|906   |    mul_16s_15s_26_1_1_U377                                           |hls_dummy_mul_16s_15s_26_1_1_1805                                                                                                                                           |     8|
|907   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__3                                                          |     8|
|908   |    mul_16s_15s_26_1_1_U378                                           |hls_dummy_mul_16s_15s_26_1_1_1806                                                                                                                                           |    41|
|909   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__126                                                        |     8|
|910   |    mul_16s_15s_26_1_1_U379                                           |hls_dummy_mul_16s_15s_26_1_1_1807                                                                                                                                           |    23|
|911   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__53                                                         |     8|
|912   |    mul_16s_15s_26_1_1_U38                                            |hls_dummy_mul_16s_15s_26_1_1_1808                                                                                                                                           |    11|
|913   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__67                                                         |     8|
|914   |    mul_16s_15s_26_1_1_U380                                           |hls_dummy_mul_16s_15s_26_1_1_1809                                                                                                                                           |    52|
|915   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__95                                                         |     8|
|916   |    mul_16s_15s_26_1_1_U381                                           |hls_dummy_mul_16s_15s_26_1_1_1810                                                                                                                                           |     9|
|917   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__88                                                         |     8|
|918   |    mul_16s_15s_26_1_1_U383                                           |hls_dummy_mul_16s_15s_26_1_1_1811                                                                                                                                           |    11|
|919   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__101                                                        |     8|
|920   |    mul_16s_15s_26_1_1_U384                                           |hls_dummy_mul_16s_15s_26_1_1_1812                                                                                                                                           |     8|
|921   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__49                                                         |     8|
|922   |    mul_16s_15s_26_1_1_U385                                           |hls_dummy_mul_16s_15s_26_1_1_1813                                                                                                                                           |    41|
|923   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__62                                                         |     8|
|924   |    mul_16s_15s_26_1_1_U386                                           |hls_dummy_mul_16s_15s_26_1_1_1814                                                                                                                                           |     8|
|925   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__86                                                         |     8|
|926   |    mul_16s_15s_26_1_1_U387                                           |hls_dummy_mul_16s_15s_26_1_1_1815                                                                                                                                           |    41|
|927   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__49                                                         |     8|
|928   |    mul_16s_15s_26_1_1_U388                                           |hls_dummy_mul_16s_15s_26_1_1_1816                                                                                                                                           |     8|
|929   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__104                                                        |     8|
|930   |    mul_16s_15s_26_1_1_U389                                           |hls_dummy_mul_16s_15s_26_1_1_1817                                                                                                                                           |    41|
|931   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__96                                                         |     8|
|932   |    mul_16s_15s_26_1_1_U39                                            |hls_dummy_mul_16s_15s_26_1_1_1818                                                                                                                                           |     8|
|933   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__78                                                         |     8|
|934   |    mul_16s_15s_26_1_1_U390                                           |hls_dummy_mul_16s_15s_26_1_1_1819                                                                                                                                           |    24|
|935   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__55                                                         |     8|
|936   |    mul_16s_15s_26_1_1_U391                                           |hls_dummy_mul_16s_15s_26_1_1_1820                                                                                                                                           |    68|
|937   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__33                                                         |     8|
|938   |    mul_16s_15s_26_1_1_U392                                           |hls_dummy_mul_16s_15s_26_1_1_1821                                                                                                                                           |     8|
|939   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__31                                                         |     8|
|940   |    mul_16s_15s_26_1_1_U393                                           |hls_dummy_mul_16s_15s_26_1_1_1822                                                                                                                                           |    41|
|941   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__39                                                         |     8|
|942   |    mul_16s_15s_26_1_1_U394                                           |hls_dummy_mul_16s_15s_26_1_1_1823                                                                                                                                           |    25|
|943   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__45                                                         |     8|
|944   |    mul_16s_15s_26_1_1_U395                                           |hls_dummy_mul_16s_15s_26_1_1_1824                                                                                                                                           |    52|
|945   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__69                                                         |     8|
|946   |    mul_16s_15s_26_1_1_U396                                           |hls_dummy_mul_16s_15s_26_1_1_1825                                                                                                                                           |     9|
|947   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__64                                                         |     8|
|948   |    mul_16s_15s_26_1_1_U397                                           |hls_dummy_mul_16s_15s_26_1_1_1826                                                                                                                                           |    19|
|949   |    mul_16s_15s_26_1_1_U398                                           |hls_dummy_mul_16s_15s_26_1_1_1827                                                                                                                                           |    11|
|950   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__61                                                         |     8|
|951   |    mul_16s_15s_26_1_1_U399                                           |hls_dummy_mul_16s_15s_26_1_1_1828                                                                                                                                           |     8|
|952   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__110                                                        |     8|
|953   |    mul_16s_15s_26_1_1_U40                                            |hls_dummy_mul_16s_15s_26_1_1_1829                                                                                                                                           |    41|
|954   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__35                                                         |     8|
|955   |    mul_16s_15s_26_1_1_U400                                           |hls_dummy_mul_16s_15s_26_1_1_1830                                                                                                                                           |    41|
|956   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__58                                                         |     8|
|957   |    mul_16s_15s_26_1_1_U401                                           |hls_dummy_mul_16s_15s_26_1_1_1831                                                                                                                                           |     8|
|958   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__62                                                         |     8|
|959   |    mul_16s_15s_26_1_1_U402                                           |hls_dummy_mul_16s_15s_26_1_1_1832                                                                                                                                           |    10|
|960   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__44                                                         |     8|
|961   |    mul_16s_15s_26_1_1_U403                                           |hls_dummy_mul_16s_15s_26_1_1_1833                                                                                                                                           |     8|
|962   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__136                                                        |     8|
|963   |    mul_16s_15s_26_1_1_U404                                           |hls_dummy_mul_16s_15s_26_1_1_1834                                                                                                                                           |    41|
|964   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__52                                                         |     8|
|965   |    mul_16s_15s_26_1_1_U405                                           |hls_dummy_mul_16s_15s_26_1_1_1835                                                                                                                                           |    40|
|966   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__51                                                         |     8|
|967   |    mul_16s_15s_26_1_1_U406                                           |hls_dummy_mul_16s_15s_26_1_1_1836                                                                                                                                           |    94|
|968   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__30                                                         |     8|
|969   |    mul_16s_15s_26_1_1_U407                                           |hls_dummy_mul_16s_15s_26_1_1_1837                                                                                                                                           |     8|
|970   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__162                                                        |     8|
|971   |    mul_16s_15s_26_1_1_U408                                           |hls_dummy_mul_16s_15s_26_1_1_1838                                                                                                                                           |    41|
|972   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__160                                                        |     8|
|973   |    mul_16s_15s_26_1_1_U409                                           |hls_dummy_mul_16s_15s_26_1_1_1839                                                                                                                                           |     9|
|974   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__29                                                         |     8|
|975   |    mul_16s_15s_26_1_1_U410                                           |hls_dummy_mul_16s_15s_26_1_1_1840                                                                                                                                           |    52|
|976   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__34                                                         |     8|
|977   |    mul_16s_15s_26_1_1_U411                                           |hls_dummy_mul_16s_15s_26_1_1_1841                                                                                                                                           |     9|
|978   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__42                                                         |     8|
|979   |    mul_16s_15s_26_1_1_U412                                           |hls_dummy_mul_16s_15s_26_1_1_1842                                                                                                                                           |    11|
|980   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__21                                                         |     8|
|981   |    mul_16s_15s_26_1_1_U414                                           |hls_dummy_mul_16s_15s_26_1_1_1843                                                                                                                                           |     8|
|982   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__57                                                         |     8|
|983   |    mul_16s_15s_26_1_1_U415                                           |hls_dummy_mul_16s_15s_26_1_1_1844                                                                                                                                           |    41|
|984   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__125                                                        |     8|
|985   |    mul_16s_15s_26_1_1_U416                                           |hls_dummy_mul_16s_15s_26_1_1_1845                                                                                                                                           |     8|
|986   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__129                                                        |     8|
|987   |    mul_16s_15s_26_1_1_U417                                           |hls_dummy_mul_16s_15s_26_1_1_1846                                                                                                                                           |     9|
|988   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__6                                                          |     8|
|989   |    mul_16s_15s_26_1_1_U418                                           |hls_dummy_mul_16s_15s_26_1_1_1847                                                                                                                                           |     8|
|990   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__87                                                         |     8|
|991   |    mul_16s_15s_26_1_1_U419                                           |hls_dummy_mul_16s_15s_26_1_1_1848                                                                                                                                           |    34|
|992   |    mul_16s_15s_26_1_1_U42                                            |hls_dummy_mul_16s_15s_26_1_1_1849                                                                                                                                           |     8|
|993   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__43                                                         |     8|
|994   |    mul_16s_15s_26_1_1_U420                                           |hls_dummy_mul_16s_15s_26_1_1_1850                                                                                                                                           |    41|
|995   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__10                                                         |     8|
|996   |    mul_16s_15s_26_1_1_U421                                           |hls_dummy_mul_16s_15s_26_1_1_1851                                                                                                                                           |    96|
|997   |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__27                                                         |     8|
|998   |    mul_16s_15s_26_1_1_U422                                           |hls_dummy_mul_16s_15s_26_1_1_1852                                                                                                                                           |     1|
|999   |    mul_16s_15s_26_1_1_U423                                           |hls_dummy_mul_16s_15s_26_1_1_1853                                                                                                                                           |    34|
|1000  |    mul_16s_15s_26_1_1_U424                                           |hls_dummy_mul_16s_15s_26_1_1_1854                                                                                                                                           |    10|
|1001  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__67                                                         |     8|
|1002  |    mul_16s_15s_26_1_1_U425                                           |hls_dummy_mul_16s_15s_26_1_1_1855                                                                                                                                           |    52|
|1003  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__127                                                        |     8|
|1004  |    mul_16s_15s_26_1_1_U426                                           |hls_dummy_mul_16s_15s_26_1_1_1856                                                                                                                                           |     9|
|1005  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__116                                                        |     8|
|1006  |    mul_16s_15s_26_1_1_U427                                           |hls_dummy_mul_16s_15s_26_1_1_1857                                                                                                                                           |    11|
|1007  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__94                                                         |     8|
|1008  |    mul_16s_15s_26_1_1_U428                                           |hls_dummy_mul_16s_15s_26_1_1_1858                                                                                                                                           |    26|
|1009  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U366/tmp_product_funnel__4                                                          |     8|
|1010  |    mul_16s_15s_26_1_1_U429                                           |hls_dummy_mul_16s_15s_26_1_1_1859                                                                                                                                           |     1|
|1011  |    mul_16s_15s_26_1_1_U43                                            |hls_dummy_mul_16s_15s_26_1_1_1860                                                                                                                                           |     9|
|1012  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__16                                                         |     8|
|1013  |    mul_16s_15s_26_1_1_U430                                           |hls_dummy_mul_16s_15s_26_1_1_1861                                                                                                                                           |    41|
|1014  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__37                                                         |     8|
|1015  |    mul_16s_15s_26_1_1_U431                                           |hls_dummy_mul_16s_15s_26_1_1_1862                                                                                                                                           |     8|
|1016  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__47                                                         |     8|
|1017  |    mul_16s_15s_26_1_1_U432                                           |hls_dummy_mul_16s_15s_26_1_1_1863                                                                                                                                           |    10|
|1018  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__59                                                         |     8|
|1019  |    mul_16s_15s_26_1_1_U433                                           |hls_dummy_mul_16s_15s_26_1_1_1864                                                                                                                                           |     8|
|1020  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__112                                                        |     8|
|1021  |    mul_16s_15s_26_1_1_U434                                           |hls_dummy_mul_16s_15s_26_1_1_1865                                                                                                                                           |    41|
|1022  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__67                                                         |     8|
|1023  |    mul_16s_15s_26_1_1_U435                                           |hls_dummy_mul_16s_15s_26_1_1_1866                                                                                                                                           |    41|
|1024  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__66                                                         |     8|
|1025  |    mul_16s_15s_26_1_1_U437                                           |hls_dummy_mul_16s_15s_26_1_1_1867                                                                                                                                           |     8|
|1026  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__87                                                         |     8|
|1027  |    mul_16s_15s_26_1_1_U438                                           |hls_dummy_mul_16s_15s_26_1_1_1868                                                                                                                                           |    41|
|1028  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__82                                                         |     8|
|1029  |    mul_16s_15s_26_1_1_U439                                           |hls_dummy_mul_16s_15s_26_1_1_1869                                                                                                                                           |    97|
|1030  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__12                                                         |     8|
|1031  |    mul_16s_15s_26_1_1_U44                                            |hls_dummy_mul_16s_15s_26_1_1_1870                                                                                                                                           |     8|
|1032  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__28                                                         |     8|
|1033  |    mul_16s_15s_26_1_1_U440                                           |hls_dummy_mul_16s_15s_26_1_1_1871                                                                                                                                           |    52|
|1034  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__128                                                        |     8|
|1035  |    mul_16s_15s_26_1_1_U441                                           |hls_dummy_mul_16s_15s_26_1_1_1872                                                                                                                                           |     9|
|1036  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__124                                                        |     8|
|1037  |    mul_16s_15s_26_1_1_U442                                           |hls_dummy_mul_16s_15s_26_1_1_1873                                                                                                                                           |    11|
|1038  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__118                                                        |     8|
|1039  |    mul_16s_15s_26_1_1_U443                                           |hls_dummy_mul_16s_15s_26_1_1_1874                                                                                                                                           |     8|
|1040  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__59                                                         |     8|
|1041  |    mul_16s_15s_26_1_1_U445                                           |hls_dummy_mul_16s_15s_26_1_1_1875                                                                                                                                           |    41|
|1042  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__118                                                        |     8|
|1043  |    mul_16s_15s_26_1_1_U446                                           |hls_dummy_mul_16s_15s_26_1_1_1876                                                                                                                                           |     8|
|1044  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__107                                                        |     8|
|1045  |    mul_16s_15s_26_1_1_U447                                           |hls_dummy_mul_16s_15s_26_1_1_1877                                                                                                                                           |     9|
|1046  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__28                                                         |     8|
|1047  |    mul_16s_15s_26_1_1_U448                                           |hls_dummy_mul_16s_15s_26_1_1_1878                                                                                                                                           |     8|
|1048  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__53                                                         |     8|
|1049  |    mul_16s_15s_26_1_1_U449                                           |hls_dummy_mul_16s_15s_26_1_1_1879                                                                                                                                           |    41|
|1050  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__154                                                        |     8|
|1051  |    mul_16s_15s_26_1_1_U45                                            |hls_dummy_mul_16s_15s_26_1_1_1880                                                                                                                                           |    41|
|1052  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__89                                                         |     8|
|1053  |    mul_16s_15s_26_1_1_U450                                           |hls_dummy_mul_16s_15s_26_1_1_1881                                                                                                                                           |    40|
|1054  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__36                                                         |     8|
|1055  |    mul_16s_15s_26_1_1_U452                                           |hls_dummy_mul_16s_15s_26_1_1_1882                                                                                                                                           |     8|
|1056  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__80                                                         |     8|
|1057  |    mul_16s_15s_26_1_1_U453                                           |hls_dummy_mul_16s_15s_26_1_1_1883                                                                                                                                           |    41|
|1058  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__70                                                         |     8|
|1059  |    mul_16s_15s_26_1_1_U454                                           |hls_dummy_mul_16s_15s_26_1_1_1884                                                                                                                                           |    95|
|1060  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__57                                                         |     8|
|1061  |    mul_16s_15s_26_1_1_U455                                           |hls_dummy_mul_16s_15s_26_1_1_1885                                                                                                                                           |    52|
|1062  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__91                                                         |     8|
|1063  |    mul_16s_15s_26_1_1_U456                                           |hls_dummy_mul_16s_15s_26_1_1_1886                                                                                                                                           |     9|
|1064  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__84                                                         |     8|
|1065  |    mul_16s_15s_26_1_1_U457                                           |hls_dummy_mul_16s_15s_26_1_1_1887                                                                                                                                           |    11|
|1066  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__76                                                         |     8|
|1067  |    mul_16s_15s_26_1_1_U458                                           |hls_dummy_mul_16s_15s_26_1_1_1888                                                                                                                                           |     8|
|1068  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__157                                                        |     8|
|1069  |    mul_16s_15s_26_1_1_U459                                           |hls_dummy_mul_16s_15s_26_1_1_1889                                                                                                                                           |    19|
|1070  |    mul_16s_15s_26_1_1_U46                                            |hls_dummy_mul_16s_15s_26_1_1_1890                                                                                                                                           |    40|
|1071  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__11                                                         |     8|
|1072  |    mul_16s_15s_26_1_1_U47                                            |hls_dummy_mul_16s_15s_26_1_1_1891                                                                                                                                           |    94|
|1073  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__78                                                         |     8|
|1074  |    mul_16s_15s_26_1_1_U48                                            |hls_dummy_mul_16s_15s_26_1_1_1892                                                                                                                                           |     8|
|1075  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__72                                                         |     8|
|1076  |    mul_16s_15s_26_1_1_U49                                            |hls_dummy_mul_16s_15s_26_1_1_1893                                                                                                                                           |    41|
|1077  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__83                                                         |     8|
|1078  |    mul_16s_15s_26_1_1_U50                                            |hls_dummy_mul_16s_15s_26_1_1_1894                                                                                                                                           |     9|
|1079  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__73                                                         |     8|
|1080  |    mul_16s_15s_26_1_1_U51                                            |hls_dummy_mul_16s_15s_26_1_1_1895                                                                                                                                           |    52|
|1081  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__28                                                         |     8|
|1082  |    mul_16s_15s_26_1_1_U52                                            |hls_dummy_mul_16s_15s_26_1_1_1896                                                                                                                                           |     9|
|1083  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__21                                                         |     8|
|1084  |    mul_16s_15s_26_1_1_U53                                            |hls_dummy_mul_16s_15s_26_1_1_1897                                                                                                                                           |    11|
|1085  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__15                                                         |     8|
|1086  |    mul_16s_15s_26_1_1_U54                                            |hls_dummy_mul_16s_15s_26_1_1_1898                                                                                                                                           |     8|
|1087  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__97                                                         |     8|
|1088  |    mul_16s_15s_26_1_1_U55                                            |hls_dummy_mul_16s_15s_26_1_1_1899                                                                                                                                           |    41|
|1089  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__54                                                         |     8|
|1090  |    mul_16s_15s_26_1_1_U56                                            |hls_dummy_mul_16s_15s_26_1_1_1900                                                                                                                                           |    19|
|1091  |    mul_16s_15s_26_1_1_U57                                            |hls_dummy_mul_16s_15s_26_1_1_1901                                                                                                                                           |     8|
|1092  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__65                                                         |     8|
|1093  |    mul_16s_15s_26_1_1_U58                                            |hls_dummy_mul_16s_15s_26_1_1_1902                                                                                                                                           |    10|
|1094  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__26                                                         |     8|
|1095  |    mul_16s_15s_26_1_1_U59                                            |hls_dummy_mul_16s_15s_26_1_1_1903                                                                                                                                           |     8|
|1096  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__109                                                        |     8|
|1097  |    mul_16s_15s_26_1_1_U60                                            |hls_dummy_mul_16s_15s_26_1_1_1904                                                                                                                                           |    41|
|1098  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__101                                                        |     8|
|1099  |    mul_16s_15s_26_1_1_U61                                            |hls_dummy_mul_16s_15s_26_1_1_1905                                                                                                                                           |    41|
|1100  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__32                                                         |     8|
|1101  |    mul_16s_15s_26_1_1_U62                                            |hls_dummy_mul_16s_15s_26_1_1_1906                                                                                                                                           |    97|
|1102  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__74                                                         |     8|
|1103  |    mul_16s_15s_26_1_1_U63                                            |hls_dummy_mul_16s_15s_26_1_1_1907                                                                                                                                           |     8|
|1104  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__130                                                        |     8|
|1105  |    mul_16s_15s_26_1_1_U64                                            |hls_dummy_mul_16s_15s_26_1_1_1908                                                                                                                                           |    41|
|1106  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__102                                                        |     8|
|1107  |    mul_16s_15s_26_1_1_U65                                            |hls_dummy_mul_16s_15s_26_1_1_1909                                                                                                                                           |    10|
|1108  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__70                                                         |     8|
|1109  |    mul_16s_15s_26_1_1_U66                                            |hls_dummy_mul_16s_15s_26_1_1_1910                                                                                                                                           |    52|
|1110  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__141                                                        |     8|
|1111  |    mul_16s_15s_26_1_1_U67                                            |hls_dummy_mul_16s_15s_26_1_1_1911                                                                                                                                           |     9|
|1112  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__138                                                        |     8|
|1113  |    mul_16s_15s_26_1_1_U68                                            |hls_dummy_mul_16s_15s_26_1_1_1912                                                                                                                                           |    11|
|1114  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__136                                                        |     8|
|1115  |    mul_16s_15s_26_1_1_U69                                            |hls_dummy_mul_16s_15s_26_1_1_1913                                                                                                                                           |     8|
|1116  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__108                                                        |     8|
|1117  |    mul_16s_15s_26_1_1_U70                                            |hls_dummy_mul_16s_15s_26_1_1_1914                                                                                                                                           |    41|
|1118  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__61                                                         |     8|
|1119  |    mul_16s_15s_26_1_1_U71                                            |hls_dummy_mul_16s_15s_26_1_1_1915                                                                                                                                           |     8|
|1120  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__51                                                         |     8|
|1121  |    mul_16s_15s_26_1_1_U73                                            |hls_dummy_mul_16s_15s_26_1_1_1916                                                                                                                                           |    40|
|1122  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__58                                                         |     8|
|1123  |    mul_16s_15s_26_1_1_U74                                            |hls_dummy_mul_16s_15s_26_1_1_1917                                                                                                                                           |     8|
|1124  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__143                                                        |     8|
|1125  |    mul_16s_15s_26_1_1_U75                                            |hls_dummy_mul_16s_15s_26_1_1_1918                                                                                                                                           |    41|
|1126  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__98                                                         |     8|
|1127  |    mul_16s_15s_26_1_1_U76                                            |hls_dummy_mul_16s_15s_26_1_1_1919                                                                                                                                           |    23|
|1128  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__54                                                         |     8|
|1129  |    mul_16s_15s_26_1_1_U77                                            |hls_dummy_mul_16s_15s_26_1_1_1920                                                                                                                                           |    66|
|1130  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__62                                                         |     8|
|1131  |    mul_16s_15s_26_1_1_U78                                            |hls_dummy_mul_16s_15s_26_1_1_1921                                                                                                                                           |     8|
|1132  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__9                                                          |     8|
|1133  |    mul_16s_15s_26_1_1_U79                                            |hls_dummy_mul_16s_15s_26_1_1_1922                                                                                                                                           |    41|
|1134  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__148                                                        |     8|
|1135  |    mul_16s_15s_26_1_1_U80                                            |hls_dummy_mul_16s_15s_26_1_1_1923                                                                                                                                           |    23|
|1136  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__69                                                         |     8|
|1137  |    mul_16s_15s_26_1_1_U81                                            |hls_dummy_mul_16s_15s_26_1_1_1924                                                                                                                                           |    52|
|1138  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__29                                                         |     8|
|1139  |    mul_16s_15s_26_1_1_U82                                            |hls_dummy_mul_16s_15s_26_1_1_1925                                                                                                                                           |     9|
|1140  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__24                                                         |     8|
|1141  |    mul_16s_15s_26_1_1_U83                                            |hls_dummy_mul_16s_15s_26_1_1_1926                                                                                                                                           |    11|
|1142  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__18                                                         |     8|
|1143  |    mul_16s_15s_26_1_1_U84                                            |hls_dummy_mul_16s_15s_26_1_1_1927                                                                                                                                           |     8|
|1144  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__91                                                         |     8|
|1145  |    mul_16s_15s_26_1_1_U85                                            |hls_dummy_mul_16s_15s_26_1_1_1928                                                                                                                                           |    41|
|1146  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__60                                                         |     8|
|1147  |    mul_16s_15s_26_1_1_U86                                            |hls_dummy_mul_16s_15s_26_1_1_1929                                                                                                                                           |     8|
|1148  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__23                                                         |     8|
|1149  |    mul_16s_15s_26_1_1_U87                                            |hls_dummy_mul_16s_15s_26_1_1_1930                                                                                                                                           |    19|
|1150  |    mul_16s_15s_26_1_1_U88                                            |hls_dummy_mul_16s_15s_26_1_1_1931                                                                                                                                           |    41|
|1151  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__9                                                          |     8|
|1152  |    mul_16s_15s_26_1_1_U89                                            |hls_dummy_mul_16s_15s_26_1_1_1932                                                                                                                                           |     8|
|1153  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__50                                                         |     8|
|1154  |    mul_16s_15s_26_1_1_U90                                            |hls_dummy_mul_16s_15s_26_1_1_1933                                                                                                                                           |    41|
|1155  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__4                                                          |     8|
|1156  |    mul_16s_15s_26_1_1_U91                                            |hls_dummy_mul_16s_15s_26_1_1_1934                                                                                                                                           |    24|
|1157  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__13                                                         |     8|
|1158  |    mul_16s_15s_26_1_1_U92                                            |hls_dummy_mul_16s_15s_26_1_1_1935                                                                                                                                           |    69|
|1159  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__77                                                         |     8|
|1160  |    mul_16s_15s_26_1_1_U93                                            |hls_dummy_mul_16s_15s_26_1_1_1936                                                                                                                                           |     8|
|1161  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__114                                                        |     8|
|1162  |    mul_16s_15s_26_1_1_U94                                            |hls_dummy_mul_16s_15s_26_1_1_1937                                                                                                                                           |    41|
|1163  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__124                                                        |     8|
|1164  |    mul_16s_15s_26_1_1_U95                                            |hls_dummy_mul_16s_15s_26_1_1_1938                                                                                                                                           |    24|
|1165  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__18                                                         |     8|
|1166  |    mul_16s_15s_26_1_1_U96                                            |hls_dummy_mul_16s_15s_26_1_1_1939                                                                                                                                           |    52|
|1167  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__108                                                        |     8|
|1168  |    mul_16s_15s_26_1_1_U97                                            |hls_dummy_mul_16s_15s_26_1_1_1940                                                                                                                                           |     9|
|1169  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__102                                                        |     8|
|1170  |    mul_16s_15s_26_1_1_U98                                            |hls_dummy_mul_16s_15s_26_1_1_1941                                                                                                                                           |    11|
|1171  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U136/tmp_product_funnel__98                                                         |     8|
|1172  |    mul_16s_15s_26_1_1_U99                                            |hls_dummy_mul_16s_15s_26_1_1_1942                                                                                                                                           |     8|
|1173  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__14                                                         |     8|
|1174  |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_s                                                                                                | 49940|
|1175  |    tmp_494_reg_109206_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__1                                                                       |     8|
|1176  |    tmp_164_reg_106016_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__18                                                                      |     8|
|1177  |    tmp_152_reg_105901_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_29_reg_104711_reg_funnel__5                                                                        |     8|
|1178  |    tmp_256_reg_106906_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__2                                                                       |     8|
|1179  |    tmp_251_reg_106856_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__4                                                                       |     8|
|1180  |    tmp_270_reg_107041_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__21                                                                      |     8|
|1181  |    tmp_269_reg_107031_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__20                                                                      |     8|
|1182  |    tmp_137_reg_105756_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_29_reg_104711_reg_funnel__4                                                                        |     8|
|1183  |    tmp_272_reg_107061_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__17                                                                      |     8|
|1184  |    tmp_275_reg_107091_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_29_reg_104711_reg_funnel__1                                                                        |     8|
|1185  |    tmp_120_reg_105591_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__13                                                                      |     8|
|1186  |    tmp_119_reg_105581_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__9                                                                       |     8|
|1187  |    tmp_211_reg_106471_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__6                                                                       |     8|
|1188  |    tmp_95_reg_105346_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__3                                                                       |     8|
|1189  |    tmp_90_reg_105301_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__10                                                                      |     8|
|1190  |    tmp_89_reg_105291_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__14                                                                      |     8|
|1191  |    tmp_540_reg_109651_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__22                                                                      |     8|
|1192  |    tmp_285_reg_107186_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__8                                                                       |     8|
|1193  |    tmp_284_reg_107176_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__11                                                                      |     8|
|1194  |    tmp_287_reg_107206_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__7                                                                       |     8|
|1195  |    tmp_290_reg_107236_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_29_reg_104711_reg_funnel__2                                                                        |     8|
|1196  |    tmp_125_reg_105636_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel                                                                          |     8|
|1197  |    tmp_106_reg_105456_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_29_reg_104711_reg_funnel__3                                                                        |     8|
|1198  |    tmp_2_reg_104476_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__12                                                                      |     8|
|1199  |    tmp_77_reg_105171_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__16                                                                      |     8|
|1200  |    tmp_29_reg_104711_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_29_reg_104711_reg_funnel                                                                           |     8|
|1201  |    tmp_9_reg_104446_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__130  |     8|
|1202  |    tmp_reg_104421_reg                                                |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_449_reg_108771_reg_funnel__29                                                                      |     8|
|1203  |    tmp_13_reg_104556_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__469  |     8|
|1204  |    tmp_1_reg_104466_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__572  |     8|
|1205  |    tmp_28_reg_104701_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__777  |     8|
|1206  |    tmp_19_reg_104611_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__875  |     8|
|1207  |    tmp_313_reg_107456_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__886  |     8|
|1208  |    tmp_303_reg_107361_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__72   |     8|
|1209  |    tmp_643_reg_110651_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_449_reg_108771_reg_funnel__37                                                                      |     8|
|1210  |    tmp_633_reg_110551_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__462  |     8|
|1211  |    tmp_289_reg_107226_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__18   |     8|
|1212  |    tmp_286_reg_107196_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__131  |     8|
|1213  |    tmp_298_reg_107311_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__239  |     8|
|1214  |    tmp_288_reg_107216_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__360  |     8|
|1215  |    tmp_88_reg_105281_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__597  |     8|
|1216  |    tmp_79_reg_105191_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__812  |     8|
|1217  |    tmp_449_reg_108771_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__280  |     8|
|1218  |    tmp_479_reg_109061_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__616  |     8|
|1219  |    tmp_191_reg_106276_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__359  |     8|
|1220  |    tmp_92_reg_105316_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__220  |     8|
|1221  |    tmp_91_reg_105311_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_449_reg_108771_reg_funnel__33                                                                      |     8|
|1222  |    tmp_274_reg_107081_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__819  |     8|
|1223  |    tmp_271_reg_107051_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__2    |     8|
|1224  |    tmp_283_reg_107166_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__95   |     8|
|1225  |    tmp_273_reg_107071_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__215  |     8|
|1226  |    tmp_539_reg_109641_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__769  |     8|
|1227  |    tmp_551_reg_109761_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_449_reg_108771_reg_funnel__35                                                                      |     8|
|1228  |    tmp_543_reg_109681_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__654  |     8|
|1229  |    tmp_167_reg_106046_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_449_reg_108771_reg_funnel__28                                                                      |     8|
|1230  |    tmp_208_reg_106441_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__682  |     8|
|1231  |    tmp_199_reg_106351_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__782  |     8|
|1232  |    tmp_223_reg_106586_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__520  |     8|
|1233  |    tmp_214_reg_106496_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__624  |     8|
|1234  |    tmp_546_reg_109711_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__854  |     8|
|1235  |    tmp_547_reg_109721_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__864  |     8|
|1236  |    tmp_360_reg_107911_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__54   |     8|
|1237  |    tmp_345_reg_107766_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__167  |     8|
|1238  |    tmp_335_reg_107671_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__905  |     8|
|1239  |    tmp_330_reg_107621_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__94   |     8|
|1240  |    tmp_329_reg_107611_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__211  |     8|
|1241  |    tmp_334_reg_107661_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__317  |     8|
|1242  |    tmp_331_reg_107631_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__433  |     8|
|1243  |    tmp_337_reg_107686_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__539  |     8|
|1244  |    tmp_338_reg_107696_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__653  |     8|
|1245  |    tmp_343_reg_107746_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__744  |     8|
|1246  |    tmp_333_reg_107651_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__846  |     8|
|1247  |    tmp_332_reg_107641_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__759  |     8|
|1248  |    tmp_336_reg_107681_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_169_reg_106061_reg_funnel__46                                                                      |     8|
|1249  |    tmp_325_reg_107571_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__157  |     8|
|1250  |    tmp_326_reg_107581_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__277  |     8|
|1251  |    tmp_320_reg_107526_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__399  |     8|
|1252  |    tmp_324_reg_107561_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__513  |     8|
|1253  |    tmp_327_reg_107591_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__618  |     8|
|1254  |    tmp_315_reg_107476_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__721  |     8|
|1255  |    tmp_314_reg_107466_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__827  |     8|
|1256  |    tmp_319_reg_107516_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__576  |     8|
|1257  |    tmp_316_reg_107486_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__690  |     8|
|1258  |    tmp_317_reg_107496_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__791  |     8|
|1259  |    tmp_321_reg_107536_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_169_reg_106061_reg_funnel__155                                                                     |     8|
|1260  |    tmp_322_reg_107541_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__66   |     8|
|1261  |    tmp_323_reg_107551_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__177  |     8|
|1262  |    tmp_328_reg_107601_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__632  |     8|
|1263  |    tmp_318_reg_107506_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__738  |     8|
|1264  |    tmp_450_reg_108781_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__12   |     8|
|1265  |    tmp_458_reg_108861_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__122  |     8|
|1266  |    tmp_460_reg_108876_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__244  |     8|
|1267  |    tmp_461_reg_108886_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__367  |     8|
|1268  |    tmp_462_reg_108896_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__481  |     8|
|1269  |    tmp_480_reg_109071_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__587  |     8|
|1270  |    tmp_488_reg_109151_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__696  |     8|
|1271  |    tmp_512_reg_109381_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__796  |     8|
|1272  |    tmp_295_reg_107281_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__894  |     8|
|1273  |    tmp_536_reg_109611_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__85   |     8|
|1274  |    tmp_537_reg_109621_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__200  |     8|
|1275  |    tmp_294_reg_107271_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__326  |     8|
|1276  |    tmp_293_reg_107261_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__439  |     8|
|1277  |    tmp_291_reg_107241_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__546  |     8|
|1278  |    tmp_545_reg_109701_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__664  |     8|
|1279  |    tmp_549_reg_109741_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__767  |     8|
|1280  |    tmp_552_reg_109766_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__862  |     8|
|1281  |    tmp_553_reg_109776_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__50   |     8|
|1282  |    tmp_558_reg_109826_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__164  |     8|
|1283  |    tmp_280_reg_107136_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__283  |     8|
|1284  |    tmp_279_reg_107126_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__403  |     8|
|1285  |    tmp_278_reg_107116_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__853  |     8|
|1286  |    tmp_276_reg_107096_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__38   |     8|
|1287  |    tmp_56_reg_104971_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__152  |     8|
|1288  |    tmp_265_reg_106991_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__212  |     8|
|1289  |    tmp_264_reg_106981_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__333  |     8|
|1290  |    tmp_624_reg_110466_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__448  |     8|
|1291  |    tmp_252_reg_106866_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__555  |     8|
|1292  |    tmp_638_reg_110601_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__674  |     8|
|1293  |    tmp_640_reg_110621_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__776  |     8|
|1294  |    tmp_250_reg_106846_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__872  |     8|
|1295  |    tmp_310_reg_107426_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__60   |     8|
|1296  |    tmp_311_reg_107436_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__172  |     8|
|1297  |    tmp_306_reg_107386_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__298  |     8|
|1298  |    tmp_309_reg_107416_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__416  |     8|
|1299  |    tmp_312_reg_107446_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__527  |     8|
|1300  |    tmp_300_reg_107331_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__634  |     8|
|1301  |    tmp_299_reg_107321_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__740  |     8|
|1302  |    tmp_304_reg_107371_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__829  |     8|
|1303  |    tmp_301_reg_107341_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13   |     8|
|1304  |    tmp_302_reg_107351_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__123  |     8|
|1305  |    tmp_305_reg_107381_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_169_reg_106061_reg_funnel__276                                                                     |     8|
|1306  |    tmp_249_reg_106836_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__560  |     8|
|1307  |    tmp_656_reg_110776_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__780  |     8|
|1308  |    tmp_667_reg_110881_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__880  |     8|
|1309  |    tmp_542_reg_109671_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__68   |     8|
|1310  |    tmp_71_reg_105116_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__180  |     8|
|1311  |    tmp_204_reg_106401_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__245  |     8|
|1312  |    tmp_59_reg_105001_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__368  |     8|
|1313  |    tmp_197_reg_106336_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__422  |     8|
|1314  |    tmp_86_reg_105261_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__530  |     8|
|1315  |    tmp_10_reg_104526_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__588  |     8|
|1316  |    tmp_296_reg_107291_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__697  |     8|
|1317  |    tmp_11_reg_104536_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__745  |     8|
|1318  |    tmp_541_reg_109661_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__847  |     8|
|1319  |    tmp_4_reg_104486_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__27   |     8|
|1320  |    tmp_375_reg_108056_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__143  |     8|
|1321  |    tmp_390_reg_108201_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__264  |     8|
|1322  |    tmp_8_reg_104516_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__386  |     8|
|1323  |    tmp_12_reg_104546_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__498  |     8|
|1324  |    tmp_114_reg_105531_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__600  |     8|
|1325  |    tmp_111_reg_105501_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__710  |     8|
|1326  |    tmp_6_reg_104436_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__815  |     8|
|1327  |    tmp_3_reg_104426_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__917  |     8|
|1328  |    tmp_544_reg_109691_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__105  |     8|
|1329  |    tmp_99_reg_105386_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__224  |     8|
|1330  |    tmp_96_reg_105356_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__345  |     8|
|1331  |    tmp_87_reg_105271_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__456  |     8|
|1332  |    tmp_84_reg_105241_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__565  |     8|
|1333  |    tmp_81_reg_105211_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__14   |     8|
|1334  |    tmp_72_reg_105126_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__124  |     8|
|1335  |    tmp_70_reg_105106_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__246  |     8|
|1336  |    tmp_s_reg_104456_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__370  |     8|
|1337  |    tmp_57_reg_104981_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__482  |     8|
|1338  |    tmp_53_reg_104941_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__589  |     8|
|1339  |    tmp_5_reg_104496_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__698  |     8|
|1340  |    tmp_7_reg_104506_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__799  |     8|
|1341  |    tmp_25_reg_104671_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__896  |     8|
|1342  |    tmp_26_reg_104681_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__87   |     8|
|1343  |    tmp_21_reg_104631_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__201  |     8|
|1344  |    tmp_24_reg_104661_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__328  |     8|
|1345  |    tmp_27_reg_104691_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__441  |     8|
|1346  |    tmp_16_reg_104581_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__548  |     8|
|1347  |    tmp_15_reg_104571_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__666  |     8|
|1348  |    tmp_20_reg_104621_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__749  |     8|
|1349  |    tmp_17_reg_104591_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__851  |     8|
|1350  |    tmp_18_reg_104601_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__35   |     8|
|1351  |    tmp_14_reg_104566_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_169_reg_106061_reg_funnel__48                                                                      |     8|
|1352  |    tmp_22_reg_104641_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__401  |     8|
|1353  |    tmp_23_reg_104651_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__514  |     8|
|1354  |    tmp_40_reg_104816_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__713  |     8|
|1355  |    tmp_41_reg_104826_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1    |     8|
|1356  |    tmp_36_reg_104776_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__111  |     8|
|1357  |    tmp_39_reg_104806_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__230  |     8|
|1358  |    tmp_42_reg_104836_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__353  |     8|
|1359  |    tmp_31_reg_104726_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__465  |     8|
|1360  |    tmp_30_reg_104716_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__569  |     8|
|1361  |    tmp_35_reg_104766_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__103  |     8|
|1362  |    tmp_32_reg_104736_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__223  |     8|
|1363  |    tmp_33_reg_104746_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__341  |     8|
|1364  |    tmp_37_reg_104786_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__445  |     8|
|1365  |    tmp_38_reg_104796_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__552  |     8|
|1366  |    tmp_43_reg_104846_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__136  |     8|
|1367  |    tmp_34_reg_104756_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__257  |     8|
|1368  |    tmp_405_reg_108346_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__363  |     8|
|1369  |    tmp_46_reg_104871_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__478  |     8|
|1370  |    tmp_44_reg_104856_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__582  |     8|
|1371  |    tmp_411_reg_108406_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__692  |     8|
|1372  |    tmp_662_reg_110831_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__793  |     8|
|1373  |    tmp_673_reg_110941_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_169_reg_106061_reg_funnel__42                                                                      |     8|
|1374  |    tmp_48_reg_104891_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__83   |     8|
|1375  |    tmp_661_reg_110821_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__198  |     8|
|1376  |    tmp_660_reg_110811_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__324  |     8|
|1377  |    tmp_659_reg_110801_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__436  |     8|
|1378  |    tmp_420_reg_108491_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__543  |     8|
|1379  |    tmp_58_reg_104991_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__660  |     8|
|1380  |    tmp_49_reg_104901_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__765  |     8|
|1381  |    tmp_647_reg_110686_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__108  |     8|
|1382  |    tmp_646_reg_110676_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__228  |     8|
|1383  |    tmp_63_reg_105036_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__350  |     8|
|1384  |    tmp_155_reg_105926_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__460  |     8|
|1385  |    tmp_151_reg_105891_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__519  |     8|
|1386  |    tmp_73_reg_105136_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__567  |     8|
|1387  |    tmp_64_reg_105046_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__684  |     8|
|1388  |    tmp_642_reg_110641_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__784  |     8|
|1389  |    tmp_153_reg_105906_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__903  |     8|
|1390  |    tmp_78_reg_105181_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__37   |     8|
|1391  |    tmp_435_reg_108636_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__150  |     8|
|1392  |    tmp_441_reg_108696_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__270  |     8|
|1393  |    tmp_455_reg_108831_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__393  |     8|
|1394  |    tmp_454_reg_108821_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__554  |     8|
|1395  |    tmp_463_reg_108906_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__672  |     8|
|1396  |    tmp_453_reg_108811_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__774  |     8|
|1397  |    tmp_475_reg_109021_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__870  |     8|
|1398  |    tmp_476_reg_109031_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__58   |     8|
|1399  |    tmp_467_reg_108946_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__904  |     8|
|1400  |    tmp_471_reg_108986_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__114  |     8|
|1401  |    tmp_472_reg_108996_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__236  |     8|
|1402  |    tmp_478_reg_109051_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__357  |     8|
|1403  |    tmp_468_reg_108956_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__471  |     8|
|1404  |    tmp_485_reg_109121_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__574  |     8|
|1405  |    tmp_484_reg_109111_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__688  |     8|
|1406  |    tmp_548_reg_109731_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__789  |     8|
|1407  |    tmp_297_reg_107301_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__889  |     8|
|1408  |    tmp_93_reg_105326_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__78   |     8|
|1409  |    tmp_504_reg_109306_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__194  |     8|
|1410  |    tmp_506_reg_109321_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__316  |     8|
|1411  |    tmp_507_reg_109331_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__430  |     8|
|1412  |    tmp_97_reg_105366_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__537  |     8|
|1413  |    tmp_98_reg_105376_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__651  |     8|
|1414  |    tmp_103_reg_105426_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__120  |     8|
|1415  |    tmp_94_reg_105336_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__243  |     8|
|1416  |    tmp_105_reg_105446_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__366  |     8|
|1417  |    tmp_104_reg_105436_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__480  |     8|
|1418  |    tmp_108_reg_105471_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__584  |     8|
|1419  |    tmp_112_reg_105511_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__695  |     8|
|1420  |    tmp_113_reg_105521_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__795  |     8|
|1421  |    tmp_118_reg_105571_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__893  |     8|
|1422  |    tmp_109_reg_105481_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__463  |     8|
|1423  |    tmp_555_reg_109796_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__568  |     8|
|1424  |    tmp_554_reg_109786_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__685  |     8|
|1425  |    tmp_559_reg_109836_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__775  |     8|
|1426  |    tmp_556_reg_109806_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__871  |     8|
|1427  |    tmp_557_reg_109816_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__59   |     8|
|1428  |    tmp_566_reg_109906_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_169_reg_106061_reg_funnel__51                                                                      |     8|
|1429  |    tmp_123_reg_105616_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__297  |     8|
|1430  |    tmp_121_reg_105601_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_169_reg_106061_reg_funnel__259                                                                     |     8|
|1431  |    tmp_127_reg_105656_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__526  |     8|
|1432  |    tmp_128_reg_105666_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__630  |     8|
|1433  |    tmp_133_reg_105716_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__736  |     8|
|1434  |    tmp_124_reg_105626_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__843  |     8|
|1435  |    tmp_168_reg_106051_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__24   |     8|
|1436  |    tmp_632_reg_110541_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__79   |     8|
|1437  |    tmp_135_reg_105736_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__809  |     8|
|1438  |    tmp_142_reg_105801_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__908  |     8|
|1439  |    tmp_143_reg_105811_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__97   |     8|
|1440  |    tmp_148_reg_105861_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__218  |     8|
|1441  |    tmp_139_reg_105771_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__338  |     8|
|1442  |    tmp_150_reg_105881_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__453  |     8|
|1443  |    tmp_158_reg_105956_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__808  |     8|
|1444  |    tmp_282_reg_107156_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__907  |     8|
|1445  |    tmp_163_reg_106006_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__96   |     8|
|1446  |    tmp_574_reg_109981_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__217  |     8|
|1447  |    tmp_175_reg_106121_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__336  |     8|
|1448  |    tmp_176_reg_106131_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__451  |     8|
|1449  |    tmp_171_reg_106081_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__558  |     8|
|1450  |    tmp_174_reg_106111_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__676  |     8|
|1451  |    tmp_177_reg_106141_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__779  |     8|
|1452  |    tmp_140_reg_105781_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__876  |     8|
|1453  |    tmp_172_reg_106091_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__11   |     8|
|1454  |    tmp_173_reg_106101_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__119  |     8|
|1455  |    tmp_178_reg_106151_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__242  |     8|
|1456  |    tmp_169_reg_106061_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__364  |     8|
|1457  |    tmp_631_reg_110531_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__479  |     8|
|1458  |    tmp_136_reg_105746_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__583  |     8|
|1459  |    tmp_138_reg_105761_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__636  |     8|
|1460  |    tmp_634_reg_110561_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__693  |     8|
|1461  |    tmp_508_reg_109341_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__794  |     8|
|1462  |    tmp_498_reg_109246_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__892  |     8|
|1463  |    tmp_515_reg_109411_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__84   |     8|
|1464  |    tmp_630_reg_110521_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__199  |     8|
|1465  |    tmp_629_reg_110511_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__325  |     8|
|1466  |    tmp_192_reg_106286_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__437  |     8|
|1467  |    tmp_180_reg_106171_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__544  |     8|
|1468  |    tmp_179_reg_106161_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__661  |     8|
|1469  |    tmp_550_reg_109751_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__766  |     8|
|1470  |    tmp_517_reg_109431_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__860  |     8|
|1471  |    tmp_641_reg_110631_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__48   |     8|
|1472  |    tmp_530_reg_109556_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__163  |     8|
|1473  |    tmp_635_reg_110571_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__281  |     8|
|1474  |    tmp_207_reg_106431_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__402  |     8|
|1475  |    tmp_195_reg_106316_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__515  |     8|
|1476  |    tmp_194_reg_106306_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__622  |     8|
|1477  |    tmp_203_reg_106391_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__726  |     8|
|1478  |    tmp_639_reg_110611_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__832  |     8|
|1479  |    tmp_628_reg_110501_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__16   |     8|
|1480  |    tmp_617_reg_110396_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__833  |     8|
|1481  |    tmp_222_reg_106576_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__17   |     8|
|1482  |    tmp_210_reg_106461_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__127  |     8|
|1483  |    tmp_209_reg_106451_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__248  |     8|
|1484  |    tmp_281_reg_107146_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__372  |     8|
|1485  |    tmp_606_reg_110291_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__423  |     8|
|1486  |    tmp_212_reg_106481_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__591  |     8|
|1487  |    tmp_213_reg_106491_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_169_reg_106061_reg_funnel__197                                                                     |     8|
|1488  |    tmp_602_reg_110251_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__803  |     8|
|1489  |    tmp_218_reg_106536_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__901  |     8|
|1490  |    tmp_600_reg_110231_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__90   |     8|
|1491  |    tmp_599_reg_110221_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__205  |     8|
|1492  |    tmp_531_reg_109566_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__625  |     8|
|1493  |    tmp_532_reg_109576_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__730  |     8|
|1494  |    tmp_591_reg_110146_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__838  |     8|
|1495  |    tmp_258_reg_106926_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__20   |     8|
|1496  |    tmp_232_reg_106671_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__752  |     8|
|1497  |    tmp_233_reg_106681_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__852  |     8|
|1498  |    tmp_262_reg_106961_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__40   |     8|
|1499  |    tmp_263_reg_106971_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__151  |     8|
|1500  |    tmp_238_reg_106731_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__271  |     8|
|1501  |    tmp_228_reg_106636_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__394  |     8|
|1502  |    tmp_240_reg_106751_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__508  |     8|
|1503  |    tmp_239_reg_106741_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__610  |     8|
|1504  |    tmp_247_reg_106816_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__715  |     8|
|1505  |    tmp_248_reg_106826_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__427  |     8|
|1506  |    tmp_253_reg_106876_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__535  |     8|
|1507  |    tmp_243_reg_106781_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__648  |     8|
|1508  |    tmp_594_reg_110176_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__531  |     8|
|1509  |    tmp_595_reg_110186_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__375  |     8|
|1510  |    tmp_590_reg_110136_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__347  |     8|
|1511  |    tmp_593_reg_110166_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__225  |     8|
|1512  |    tmp_596_reg_110196_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__487  |     8|
|1513  |    tmp_585_reg_110086_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__192  |     8|
|1514  |    tmp_584_reg_110076_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__888  |     8|
|1515  |    tmp_589_reg_110126_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__727  |     8|
|1516  |    tmp_586_reg_110096_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__836  |     8|
|1517  |    tmp_587_reg_110106_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__885  |     8|
|1518  |    tmp_597_reg_110206_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__276                                                                     |     8|
|1519  |    tmp_592_reg_110156_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__868  |     8|
|1520  |    tmp_598_reg_110211_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__334  |     8|
|1521  |    tmp_588_reg_110116_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__786  |     8|
|1522  |    tmp_613_reg_110356_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__208  |     8|
|1523  |    tmp_579_reg_110031_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__817  |     8|
|1524  |    tmp_580_reg_110041_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__53   |     8|
|1525  |    tmp_575_reg_109991_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__109  |     8|
|1526  |    tmp_578_reg_110021_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__229  |     8|
|1527  |    tmp_582_reg_110056_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__461  |     8|
|1528  |    tmp_570_reg_109941_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__669  |     8|
|1529  |    tmp_569_reg_109931_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__161  |     8|
|1530  |    tmp_571_reg_109951_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__183  |     8|
|1531  |    tmp_572_reg_109961_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__197  |     8|
|1532  |    tmp_581_reg_110051_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__292                                                                     |     8|
|1533  |    tmp_576_reg_110001_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__188  |     8|
|1534  |    tmp_577_reg_110011_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__253  |     8|
|1535  |    tmp_583_reg_110066_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__732  |     8|
|1536  |    tmp_573_reg_109971_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__314  |     8|
|1537  |    tmp_615_reg_110376_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__429  |     8|
|1538  |    tmp_614_reg_110366_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__741  |     8|
|1539  |    tmp_627_reg_110496_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__266                                                                     |     8|
|1540  |    tmp_187_reg_106236_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__719  |     8|
|1541  |    tmp_188_reg_106246_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__778  |     8|
|1542  |    tmp_166_reg_106036_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__495  |     8|
|1543  |    tmp_170_reg_106071_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__911  |     8|
|1544  |    tmp_160_reg_105976_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__764  |     8|
|1545  |    tmp_161_reg_105986_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__573  |     8|
|1546  |    tmp_156_reg_105936_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__524  |     8|
|1547  |    tmp_159_reg_105966_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__627  |     8|
|1548  |    tmp_162_reg_105996_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__542  |     8|
|1549  |    tmp_149_reg_105871_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__355  |     8|
|1550  |    tmp_157_reg_105946_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__472  |     8|
|1551  |    tmp_154_reg_105916_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__137  |     8|
|1552  |    tmp_145_reg_105831_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__620  |     8|
|1553  |    tmp_146_reg_105841_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__830  |     8|
|1554  |    tmp_141_reg_105791_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__99   |     8|
|1555  |    tmp_144_reg_105821_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__154  |     8|
|1556  |    tmp_147_reg_105851_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__612  |     8|
|1557  |    tmp_134_reg_105726_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__866  |     8|
|1558  |    tmp_564_reg_109886_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__657  |     8|
|1559  |    tmp_565_reg_109896_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__313  |     8|
|1560  |    tmp_560_reg_109846_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__117  |     8|
|1561  |    tmp_563_reg_109876_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__134  |     8|
|1562  |    tmp_567_reg_109911_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__44   |     8|
|1563  |    tmp_561_reg_109856_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__492  |     8|
|1564  |    tmp_562_reg_109866_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__139  |     8|
|1565  |    tmp_568_reg_109921_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__580  |     8|
|1566  |    tmp_130_reg_105686_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__89   |     8|
|1567  |    tmp_131_reg_105696_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__603  |     8|
|1568  |    tmp_126_reg_105646_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__748  |     8|
|1569  |    tmp_129_reg_105676_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__802  |     8|
|1570  |    tmp_132_reg_105706_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__641  |     8|
|1571  |    tmp_122_reg_105606_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__787  |     8|
|1572  |    tmp_277_reg_107106_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__428  |     8|
|1573  |    tmp_115_reg_105541_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__606  |     8|
|1574  |    tmp_116_reg_105551_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__820  |     8|
|1575  |    tmp_117_reg_105561_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__381  |     8|
|1576  |    tmp_110_reg_105491_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__255  |     8|
|1577  |    tmp_107_reg_105461_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__311  |     8|
|1578  |    tmp_102_reg_105416_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__473  |     8|
|1579  |    tmp_101_reg_105406_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__23   |     8|
|1580  |    tmp_100_reg_105396_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__842  |     8|
|1581  |    tmp_292_reg_107251_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__34   |     8|
|1582  |    tmp_82_reg_105221_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__56   |     8|
|1583  |    tmp_83_reg_105231_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__170  |     8|
|1584  |    tmp_636_reg_110581_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__232  |     8|
|1585  |    tmp_637_reg_110591_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__294  |     8|
|1586  |    tmp_67_reg_105076_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__202  |     8|
|1587  |    tmp_68_reg_105086_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__106  |     8|
|1588  |    tmp_645_reg_110666_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__146  |     8|
|1589  |    tmp_644_reg_110656_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__816  |     8|
|1590  |    tmp_307_reg_107396_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__667  |     8|
|1591  |    tmp_308_reg_107406_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__500  |     8|
|1592  |    tmp_52_reg_104931_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__566  |     8|
|1593  |    tmp_340_reg_107716_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__845  |     8|
|1594  |    tmp_341_reg_107726_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__691  |     8|
|1595  |    tmp_339_reg_107706_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__890  |     8|
|1596  |    tmp_342_reg_107736_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__80   |     8|
|1597  |    tmp_355_reg_107861_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__235  |     8|
|1598  |    tmp_356_reg_107871_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__415  |     8|
|1599  |    tmp_350_reg_107816_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__470  |     8|
|1600  |    tmp_354_reg_107851_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__575  |     8|
|1601  |    tmp_357_reg_107881_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__663  |     8|
|1602  |    tmp_344_reg_107756_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__121  |     8|
|1603  |    tmp_349_reg_107806_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__877  |     8|
|1604  |    tmp_346_reg_107776_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__365  |     8|
|1605  |    tmp_347_reg_107786_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__176  |     8|
|1606  |    tmp_351_reg_107826_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__267                                                                     |     8|
|1607  |    tmp_352_reg_107831_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__913  |     8|
|1608  |    tmp_353_reg_107841_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__49   |     8|
|1609  |    tmp_358_reg_107891_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__110  |     8|
|1610  |    tmp_348_reg_107796_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__643  |     8|
|1611  |    tmp_370_reg_108006_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__731  |     8|
|1612  |    tmp_371_reg_108016_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__867  |     8|
|1613  |    tmp_365_reg_107961_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__614  |     8|
|1614  |    tmp_369_reg_107996_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__557  |     8|
|1615  |    tmp_372_reg_108026_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__213  |     8|
|1616  |    tmp_359_reg_107901_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__449  |     8|
|1617  |    tmp_364_reg_107951_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__332  |     8|
|1618  |    tmp_361_reg_107921_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__268  |     8|
|1619  |    tmp_362_reg_107931_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__570  |     8|
|1620  |    tmp_367_reg_107981_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__202                                                                     |     8|
|1621  |    tmp_366_reg_107971_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__725  |     8|
|1622  |    tmp_368_reg_107986_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__656  |     8|
|1623  |    tmp_373_reg_108036_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__195  |     8|
|1624  |    tmp_363_reg_107941_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__319  |     8|
|1625  |    tmp_385_reg_108151_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__673  |     8|
|1626  |    tmp_386_reg_108161_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__609  |     8|
|1627  |    tmp_380_reg_108106_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__19   |     8|
|1628  |    tmp_384_reg_108141_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__132  |     8|
|1629  |    tmp_387_reg_108171_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__801  |     8|
|1630  |    tmp_374_reg_108046_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__848  |     8|
|1631  |    tmp_379_reg_108096_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__266  |     8|
|1632  |    tmp_376_reg_108066_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__390  |     8|
|1633  |    tmp_377_reg_108076_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__550  |     8|
|1634  |    tmp_382_reg_108126_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__134                                                                     |     8|
|1635  |    tmp_381_reg_108116_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__182  |     8|
|1636  |    tmp_383_reg_108131_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__362  |     8|
|1637  |    tmp_388_reg_108181_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__70   |     8|
|1638  |    tmp_378_reg_108086_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__184  |     8|
|1639  |    tmp_400_reg_108296_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__147  |     8|
|1640  |    tmp_401_reg_108306_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__434  |     8|
|1641  |    tmp_395_reg_108251_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__596  |     8|
|1642  |    tmp_399_reg_108286_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__658  |     8|
|1643  |    tmp_402_reg_108316_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__240  |     8|
|1644  |    tmp_389_reg_108191_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__450  |     8|
|1645  |    tmp_394_reg_108241_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__874  |     8|
|1646  |    tmp_391_reg_108211_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__9    |     8|
|1647  |    tmp_392_reg_108221_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__63   |     8|
|1648  |    tmp_397_reg_108271_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__29                                                                      |     8|
|1649  |    tmp_396_reg_108261_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__312  |     8|
|1650  |    tmp_398_reg_108276_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__340  |     8|
|1651  |    tmp_403_reg_108326_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__77   |     8|
|1652  |    tmp_393_reg_108231_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__43   |     8|
|1653  |    tmp_415_reg_108441_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__644  |     8|
|1654  |    tmp_416_reg_108451_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__387  |     8|
|1655  |    tmp_410_reg_108396_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__128  |     8|
|1656  |    tmp_414_reg_108431_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__344  |     8|
|1657  |    tmp_417_reg_108461_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__455  |     8|
|1658  |    tmp_404_reg_108336_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__623  |     8|
|1659  |    tmp_409_reg_108386_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__378  |     8|
|1660  |    tmp_406_reg_108356_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__884  |     8|
|1661  |    tmp_407_reg_108366_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__835  |     8|
|1662  |    tmp_413_reg_108426_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__236                                                                     |     8|
|1663  |    tmp_412_reg_108416_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__392  |     8|
|1664  |    tmp_418_reg_108471_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__233  |     8|
|1665  |    tmp_408_reg_108376_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__295  |     8|
|1666  |    tmp_430_reg_108586_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__81   |     8|
|1667  |    tmp_431_reg_108596_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__467  |     8|
|1668  |    tmp_425_reg_108541_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__112  |     8|
|1669  |    tmp_429_reg_108576_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__414  |     8|
|1670  |    tmp_432_reg_108606_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__810  |     8|
|1671  |    tmp_419_reg_108481_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__910  |     8|
|1672  |    tmp_424_reg_108531_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__477  |     8|
|1673  |    tmp_421_reg_108501_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__578  |     8|
|1674  |    tmp_422_reg_108511_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__594  |     8|
|1675  |    tmp_428_reg_108571_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__81                                                                      |     8|
|1676  |    tmp_426_reg_108551_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__458  |     8|
|1677  |    tmp_427_reg_108561_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__407  |     8|
|1678  |    tmp_433_reg_108616_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__858  |     8|
|1679  |    tmp_423_reg_108521_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__613  |     8|
|1680  |    tmp_445_reg_108731_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__107  |     8|
|1681  |    tmp_446_reg_108741_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__138  |     8|
|1682  |    tmp_440_reg_108686_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__196  |     8|
|1683  |    tmp_444_reg_108721_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__681  |     8|
|1684  |    tmp_447_reg_108751_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__52   |     8|
|1685  |    tmp_434_reg_108626_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__771  |     8|
|1686  |    tmp_439_reg_108676_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__322  |     8|
|1687  |    tmp_436_reg_108646_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__579  |     8|
|1688  |    tmp_437_reg_108656_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__329  |     8|
|1689  |    tmp_443_reg_108716_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__168                                                                     |     8|
|1690  |    tmp_442_reg_108706_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__349  |     8|
|1691  |    tmp_448_reg_108761_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__699  |     8|
|1692  |    tmp_438_reg_108666_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__639  |     8|
|1693  |    tmp_452_reg_108801_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7    |     8|
|1694  |    tmp_459_reg_108871_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__10                                                                      |     8|
|1695  |    tmp_456_reg_108841_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__773  |     8|
|1696  |    tmp_457_reg_108851_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__125  |     8|
|1697  |    tmp_490_reg_109166_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__173  |     8|
|1698  |    tmp_491_reg_109176_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__540  |     8|
|1699  |    tmp_492_reg_109186_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__687  |     8|
|1700  |    tmp_481_reg_109081_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__512  |     8|
|1701  |    tmp_482_reg_109091_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__617  |     8|
|1702  |    tmp_489_reg_109161_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__136                                                                     |     8|
|1703  |    tmp_486_reg_109131_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__649  |     8|
|1704  |    tmp_487_reg_109141_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__831  |     8|
|1705  |    tmp_493_reg_109196_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__203  |     8|
|1706  |    tmp_483_reg_109101_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__751  |     8|
|1707  |    tmp_500_reg_109266_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__670  |     8|
|1708  |    tmp_503_reg_109296_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__88   |     8|
|1709  |    tmp_495_reg_109216_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__30   |     8|
|1710  |    tmp_499_reg_109256_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__348  |     8|
|1711  |    tmp_496_reg_109226_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__483  |     8|
|1712  |    tmp_497_reg_109236_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__590  |     8|
|1713  |    tmp_505_reg_109316_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_493_reg_109196_reg_funnel__109                                                                     |     8|
|1714  |    tmp_501_reg_109276_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__756  |     8|
|1715  |    tmp_502_reg_109286_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__856  |     8|
|1716  |    tmp_534_reg_109596_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__369  |     8|
|1717  |    tmp_533_reg_109586_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__262  |     8|
|1718  |    tmp_525_reg_109506_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__671  |     8|
|1719  |    tmp_524_reg_109496_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__269  |     8|
|1720  |    tmp_529_reg_109546_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__335  |     8|
|1721  |    tmp_526_reg_109516_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__694  |     8|
|1722  |    tmp_527_reg_109526_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__677  |     8|
|1723  |    tmp_535_reg_109606_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__49   |     8|
|1724  |    tmp_538_reg_109631_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__488  |     8|
|1725  |    tmp_528_reg_109536_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__464  |     8|
|1726  |    tmp_519_reg_109451_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__562  |     8|
|1727  |    tmp_521_reg_109466_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__592  |     8|
|1728  |    tmp_518_reg_109441_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__133  |     8|
|1729  |    tmp_522_reg_109476_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__73   |     8|
|1730  |    tmp_510_reg_109361_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__686  |     8|
|1731  |    tmp_509_reg_109351_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__521  |     8|
|1732  |    tmp_514_reg_109401_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__739  |     8|
|1733  |    tmp_511_reg_109371_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__490  |     8|
|1734  |    tmp_520_reg_109461_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__73   |     8|
|1735  |    tmp_516_reg_109421_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__484  |     8|
|1736  |    tmp_523_reg_109486_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__563  |     8|
|1737  |    tmp_513_reg_109391_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__834  |     8|
|1738  |    tmp_470_reg_108976_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__788  |     8|
|1739  |    tmp_473_reg_109006_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__426  |     8|
|1740  |    tmp_477_reg_109041_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__432  |     8|
|1741  |    tmp_465_reg_108926_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__538  |     8|
|1742  |    tmp_464_reg_108916_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__231  |     8|
|1743  |    tmp_469_reg_108966_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__754  |     8|
|1744  |    tmp_466_reg_108936_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__377  |     8|
|1745  |    tmp_474_reg_109016_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__156  |     8|
|1746  |    tmp_607_reg_110301_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__169  |     8|
|1747  |    tmp_266_reg_107001_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__285  |     8|
|1748  |    tmp_261_reg_106951_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__406  |     8|
|1749  |    tmp_267_reg_107011_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__389  |     8|
|1750  |    tmp_255_reg_106896_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__503  |     8|
|1751  |    tmp_254_reg_106886_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__602  |     8|
|1752  |    tmp_260_reg_106941_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__861  |     8|
|1753  |    tmp_257_reg_106916_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__638  |     8|
|1754  |    tmp_259_reg_106936_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__30   |     8|
|1755  |    tmp_268_reg_107021_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__61   |     8|
|1756  |    tmp_246_reg_106806_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__160  |     8|
|1757  |    tmp_245_reg_106796_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__619  |     8|
|1758  |    tmp_241_reg_106761_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__307  |     8|
|1759  |    tmp_242_reg_106771_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__425  |     8|
|1760  |    tmp_244_reg_106791_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3    |     8|
|1761  |    tmp_235_reg_106701_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__704  |     8|
|1762  |    tmp_236_reg_106711_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__855  |     8|
|1763  |    tmp_231_reg_106661_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__42   |     8|
|1764  |    tmp_234_reg_106691_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__214  |     8|
|1765  |    tmp_237_reg_106721_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__260  |     8|
|1766  |    tmp_225_reg_106606_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__382  |     8|
|1767  |    tmp_224_reg_106596_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__806  |     8|
|1768  |    tmp_230_reg_106651_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__857  |     8|
|1769  |    tmp_226_reg_106616_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__47   |     8|
|1770  |    tmp_227_reg_106626_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__158  |     8|
|1771  |    tmp_229_reg_106646_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__38   |     8|
|1772  |    tmp_220_reg_106556_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__8    |     8|
|1773  |    tmp_221_reg_106566_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__118  |     8|
|1774  |    tmp_216_reg_106516_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__241  |     8|
|1775  |    tmp_219_reg_106546_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__361  |     8|
|1776  |    tmp_215_reg_106506_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__289  |     8|
|1777  |    tmp_217_reg_106526_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__226  |     8|
|1778  |    tmp_609_reg_110321_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__306  |     8|
|1779  |    tmp_610_reg_110331_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__251  |     8|
|1780  |    tmp_605_reg_110281_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__129  |     8|
|1781  |    tmp_608_reg_110311_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__149  |     8|
|1782  |    tmp_611_reg_110341_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__593  |     8|
|1783  |    tmp_604_reg_110271_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__354  |     8|
|1784  |    tmp_601_reg_110241_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__412  |     8|
|1785  |    tmp_612_reg_110351_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__40   |     8|
|1786  |    tmp_603_reg_110261_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__209  |     8|
|1787  |    tmp_205_reg_106411_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__839  |     8|
|1788  |    tmp_206_reg_106421_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__21   |     8|
|1789  |    tmp_201_reg_106371_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__135  |     8|
|1790  |    tmp_200_reg_106361_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__823  |     8|
|1791  |    tmp_196_reg_106326_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__144  |     8|
|1792  |    tmp_198_reg_106346_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1    |     8|
|1793  |    tmp_202_reg_106381_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__206  |     8|
|1794  |    tmp_625_reg_110476_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__712  |     8|
|1795  |    tmp_620_reg_110426_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__126  |     8|
|1796  |    tmp_623_reg_110456_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__247  |     8|
|1797  |    tmp_626_reg_110486_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__642  |     8|
|1798  |    tmp_619_reg_110416_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__882  |     8|
|1799  |    tmp_616_reg_110386_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__729  |     8|
|1800  |    tmp_621_reg_110436_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__447  |     8|
|1801  |    tmp_622_reg_110446_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__391  |     8|
|1802  |    tmp_618_reg_110406_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3    |     8|
|1803  |    tmp_190_reg_106266_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__800  |     8|
|1804  |    tmp_186_reg_106226_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__523  |     8|
|1805  |    tmp_189_reg_106256_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__293  |     8|
|1806  |    tmp_185_reg_106216_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__91   |     8|
|1807  |    tmp_181_reg_106181_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__646  |     8|
|1808  |    tmp_182_reg_106191_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__331  |     8|
|1809  |    tmp_183_reg_106201_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__65   |     8|
|1810  |    tmp_193_reg_106296_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__761  |     8|
|1811  |    tmp_184_reg_106206_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__718  |     8|
|1812  |    tmp_165_reg_106026_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__792  |     8|
|1813  |    tmp_85_reg_105251_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__396  |     8|
|1814  |    tmp_76_reg_105161_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__635  |     8|
|1815  |    tmp_74_reg_105146_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__501  |     8|
|1816  |    tmp_80_reg_105201_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__708  |     8|
|1817  |    tmp_75_reg_105156_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__123  |     8|
|1818  |    tmp_66_reg_105066_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__438  |     8|
|1819  |    tmp_69_reg_105096_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__878  |     8|
|1820  |    tmp_61_reg_105016_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__916  |     8|
|1821  |    tmp_65_reg_105056_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__249  |     8|
|1822  |    tmp_62_reg_105026_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__185  |     8|
|1823  |    tmp_60_reg_105011_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__103  |     8|
|1824  |    tmp_55_reg_104961_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__153  |     8|
|1825  |    tmp_51_reg_104921_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__770  |     8|
|1826  |    tmp_54_reg_104951_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__254  |     8|
|1827  |    tmp_50_reg_104911_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__763  |     8|
|1828  |    tmp_47_reg_104881_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__900  |     8|
|1829  |    tmp_45_reg_104866_reg                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__105  |     8|
|1830  |    tmp_654_reg_110756_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__586  |     8|
|1831  |    tmp_655_reg_110766_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__678  |     8|
|1832  |    tmp_650_reg_110716_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__278  |     8|
|1833  |    tmp_653_reg_110746_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__506  |     8|
|1834  |    tmp_649_reg_110706_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__510  |     8|
|1835  |    tmp_658_reg_110796_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1264/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__143  |     8|
|1836  |    tmp_651_reg_110726_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__912  |     8|
|1837  |    tmp_652_reg_110736_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__410  |     8|
|1838  |    tmp_657_reg_110786_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__292  |     8|
|1839  |    tmp_648_reg_110696_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__191  |     8|
|1840  |    tmp_669_reg_110901_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__844  |     8|
|1841  |    tmp_670_reg_110911_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__581  |     8|
|1842  |    tmp_665_reg_110861_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__296  |     8|
|1843  |    tmp_668_reg_110891_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__493  |     8|
|1844  |    tmp_671_reg_110921_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__10   |     8|
|1845  |    tmp_664_reg_110851_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__621  |     8|
|1846  |    tmp_666_reg_110871_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__308  |     8|
|1847  |    tmp_672_reg_110931_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__723  |     8|
|1848  |    tmp_663_reg_110841_reg                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__238  |     8|
|1849  |    mac_muladd_16s_15s_26ns_26_1_1_U1213                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1                                                                                                                                    |    10|
|1850  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1495                                                                                                                       |    10|
|1851  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__18   |     8|
|1852  |    mac_muladd_16s_15s_26ns_26_1_1_U1214                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_148                                                                                                                                |    40|
|1853  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1494                                                                                                                       |    40|
|1854  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__18   |     8|
|1855  |    mac_muladd_16s_15s_26ns_26_1_1_U1215                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_149                                                                                                                                |     9|
|1856  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1493                                                                                                                       |     9|
|1857  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__282  |     8|
|1858  |    mac_muladd_16s_15s_26ns_26_1_1_U1216                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_150                                                                                                                                |    87|
|1859  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1492                                                                                                                       |    87|
|1860  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__850  |     8|
|1861  |    mac_muladd_16s_15s_26ns_26_1_1_U1217                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_151                                                                                                                                |    24|
|1862  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1491                                                                                                                       |    24|
|1863  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__134  |     8|
|1864  |    mac_muladd_16s_15s_26ns_26_1_1_U1218                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_152                                                                                                                                |    41|
|1865  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1490                                                                                                                       |    41|
|1866  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__201  |     8|
|1867  |    mac_muladd_16s_15s_26ns_26_1_1_U1219                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_153                                                                                                                                |    22|
|1868  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1489                                                                                                                       |    22|
|1869  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__15                                                                      |     8|
|1870  |    mac_muladd_16s_15s_26ns_26_1_1_U1220                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_154                                                                                                                                |    27|
|1871  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1488                                                                                                                       |    27|
|1872  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__86   |     8|
|1873  |    mac_muladd_16s_15s_26ns_26_1_1_U1221                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_155                                                                                                                                |     9|
|1874  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1487                                                                                                                       |     9|
|1875  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__242  |     8|
|1876  |    mac_muladd_16s_15s_26ns_26_1_1_U1222                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_156                                                                                                                                |    40|
|1877  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1486                                                                                                                       |    40|
|1878  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__271  |     8|
|1879  |    mac_muladd_16s_15s_26ns_26_1_1_U1223                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_157                                                                                                                                |    22|
|1880  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1485                                                                                                                       |    22|
|1881  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__440  |     8|
|1882  |    mac_muladd_16s_15s_26ns_26_1_1_U1224                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_158                                                                                                                                |    22|
|1883  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1484                                                                                                                       |    22|
|1884  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__637  |     8|
|1885  |    mac_muladd_16s_15s_26ns_26_1_1_U1225                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_159                                                                                                                                |    47|
|1886  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1483                                                                                                                       |    47|
|1887  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__797  |     8|
|1888  |    mac_muladd_16s_15s_26ns_26_1_1_U1226                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_160                                                                                                                                |    41|
|1889  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1482                                                                                                                       |    41|
|1890  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__547  |     8|
|1891  |    mac_muladd_16s_15s_26ns_26_1_1_U1227                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_161                                                                                                                                |     8|
|1892  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1481                                                                                                                       |     8|
|1893  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__164  |     8|
|1894  |    mac_muladd_16s_15s_26ns_26_1_1_U1228                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_162                                                                                                                                |    26|
|1895  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1480                                                                                                                       |    26|
|1896  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__8    |     8|
|1897  |    mac_muladd_16s_15s_26ns_26_1_1_U1229                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_163                                                                                                                                |    40|
|1898  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1479                                                                                                                       |    40|
|1899  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__229  |     8|
|1900  |    mac_muladd_16s_15s_26ns_26_1_1_U1230                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_164                                                                                                                                |     9|
|1901  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1478                                                                                                                       |     9|
|1902  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__193  |     8|
|1903  |    mac_muladd_16s_15s_26ns_26_1_1_U1231                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_165                                                                                                                                |    39|
|1904  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1477                                                                                                                       |    39|
|1905  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__902  |     8|
|1906  |    mac_muladd_16s_15s_26ns_26_1_1_U1232                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_166                                                                                                                                |     8|
|1907  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1476                                                                                                                       |     8|
|1908  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__29   |     8|
|1909  |    mac_muladd_16s_15s_26ns_26_1_1_U1233                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_167                                                                                                                                |    41|
|1910  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1475                                                                                                                       |    41|
|1911  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3    |     8|
|1912  |    mac_muladd_16s_15s_26ns_26_1_1_U1234                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_168                                                                                                                                |    41|
|1913  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1474                                                                                                                       |    41|
|1914  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__804  |     8|
|1915  |    mac_muladd_16s_15s_26ns_26_1_1_U1235                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_169                                                                                                                                |    62|
|1916  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1473                                                                                                                       |    62|
|1917  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__265  |     8|
|1918  |    mac_muladd_16s_15s_26ns_26_1_1_U1236                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_170                                                                                                                                |     9|
|1919  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1472                                                                                                                       |     9|
|1920  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__141  |     8|
|1921  |    mac_muladd_16s_15s_26ns_26_1_1_U1237                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_171                                                                                                                                |    40|
|1922  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1471                                                                                                                       |    40|
|1923  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__173  |     8|
|1924  |    mac_muladd_16s_15s_26ns_26_1_1_U1238                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_172                                                                                                                                |    31|
|1925  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1470                                                                                                                       |    31|
|1926  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__388  |     8|
|1927  |    mac_muladd_16s_15s_26ns_26_1_1_U1239                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_173                                                                                                                                |   113|
|1928  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1469                                                                                                                       |   113|
|1929  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__29   |     8|
|1930  |    mac_muladd_16s_15s_26ns_26_1_1_U1240                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_174                                                                                                                                |     9|
|1931  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1468                                                                                                                       |     9|
|1932  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__145  |     8|
|1933  |    mac_muladd_16s_15s_26ns_26_1_1_U1241                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_175                                                                                                                                |    30|
|1934  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1467                                                                                                                       |    30|
|1935  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__499  |     8|
|1936  |    mac_muladd_16s_15s_26ns_26_1_1_U1242                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_176                                                                                                                                |    17|
|1937  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1466                                                                                                                       |    17|
|1938  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__262  |     8|
|1939  |    mac_muladd_16s_15s_26ns_26_1_1_U1243                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_177                                                                                                                                |    26|
|1940  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1465                                                                                                                       |    26|
|1941  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__2    |     8|
|1942  |    mac_muladd_16s_15s_26ns_26_1_1_U1244                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_178                                                                                                                                |    48|
|1943  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1464                                                                                                                       |    48|
|1944  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__200  |     8|
|1945  |    mac_muladd_16s_15s_26ns_26_1_1_U1245                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_179                                                                                                                                |    17|
|1946  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1463                                                                                                                       |    17|
|1947  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__163  |     8|
|1948  |    mac_muladd_16s_15s_26ns_26_1_1_U1246                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_180                                                                                                                                |    44|
|1949  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1462                                                                                                                       |    44|
|1950  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__282  |     8|
|1951  |    mac_muladd_16s_15s_26ns_26_1_1_U1247                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_181                                                                                                                                |    16|
|1952  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1461                                                                                                                       |    16|
|1953  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__126  |     8|
|1954  |    mac_muladd_16s_15s_26ns_26_1_1_U1248                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_182                                                                                                                                |    49|
|1955  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1460                                                                                                                       |    49|
|1956  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__99   |     8|
|1957  |    mac_muladd_16s_15s_26ns_26_1_1_U1249                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_183                                                                                                                                |    34|
|1958  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1459                                                                                                                       |    34|
|1959  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__162  |     8|
|1960  |    mac_muladd_16s_15s_26ns_26_1_1_U1250                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_184                                                                                                                                |    67|
|1961  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1458                                                                                                                       |    67|
|1962  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__168  |     8|
|1963  |    mac_muladd_16s_15s_26ns_26_1_1_U1251                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_185                                                                                                                                |    17|
|1964  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1457                                                                                                                       |    17|
|1965  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__155  |     8|
|1966  |    mac_muladd_16s_15s_26ns_26_1_1_U1252                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_186                                                                                                                                |    48|
|1967  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1456                                                                                                                       |    48|
|1968  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__194  |     8|
|1969  |    mac_muladd_16s_15s_26ns_26_1_1_U1253                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_187                                                                                                                                |    38|
|1970  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1455                                                                                                                       |    38|
|1971  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__291  |     8|
|1972  |    mac_muladd_16s_15s_26ns_26_1_1_U1254                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_188                                                                                                                                |    39|
|1973  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1454                                                                                                                       |    39|
|1974  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__865  |     8|
|1975  |    mac_muladd_16s_15s_26ns_26_1_1_U1255                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_189                                                                                                                                |   113|
|1976  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1453                                                                                                                       |   113|
|1977  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__55   |     8|
|1978  |    mac_muladd_16s_15s_26ns_26_1_1_U1256                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_190                                                                                                                                |    12|
|1979  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1452                                                                                                                       |    12|
|1980  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__411  |     8|
|1981  |    mac_muladd_16s_15s_26ns_26_1_1_U1257                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_191                                                                                                                                |     9|
|1982  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1451                                                                                                                       |     9|
|1983  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__64   |     8|
|1984  |    mac_muladd_16s_15s_26ns_26_1_1_U1258                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_192                                                                                                                                |    40|
|1985  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1450                                                                                                                       |    40|
|1986  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__202  |     8|
|1987  |    mac_muladd_16s_15s_26ns_26_1_1_U1259                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_193                                                                                                                                |    10|
|1988  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1449                                                                                                                       |    10|
|1989  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__16   |     8|
|1990  |    mac_muladd_16s_15s_26ns_26_1_1_U1260                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_194                                                                                                                                |     9|
|1991  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1448                                                                                                                       |     9|
|1992  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__166  |     8|
|1993  |    mac_muladd_16s_15s_26ns_26_1_1_U1261                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_195                                                                                                                                |    63|
|1994  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1447                                                                                                                       |    63|
|1995  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__818  |     8|
|1996  |    mac_muladd_16s_15s_26ns_26_1_1_U1262                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_196                                                                                                                                |    24|
|1997  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1446                                                                                                                       |    24|
|1998  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__51   |     8|
|1999  |    mac_muladd_16s_15s_26ns_26_1_1_U1263                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_197                                                                                                                                |    41|
|2000  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1445                                                                                                                       |    41|
|2001  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__19   |     8|
|2002  |    mac_muladd_16s_15s_26ns_26_1_1_U1264                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_198                                                                                                                                |     9|
|2003  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1444                                                                                                                       |     9|
|2004  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__100  |     8|
|2005  |    mac_muladd_16s_15s_26ns_26_1_1_U1265                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_199                                                                                                                                |    57|
|2006  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1443                                                                                                                       |    57|
|2007  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__647  |     8|
|2008  |    mac_muladd_16s_15s_26ns_26_1_1_U1266                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_200                                                                                                                                |     9|
|2009  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1442                                                                                                                       |     9|
|2010  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__72   |     8|
|2011  |    mac_muladd_16s_15s_26ns_26_1_1_U1267                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_201                                                                                                                                |    41|
|2012  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1441                                                                                                                       |    41|
|2013  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__205  |     8|
|2014  |    mac_muladd_16s_15s_26ns_26_1_1_U1268                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_202                                                                                                                                |     8|
|2015  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1440                                                                                                                       |     8|
|2016  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__746  |     8|
|2017  |    mac_muladd_16s_15s_26ns_26_1_1_U1269                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_203                                                                                                                                |    28|
|2018  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1439                                                                                                                       |    28|
|2019  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__553  |     8|
|2020  |    mac_muladd_16s_15s_26ns_26_1_1_U1270                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_204                                                                                                                                |   112|
|2021  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1438                                                                                                                       |   112|
|2022  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__675  |     8|
|2023  |    mac_muladd_16s_15s_26ns_26_1_1_U1271                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_205                                                                                                                                |    13|
|2024  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1437                                                                                                                       |    13|
|2025  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__532  |     8|
|2026  |    mac_muladd_16s_15s_26ns_26_1_1_U1272                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_206                                                                                                                                |     8|
|2027  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1436                                                                                                                       |     8|
|2028  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__227  |     8|
|2029  |    mac_muladd_16s_15s_26ns_26_1_1_U1273                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_207                                                                                                                                |    41|
|2030  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1435                                                                                                                       |    41|
|2031  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__232  |     8|
|2032  |    mac_muladd_16s_15s_26ns_26_1_1_U1274                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_208                                                                                                                                |    10|
|2033  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1434                                                                                                                       |    10|
|2034  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__15   |     8|
|2035  |    mac_muladd_16s_15s_26ns_26_1_1_U1275                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_209                                                                                                                                |     9|
|2036  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1433                                                                                                                       |     9|
|2037  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__118  |     8|
|2038  |    mac_muladd_16s_15s_26ns_26_1_1_U1276                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_210                                                                                                                                |    67|
|2039  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1432                                                                                                                       |    67|
|2040  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__645  |     8|
|2041  |    mac_muladd_16s_15s_26ns_26_1_1_U1277                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_211                                                                                                                                |    24|
|2042  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1431                                                                                                                       |    24|
|2043  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__127  |     8|
|2044  |    mac_muladd_16s_15s_26ns_26_1_1_U1278                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_212                                                                                                                                |    41|
|2045  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1430                                                                                                                       |    41|
|2046  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__236  |     8|
|2047  |    mac_muladd_16s_15s_26ns_26_1_1_U1279                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_213                                                                                                                                |     9|
|2048  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1429                                                                                                                       |     9|
|2049  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__41   |     8|
|2050  |    mac_muladd_16s_15s_26ns_26_1_1_U1280                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_214                                                                                                                                |    60|
|2051  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1428                                                                                                                       |    60|
|2052  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__585  |     8|
|2053  |    mac_muladd_16s_15s_26ns_26_1_1_U1281                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_215                                                                                                                                |     9|
|2054  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1427                                                                                                                       |     9|
|2055  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__81   |     8|
|2056  |    mac_muladd_16s_15s_26ns_26_1_1_U1282                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_216                                                                                                                                |    40|
|2057  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1426                                                                                                                       |    40|
|2058  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__121  |     8|
|2059  |    mac_muladd_16s_15s_26ns_26_1_1_U1283                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_217                                                                                                                                |    31|
|2060  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1425                                                                                                                       |    31|
|2061  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__141  |     8|
|2062  |    mac_muladd_16s_15s_26ns_26_1_1_U1284                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_218                                                                                                                                |    31|
|2063  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1424                                                                                                                       |    31|
|2064  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__305  |     8|
|2065  |    mac_muladd_16s_15s_26ns_26_1_1_U1285                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_219                                                                                                                                |    94|
|2066  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1423                                                                                                                       |    94|
|2067  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__250  |     8|
|2068  |    mac_muladd_16s_15s_26ns_26_1_1_U1286                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_220                                                                                                                                |    38|
|2069  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1422                                                                                                                       |    38|
|2070  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__181  |     8|
|2071  |    mac_muladd_16s_15s_26ns_26_1_1_U1287                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_221                                                                                                                                |    18|
|2072  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1421                                                                                                                       |    18|
|2073  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__197  |     8|
|2074  |    mac_muladd_16s_15s_26ns_26_1_1_U1288                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_222                                                                                                                                |    50|
|2075  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1420                                                                                                                       |    50|
|2076  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__108  |     8|
|2077  |    mac_muladd_16s_15s_26ns_26_1_1_U1289                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_223                                                                                                                                |    10|
|2078  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1419                                                                                                                       |    10|
|2079  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1    |     8|
|2080  |    mac_muladd_16s_15s_26ns_26_1_1_U1290                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_224                                                                                                                                |    16|
|2081  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1418                                                                                                                       |    16|
|2082  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__218  |     8|
|2083  |    mac_muladd_16s_15s_26ns_26_1_1_U1291                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_225                                                                                                                                |    43|
|2084  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1417                                                                                                                       |    43|
|2085  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__485  |     8|
|2086  |    mac_muladd_16s_15s_26ns_26_1_1_U1292                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_226                                                                                                                                |    32|
|2087  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1416                                                                                                                       |    32|
|2088  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__30   |     8|
|2089  |    mac_muladd_16s_15s_26ns_26_1_1_U1293                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_227                                                                                                                                |    48|
|2090  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1415                                                                                                                       |    48|
|2091  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__280  |     8|
|2092  |    mac_muladd_16s_15s_26ns_26_1_1_U1294                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_228                                                                                                                                |    33|
|2093  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1414                                                                                                                       |    33|
|2094  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__662  |     8|
|2095  |    mac_muladd_16s_15s_26ns_26_1_1_U1295                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_229                                                                                                                                |    60|
|2096  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1413                                                                                                                       |    60|
|2097  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__69   |     8|
|2098  |    mac_muladd_16s_15s_26ns_26_1_1_U1296                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_230                                                                                                                                |    18|
|2099  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1412                                                                                                                       |    18|
|2100  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__2    |     8|
|2101  |    mac_muladd_16s_15s_26ns_26_1_1_U1297                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_231                                                                                                                                |    48|
|2102  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1411                                                                                                                       |    48|
|2103  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__38   |     8|
|2104  |    mac_muladd_16s_15s_26ns_26_1_1_U1298                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_232                                                                                                                                |    30|
|2105  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1410                                                                                                                       |    30|
|2106  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__881  |     8|
|2107  |    mac_muladd_16s_15s_26ns_26_1_1_U1299                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_233                                                                                                                                |    29|
|2108  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1409                                                                                                                       |    29|
|2109  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__258  |     8|
|2110  |    mac_muladd_16s_15s_26ns_26_1_1_U1300                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_234                                                                                                                                |   114|
|2111  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1408                                                                                                                       |   114|
|2112  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__755  |     8|
|2113  |    mac_muladd_16s_15s_26ns_26_1_1_U1301                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_235                                                                                                                                |    11|
|2114  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1407                                                                                                                       |    11|
|2115  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__517  |     8|
|2116  |    mac_muladd_16s_15s_26ns_26_1_1_U1302                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_236                                                                                                                                |     9|
|2117  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1406                                                                                                                       |     9|
|2118  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__244  |     8|
|2119  |    mac_muladd_16s_15s_26ns_26_1_1_U1303                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_237                                                                                                                                |    41|
|2120  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1405                                                                                                                       |    41|
|2121  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__9    |     8|
|2122  |    mac_muladd_16s_15s_26ns_26_1_1_U1304                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_238                                                                                                                                |     8|
|2123  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1404                                                                                                                       |     8|
|2124  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6    |     8|
|2125  |    mac_muladd_16s_15s_26ns_26_1_1_U1305                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_239                                                                                                                                |    10|
|2126  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1403                                                                                                                       |    10|
|2127  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__20   |     8|
|2128  |    mac_muladd_16s_15s_26ns_26_1_1_U1306                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_240                                                                                                                                |    32|
|2129  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1402                                                                                                                       |    32|
|2130  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__279  |     8|
|2131  |    mac_muladd_16s_15s_26ns_26_1_1_U1307                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_241                                                                                                                                |    24|
|2132  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1401                                                                                                                       |    24|
|2133  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__47   |     8|
|2134  |    mac_muladd_16s_15s_26ns_26_1_1_U1308                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_242                                                                                                                                |    40|
|2135  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1400                                                                                                                       |    40|
|2136  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__94   |     8|
|2137  |    mac_muladd_16s_15s_26ns_26_1_1_U1309                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_243                                                                                                                                |    40|
|2138  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1399                                                                                                                       |    40|
|2139  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__5                                                                       |     8|
|2140  |    mac_muladd_16s_15s_26ns_26_1_1_U1310                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_244                                                                                                                                |    60|
|2141  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1398                                                                                                                       |    60|
|2142  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__405  |     8|
|2143  |    mac_muladd_16s_15s_26ns_26_1_1_U1311                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_245                                                                                                                                |    21|
|2144  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1397                                                                                                                       |    21|
|2145  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__185  |     8|
|2146  |    mac_muladd_16s_15s_26ns_26_1_1_U1312                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_246                                                                                                                                |    52|
|2147  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1396                                                                                                                       |    52|
|2148  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__223  |     8|
|2149  |    mac_muladd_16s_15s_26ns_26_1_1_U1313                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_247                                                                                                                                |     9|
|2150  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1395                                                                                                                       |     9|
|2151  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__284  |     8|
|2152  |    mac_muladd_16s_15s_26ns_26_1_1_U1314                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_248                                                                                                                                |   122|
|2153  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1394                                                                                                                       |   122|
|2154  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__790  |     8|
|2155  |    mac_muladd_16s_15s_26ns_26_1_1_U1315                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_249                                                                                                                                |    29|
|2156  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1393                                                                                                                       |    29|
|2157  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__735  |     8|
|2158  |    mac_muladd_16s_15s_26ns_26_1_1_U1316                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_250                                                                                                                                |    10|
|2159  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1392                                                                                                                       |    10|
|2160  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__891  |     8|
|2161  |    mac_muladd_16s_15s_26ns_26_1_1_U1317                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_251                                                                                                                                |    21|
|2162  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1391                                                                                                                       |    21|
|2163  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__61   |     8|
|2164  |    mac_muladd_16s_15s_26ns_26_1_1_U1318                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_252                                                                                                                                |    42|
|2165  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1390                                                                                                                       |    42|
|2166  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__167  |     8|
|2167  |    mac_muladd_16s_15s_26ns_26_1_1_U1319                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_253                                                                                                                                |     8|
|2168  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1389                                                                                                                       |     8|
|2169  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__133  |     8|
|2170  |    mac_muladd_16s_15s_26ns_26_1_1_U1320                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_254                                                                                                                                |    26|
|2171  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1388                                                                                                                       |    26|
|2172  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5    |     8|
|2173  |    mac_muladd_16s_15s_26ns_26_1_1_U1321                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_255                                                                                                                                |    67|
|2174  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1387                                                                                                                       |    67|
|2175  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__522  |     8|
|2176  |    mac_muladd_16s_15s_26ns_26_1_1_U1322                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_256                                                                                                                                |     8|
|2177  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1386                                                                                                                       |     8|
|2178  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__203  |     8|
|2179  |    mac_muladd_16s_15s_26ns_26_1_1_U1323                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_257                                                                                                                                |    40|
|2180  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1385                                                                                                                       |    40|
|2181  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__162  |     8|
|2182  |    mac_muladd_16s_15s_26ns_26_1_1_U1324                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_258                                                                                                                                |     8|
|2183  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1384                                                                                                                       |     8|
|2184  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__376  |     8|
|2185  |    mac_muladd_16s_15s_26ns_26_1_1_U1325                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_259                                                                                                                                |    67|
|2186  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1383                                                                                                                       |    67|
|2187  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__768  |     8|
|2188  |    mac_muladd_16s_15s_26ns_26_1_1_U1326                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_260                                                                                                                                |    21|
|2189  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1382                                                                                                                       |    21|
|2190  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__240  |     8|
|2191  |    mac_muladd_16s_15s_26ns_26_1_1_U1327                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_261                                                                                                                                |    52|
|2192  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1381                                                                                                                       |    52|
|2193  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__269  |     8|
|2194  |    mac_muladd_16s_15s_26ns_26_1_1_U1328                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_262                                                                                                                                |    40|
|2195  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1380                                                                                                                       |    40|
|2196  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__665  |     8|
|2197  |    mac_muladd_16s_15s_26ns_26_1_1_U1329                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_263                                                                                                                                |    29|
|2198  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1379                                                                                                                       |    29|
|2199  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__714  |     8|
|2200  |    mac_muladd_16s_15s_26ns_26_1_1_U1330                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_264                                                                                                                                |    95|
|2201  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1378                                                                                                                       |    95|
|2202  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__772  |     8|
|2203  |    mac_muladd_16s_15s_26ns_26_1_1_U1331                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_265                                                                                                                                |    44|
|2204  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1377                                                                                                                       |    44|
|2205  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__318  |     8|
|2206  |    mac_muladd_16s_15s_26ns_26_1_1_U1332                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_266                                                                                                                                |    21|
|2207  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1376                                                                                                                       |    21|
|2208  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__12   |     8|
|2209  |    mac_muladd_16s_15s_26ns_26_1_1_U1333                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_267                                                                                                                                |    49|
|2210  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1375                                                                                                                       |    49|
|2211  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5    |     8|
|2212  |    mac_muladd_16s_15s_26ns_26_1_1_U1334                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_268                                                                                                                                |    16|
|2213  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1374                                                                                                                       |    16|
|2214  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__10   |     8|
|2215  |    mac_muladd_16s_15s_26ns_26_1_1_U1335                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_269                                                                                                                                |    26|
|2216  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1373                                                                                                                       |    26|
|2217  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__85   |     8|
|2218  |    mac_muladd_16s_15s_26ns_26_1_1_U1336                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_270                                                                                                                                |    43|
|2219  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1372                                                                                                                       |    43|
|2220  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__733  |     8|
|2221  |    mac_muladd_16s_15s_26ns_26_1_1_U1337                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_271                                                                                                                                |    17|
|2222  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1371                                                                                                                       |    17|
|2223  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__112  |     8|
|2224  |    mac_muladd_16s_15s_26ns_26_1_1_U1338                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_272                                                                                                                                |    49|
|2225  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1370                                                                                                                       |    49|
|2226  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__290  |     8|
|2227  |    mac_muladd_16s_15s_26ns_26_1_1_U1339                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_273                                                                                                                                |    34|
|2228  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1369                                                                                                                       |    34|
|2229  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__659  |     8|
|2230  |    mac_muladd_16s_15s_26ns_26_1_1_U1340                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_274                                                                                                                                |    61|
|2231  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1368                                                                                                                       |    61|
|2232  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__700  |     8|
|2233  |    mac_muladd_16s_15s_26ns_26_1_1_U1341                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_275                                                                                                                                |    22|
|2234  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1367                                                                                                                       |    22|
|2235  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__178  |     8|
|2236  |    mac_muladd_16s_15s_26ns_26_1_1_U1342                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_276                                                                                                                                |    53|
|2237  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1366                                                                                                                       |    53|
|2238  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__215  |     8|
|2239  |    mac_muladd_16s_15s_26ns_26_1_1_U1343                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_277                                                                                                                                |    31|
|2240  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1365                                                                                                                       |    31|
|2241  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__849  |     8|
|2242  |    mac_muladd_16s_15s_26ns_26_1_1_U1344                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_278                                                                                                                                |    32|
|2243  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1364                                                                                                                       |    32|
|2244  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__330  |     8|
|2245  |    mac_muladd_16s_15s_26ns_26_1_1_U1345                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_279                                                                                                                                |   112|
|2246  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1363                                                                                                                       |   112|
|2247  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__31   |     8|
|2248  |    mac_muladd_16s_15s_26ns_26_1_1_U1346                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_280                                                                                                                                |    11|
|2249  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1362                                                                                                                       |    11|
|2250  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__899  |     8|
|2251  |    mac_muladd_16s_15s_26ns_26_1_1_U1347                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_281                                                                                                                                |    22|
|2252  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1361                                                                                                                       |    22|
|2253  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__251  |     8|
|2254  |    mac_muladd_16s_15s_26ns_26_1_1_U1348                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_282                                                                                                                                |    20|
|2255  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1360                                                                                                                       |    20|
|2256  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__123  |     8|
|2257  |    mac_muladd_16s_15s_26ns_26_1_1_U1349                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_283                                                                                                                                |    53|
|2258  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1359                                                                                                                       |    53|
|2259  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__278  |     8|
|2260  |    mac_muladd_16s_15s_26ns_26_1_1_U1350                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_284                                                                                                                                |    65|
|2261  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1358                                                                                                                       |    65|
|2262  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__424  |     8|
|2263  |    mac_muladd_16s_15s_26ns_26_1_1_U1351                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_285                                                                                                                                |    26|
|2264  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1357                                                                                                                       |    26|
|2265  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel       |     8|
|2266  |    mac_muladd_16s_15s_26ns_26_1_1_U1352                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_286                                                                                                                                |    20|
|2267  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1356                                                                                                                       |    20|
|2268  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__12   |     8|
|2269  |    mac_muladd_16s_15s_26ns_26_1_1_U1353                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_287                                                                                                                                |    52|
|2270  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1355                                                                                                                       |    52|
|2271  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__125  |     8|
|2272  |    mac_muladd_16s_15s_26ns_26_1_1_U1354                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_288                                                                                                                                |    15|
|2273  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1354                                                                                                                       |    15|
|2274  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__486  |     8|
|2275  |    mac_muladd_16s_15s_26ns_26_1_1_U1355                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_289                                                                                                                                |    57|
|2276  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1353                                                                                                                       |    57|
|2277  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__502  |     8|
|2278  |    mac_muladd_16s_15s_26ns_26_1_1_U1356                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_290                                                                                                                                |    21|
|2279  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1352                                                                                                                       |    21|
|2280  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__17   |     8|
|2281  |    mac_muladd_16s_15s_26ns_26_1_1_U1357                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_291                                                                                                                                |    40|
|2282  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1351                                                                                                                       |    40|
|2283  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__56   |     8|
|2284  |    mac_muladd_16s_15s_26ns_26_1_1_U1358                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_292                                                                                                                                |    10|
|2285  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1350                                                                                                                       |    10|
|2286  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__32   |     8|
|2287  |    mac_muladd_16s_15s_26ns_26_1_1_U1359                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_293                                                                                                                                |    34|
|2288  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1349                                                                                                                       |    34|
|2289  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__724  |     8|
|2290  |    mac_muladd_16s_15s_26ns_26_1_1_U1360                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_294                                                                                                                                |   116|
|2291  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1348                                                                                                                       |   116|
|2292  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__781  |     8|
|2293  |    mac_muladd_16s_15s_26ns_26_1_1_U1361                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_295                                                                                                                                |    12|
|2294  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1347                                                                                                                       |    12|
|2295  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__717  |     8|
|2296  |    mac_muladd_16s_15s_26ns_26_1_1_U1362                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_296                                                                                                                                |    22|
|2297  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1346                                                                                                                       |    22|
|2298  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__86   |     8|
|2299  |    mac_muladd_16s_15s_26ns_26_1_1_U1363                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_297                                                                                                                                |    21|
|2300  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1345                                                                                                                       |    21|
|2301  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__90   |     8|
|2302  |    mac_muladd_16s_15s_26ns_26_1_1_U1364                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_298                                                                                                                                |    53|
|2303  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1344                                                                                                                       |    53|
|2304  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__159  |     8|
|2305  |    mac_muladd_16s_15s_26ns_26_1_1_U1365                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_299                                                                                                                                |    66|
|2306  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1343                                                                                                                       |    66|
|2307  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__604  |     8|
|2308  |    mac_muladd_16s_15s_26ns_26_1_1_U1366                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_300                                                                                                                                |    26|
|2309  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1342                                                                                                                       |    26|
|2310  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1    |     8|
|2311  |    mac_muladd_16s_15s_26ns_26_1_1_U1367                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_301                                                                                                                                |    20|
|2312  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1341                                                                                                                       |    20|
|2313  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13   |     8|
|2314  |    mac_muladd_16s_15s_26ns_26_1_1_U1368                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_302                                                                                                                                |    21|
|2315  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1340                                                                                                                       |    21|
|2316  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__100  |     8|
|2317  |    mac_muladd_16s_15s_26ns_26_1_1_U1369                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_303                                                                                                                                |    10|
|2318  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1339                                                                                                                       |    10|
|2319  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__518  |     8|
|2320  |    mac_muladd_16s_15s_26ns_26_1_1_U1370                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_304                                                                                                                                |    67|
|2321  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1338                                                                                                                       |    67|
|2322  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__45   |     8|
|2323  |    mac_muladd_16s_15s_26ns_26_1_1_U1371                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_305                                                                                                                                |    20|
|2324  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1337                                                                                                                       |    20|
|2325  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__129  |     8|
|2326  |    mac_muladd_16s_15s_26ns_26_1_1_U1372                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_306                                                                                                                                |    41|
|2327  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1336                                                                                                                       |    41|
|2328  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__277  |     8|
|2329  |    mac_muladd_16s_15s_26ns_26_1_1_U1373                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_307                                                                                                                                |    38|
|2330  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1335                                                                                                                       |    38|
|2331  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__384  |     8|
|2332  |    mac_muladd_16s_15s_26ns_26_1_1_U1374                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_308                                                                                                                                |    38|
|2333  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1334                                                                                                                       |    38|
|2334  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__706  |     8|
|2335  |    mac_muladd_16s_15s_26ns_26_1_1_U1375                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_309                                                                                                                                |    94|
|2336  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1333                                                                                                                       |    94|
|2337  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__811  |     8|
|2338  |    mac_muladd_16s_15s_26ns_26_1_1_U1376                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_310                                                                                                                                |    33|
|2339  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1332                                                                                                                       |    33|
|2340  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__595  |     8|
|2341  |    mac_muladd_16s_15s_26ns_26_1_1_U1377                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_311                                                                                                                                |    54|
|2342  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1331                                                                                                                       |    54|
|2343  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__55   |     8|
|2344  |    mac_muladd_16s_15s_26ns_26_1_1_U1378                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_312                                                                                                                                |    53|
|2345  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1330                                                                                                                       |    53|
|2346  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1    |     8|
|2347  |    mac_muladd_16s_15s_26ns_26_1_1_U1379                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_313                                                                                                                                |    21|
|2348  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1329                                                                                                                       |    21|
|2349  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__219  |     8|
|2350  |    mac_muladd_16s_15s_26ns_26_1_1_U1380                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_314                                                                                                                                |    42|
|2351  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1328                                                                                                                       |    42|
|2352  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__435  |     8|
|2353  |    mac_muladd_16s_15s_26ns_26_1_1_U1381                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_315                                                                                                                                |    25|
|2354  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1327                                                                                                                       |    25|
|2355  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__15   |     8|
|2356  |    mac_muladd_16s_15s_26ns_26_1_1_U1382                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_316                                                                                                                                |    21|
|2357  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1326                                                                                                                       |    21|
|2358  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__243  |     8|
|2359  |    mac_muladd_16s_15s_26ns_26_1_1_U1383                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_317                                                                                                                                |    52|
|2360  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1325                                                                                                                       |    52|
|2361  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__132  |     8|
|2362  |    mac_muladd_16s_15s_26ns_26_1_1_U1384                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_318                                                                                                                                |    42|
|2363  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1324                                                                                                                       |    42|
|2364  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__859  |     8|
|2365  |    mac_muladd_16s_15s_26ns_26_1_1_U1385                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_319                                                                                                                                |    68|
|2366  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1323                                                                                                                       |    68|
|2367  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__615  |     8|
|2368  |    mac_muladd_16s_15s_26ns_26_1_1_U1386                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_320                                                                                                                                |    21|
|2369  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1322                                                                                                                       |    21|
|2370  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__22   |     8|
|2371  |    mac_muladd_16s_15s_26ns_26_1_1_U1387                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_321                                                                                                                                |    48|
|2372  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1321                                                                                                                       |    48|
|2373  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__60   |     8|
|2374  |    mac_muladd_16s_15s_26ns_26_1_1_U1388                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_322                                                                                                                                |    35|
|2375  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1320                                                                                                                       |    35|
|2376  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__720  |     8|
|2377  |    mac_muladd_16s_15s_26ns_26_1_1_U1389                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_323                                                                                                                                |    35|
|2378  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1319                                                                                                                       |    35|
|2379  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__397  |     8|
|2380  |    mac_muladd_16s_15s_26ns_26_1_1_U1390                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_324                                                                                                                                |   123|
|2381  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1318                                                                                                                       |   123|
|2382  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__509  |     8|
|2383  |    mac_muladd_16s_15s_26ns_26_1_1_U1391                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_325                                                                                                                                |    11|
|2384  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1317                                                                                                                       |    11|
|2385  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__825  |     8|
|2386  |    mac_muladd_16s_15s_26ns_26_1_1_U1392                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_326                                                                                                                                |    21|
|2387  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1316                                                                                                                       |    21|
|2388  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__93   |     8|
|2389  |    mac_muladd_16s_15s_26ns_26_1_1_U1393                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_327                                                                                                                                |    53|
|2390  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1315                                                                                                                       |    53|
|2391  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__226  |     8|
|2392  |    mac_muladd_16s_15s_26ns_26_1_1_U1394                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_328                                                                                                                                |    22|
|2393  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1314                                                                                                                       |    22|
|2394  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__190  |     8|
|2395  |    mac_muladd_16s_15s_26ns_26_1_1_U1395                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_329                                                                                                                                |    63|
|2396  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1313                                                                                                                       |    63|
|2397  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__442  |     8|
|2398  |    mac_muladd_16s_15s_26ns_26_1_1_U1396                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_330                                                                                                                                |    20|
|2399  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1312                                                                                                                       |    20|
|2400  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__36   |     8|
|2401  |    mac_muladd_16s_15s_26ns_26_1_1_U1397                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_331                                                                                                                                |    26|
|2402  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1311                                                                                                                       |    26|
|2403  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__12   |     8|
|2404  |    mac_muladd_16s_15s_26ns_26_1_1_U1398                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_332                                                                                                                                |    52|
|2405  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1310                                                                                                                       |    52|
|2406  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__140  |     8|
|2407  |    mac_muladd_16s_15s_26ns_26_1_1_U1399                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_333                                                                                                                                |     9|
|2408  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1309                                                                                                                       |     9|
|2409  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__601  |     8|
|2410  |    mac_muladd_16s_15s_26ns_26_1_1_U1400                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_334                                                                                                                                |    56|
|2411  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1308                                                                                                                       |    56|
|2412  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__466  |     8|
|2413  |    mac_muladd_16s_15s_26ns_26_1_1_U1401                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_335                                                                                                                                |    20|
|2414  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1307                                                                                                                       |    20|
|2415  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__263  |     8|
|2416  |    mac_muladd_16s_15s_26ns_26_1_1_U1402                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_336                                                                                                                                |    53|
|2417  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1306                                                                                                                       |    53|
|2418  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__33   |     8|
|2419  |    mac_muladd_16s_15s_26ns_26_1_1_U1403                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_337                                                                                                                                |     9|
|2420  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1305                                                                                                                       |     9|
|2421  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__148  |     8|
|2422  |    mac_muladd_16s_15s_26ns_26_1_1_U1404                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_338                                                                                                                                |    31|
|2423  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1304                                                                                                                       |    31|
|2424  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__28   |     8|
|2425  |    mac_muladd_16s_15s_26ns_26_1_1_U1405                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_339                                                                                                                                |   113|
|2426  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1303                                                                                                                       |   113|
|2427  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__417  |     8|
|2428  |    mac_muladd_16s_15s_26ns_26_1_1_U1406                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_340                                                                                                                                |    11|
|2429  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1302                                                                                                                       |    11|
|2430  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__496  |     8|
|2431  |    mac_muladd_16s_15s_26ns_26_1_1_U1407                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_341                                                                                                                                |    21|
|2432  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1301                                                                                                                       |    21|
|2433  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__286  |     8|
|2434  |    mac_muladd_16s_15s_26ns_26_1_1_U1408                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_342                                                                                                                                |    52|
|2435  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1300                                                                                                                       |    52|
|2436  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__211  |     8|
|2437  |    mac_muladd_16s_15s_26ns_26_1_1_U1409                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_343                                                                                                                                |    21|
|2438  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1299                                                                                                                       |    21|
|2439  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__175  |     8|
|2440  |    mac_muladd_16s_15s_26ns_26_1_1_U1410                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_344                                                                                                                                |    71|
|2441  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1298                                                                                                                       |    71|
|2442  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__798  |     8|
|2443  |    mac_muladd_16s_15s_26ns_26_1_1_U1411                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_345                                                                                                                                |    21|
|2444  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1297                                                                                                                       |    21|
|2445  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__143  |     8|
|2446  |    mac_muladd_16s_15s_26ns_26_1_1_U1412                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_346                                                                                                                                |    26|
|2447  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1296                                                                                                                       |    26|
|2448  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6    |     8|
|2449  |    mac_muladd_16s_15s_26ns_26_1_1_U1413                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_347                                                                                                                                |    53|
|2450  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1295                                                                                                                       |    53|
|2451  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__264  |     8|
|2452  |    mac_muladd_16s_15s_26ns_26_1_1_U1414                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_348                                                                                                                                |     8|
|2453  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1294                                                                                                                       |     8|
|2454  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__873  |     8|
|2455  |    mac_muladd_16s_15s_26ns_26_1_1_U1415                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_349                                                                                                                                |    62|
|2456  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1293                                                                                                                       |    62|
|2457  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__534  |     8|
|2458  |    mac_muladd_16s_15s_26ns_26_1_1_U1416                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_350                                                                                                                                |    20|
|2459  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1292                                                                                                                       |    20|
|2460  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__273  |     8|
|2461  |    mac_muladd_16s_15s_26ns_26_1_1_U1417                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_351                                                                                                                                |    53|
|2462  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1291                                                                                                                       |    53|
|2463  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__248  |     8|
|2464  |    mac_muladd_16s_15s_26ns_26_1_1_U1418                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_352                                                                                                                                |    36|
|2465  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1290                                                                                                                       |    36|
|2466  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__304  |     8|
|2467  |    mac_muladd_16s_15s_26ns_26_1_1_U1419                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_353                                                                                                                                |    33|
|2468  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1289                                                                                                                       |    33|
|2469  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__887  |     8|
|2470  |    mac_muladd_16s_15s_26ns_26_1_1_U1420                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_354                                                                                                                                |    94|
|2471  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1288                                                                                                                       |    94|
|2472  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__76   |     8|
|2473  |    mac_muladd_16s_15s_26ns_26_1_1_U1421                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_355                                                                                                                                |    39|
|2474  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1287                                                                                                                       |    39|
|2475  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__454  |     8|
|2476  |    mac_muladd_16s_15s_26ns_26_1_1_U1422                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_356                                                                                                                                |    20|
|2477  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1286                                                                                                                       |    20|
|2478  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__235  |     8|
|2479  |    mac_muladd_16s_15s_26ns_26_1_1_U1423                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_357                                                                                                                                |    52|
|2480  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1285                                                                                                                       |    52|
|2481  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__96   |     8|
|2482  |    mac_muladd_16s_15s_26ns_26_1_1_U1424                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_358                                                                                                                                |    21|
|2483  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1284                                                                                                                       |    21|
|2484  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__63   |     8|
|2485  |    mac_muladd_16s_15s_26ns_26_1_1_U1425                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_359                                                                                                                                |    44|
|2486  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1283                                                                                                                       |    44|
|2487  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__310  |     8|
|2488  |    mac_muladd_16s_15s_26ns_26_1_1_U1426                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_360                                                                                                                                |    20|
|2489  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1282                                                                                                                       |    20|
|2490  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__206  |     8|
|2491  |    mac_muladd_16s_15s_26ns_26_1_1_U1427                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_361                                                                                                                                |    26|
|2492  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1281                                                                                                                       |    26|
|2493  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3    |     8|
|2494  |    mac_muladd_16s_15s_26ns_26_1_1_U1428                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_362                                                                                                                                |    53|
|2495  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1280                                                                                                                       |    53|
|2496  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__212  |     8|
|2497  |    mac_muladd_16s_15s_26ns_26_1_1_U1429                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_363                                                                                                                                |    30|
|2498  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1279                                                                                                                       |    30|
|2499  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__352  |     8|
|2500  |    mac_muladd_16s_15s_26ns_26_1_1_U1430                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_364                                                                                                                                |    61|
|2501  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1278                                                                                                                       |    61|
|2502  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__301  |     8|
|2503  |    mac_muladd_16s_15s_26ns_26_1_1_U1431                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_365                                                                                                                                |    20|
|2504  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1277                                                                                                                       |    20|
|2505  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__88   |     8|
|2506  |    mac_muladd_16s_15s_26ns_26_1_1_U1432                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_366                                                                                                                                |    53|
|2507  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1276                                                                                                                       |    53|
|2508  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13   |     8|
|2509  |    mac_muladd_16s_15s_26ns_26_1_1_U1433                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_367                                                                                                                                |    31|
|2510  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1275                                                                                                                       |    31|
|2511  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__419  |     8|
|2512  |    mac_muladd_16s_15s_26ns_26_1_1_U1434                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_368                                                                                                                                |    32|
|2513  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1274                                                                                                                       |    32|
|2514  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__62   |     8|
|2515  |    mac_muladd_16s_15s_26ns_26_1_1_U1435                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_369                                                                                                                                |   116|
|2516  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1273                                                                                                                       |   116|
|2517  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__175  |     8|
|2518  |    mac_muladd_16s_15s_26ns_26_1_1_U1436                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_370                                                                                                                                |    12|
|2519  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1272                                                                                                                       |    12|
|2520  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__71   |     8|
|2521  |    mac_muladd_16s_15s_26ns_26_1_1_U1437                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_371                                                                                                                                |    20|
|2522  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1271                                                                                                                       |    20|
|2523  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__176  |     8|
|2524  |    mac_muladd_16s_15s_26ns_26_1_1_U1438                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_372                                                                                                                                |    52|
|2525  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1270                                                                                                                       |    52|
|2526  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__276  |     8|
|2527  |    mac_muladd_16s_15s_26ns_26_1_1_U1439                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_373                                                                                                                                |    21|
|2528  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1269                                                                                                                       |    21|
|2529  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__137  |     8|
|2530  |    mac_muladd_16s_15s_26ns_26_1_1_U1440                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_374                                                                                                                                |    61|
|2531  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1268                                                                                                                       |    61|
|2532  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__98   |     8|
|2533  |    mac_muladd_16s_15s_26ns_26_1_1_U1441                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_375                                                                                                                                |    20|
|2534  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1267                                                                                                                       |    20|
|2535  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__68   |     8|
|2536  |    mac_muladd_16s_15s_26ns_26_1_1_U1442                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_376                                                                                                                                |    52|
|2537  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1266                                                                                                                       |    52|
|2538  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__139  |     8|
|2539  |    mac_muladd_16s_15s_26ns_26_1_1_U1443                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_377                                                                                                                                |    26|
|2540  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1265                                                                                                                       |    26|
|2541  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__9    |     8|
|2542  |    mac_muladd_16s_15s_26ns_26_1_1_U1444                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_378                                                                                                                                |    10|
|2543  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1264                                                                                                                       |    10|
|2544  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__909  |     8|
|2545  |    mac_muladd_16s_15s_26ns_26_1_1_U1445                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_379                                                                                                                                |    56|
|2546  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1263                                                                                                                       |    56|
|2547  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__155  |     8|
|2548  |    mac_muladd_16s_15s_26ns_26_1_1_U1446                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_380                                                                                                                                |    21|
|2549  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1262                                                                                                                       |    21|
|2550  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__256  |     8|
|2551  |    mac_muladd_16s_15s_26ns_26_1_1_U1447                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_381                                                                                                                                |    52|
|2552  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1261                                                                                                                       |    52|
|2553  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__293  |     8|
|2554  |    mac_muladd_16s_15s_26ns_26_1_1_U1448                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_382                                                                                                                                |     9|
|2555  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1260                                                                                                                       |     9|
|2556  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__274  |     8|
|2557  |    mac_muladd_16s_15s_26ns_26_1_1_U1449                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_383                                                                                                                                |    32|
|2558  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1259                                                                                                                       |    32|
|2559  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__753  |     8|
|2560  |    mac_muladd_16s_15s_26ns_26_1_1_U1450                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_384                                                                                                                                |   113|
|2561  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1258                                                                                                                       |   113|
|2562  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__906  |     8|
|2563  |    mac_muladd_16s_15s_26ns_26_1_1_U1451                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_385                                                                                                                                |    11|
|2564  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1257                                                                                                                       |    11|
|2565  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__320  |     8|
|2566  |    mac_muladd_16s_15s_26ns_26_1_1_U1452                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_386                                                                                                                                |    21|
|2567  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1256                                                                                                                       |    21|
|2568  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__107  |     8|
|2569  |    mac_muladd_16s_15s_26ns_26_1_1_U1453                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_387                                                                                                                                |    54|
|2570  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1255                                                                                                                       |    54|
|2571  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__209  |     8|
|2572  |    mac_muladd_16s_15s_26ns_26_1_1_U1454                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_388                                                                                                                                |    21|
|2573  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1254                                                                                                                       |    21|
|2574  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__172  |     8|
|2575  |    mac_muladd_16s_15s_26ns_26_1_1_U1455                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_389                                                                                                                                |    66|
|2576  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1253                                                                                                                       |    66|
|2577  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__374  |     8|
|2578  |    mac_muladd_16s_15s_26ns_26_1_1_U1456                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_390                                                                                                                                |    20|
|2579  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1252                                                                                                                       |    20|
|2580  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__146  |     8|
|2581  |    mac_muladd_16s_15s_26ns_26_1_1_U1457                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_391                                                                                                                                |    52|
|2582  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1251                                                                                                                       |    52|
|2583  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__221  |     8|
|2584  |    mac_muladd_16s_15s_26ns_26_1_1_U1458                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_392                                                                                                                                |    26|
|2585  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1250                                                                                                                       |    26|
|2586  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7    |     8|
|2587  |    mac_muladd_16s_15s_26ns_26_1_1_U1459                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_393                                                                                                                                |     9|
|2588  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1249                                                                                                                       |     9|
|2589  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__561  |     8|
|2590  |    mac_muladd_16s_15s_26ns_26_1_1_U1460                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_394                                                                                                                                |    59|
|2591  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1248                                                                                                                       |    59|
|2592  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__221  |     8|
|2593  |    mac_muladd_16s_15s_26ns_26_1_1_U1461                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_395                                                                                                                                |    22|
|2594  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1247                                                                                                                       |    22|
|2595  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__114  |     8|
|2596  |    mac_muladd_16s_15s_26ns_26_1_1_U1462                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_396                                                                                                                                |    53|
|2597  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1246                                                                                                                       |    53|
|2598  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__149  |     8|
|2599  |    mac_muladd_16s_15s_26ns_26_1_1_U1463                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_397                                                                                                                                |    38|
|2600  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1245                                                                                                                       |    38|
|2601  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__722  |     8|
|2602  |    mac_muladd_16s_15s_26ns_26_1_1_U1464                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_398                                                                                                                                |    33|
|2603  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1244                                                                                                                       |    33|
|2604  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6    |     8|
|2605  |    mac_muladd_16s_15s_26ns_26_1_1_U1465                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_399                                                                                                                                |    95|
|2606  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1243                                                                                                                       |    95|
|2607  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__156  |     8|
|2608  |    mac_muladd_16s_15s_26ns_26_1_1_U1466                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_400                                                                                                                                |    35|
|2609  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1242                                                                                                                       |    35|
|2610  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__611  |     8|
|2611  |    mac_muladd_16s_15s_26ns_26_1_1_U1467                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_401                                                                                                                                |    21|
|2612  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1241                                                                                                                       |    21|
|2613  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__183  |     8|
|2614  |    mac_muladd_16s_15s_26ns_26_1_1_U1468                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_402                                                                                                                                |    52|
|2615  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1240                                                                                                                       |    52|
|2616  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__207  |     8|
|2617  |    mac_muladd_16s_15s_26ns_26_1_1_U1469                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_403                                                                                                                                |    21|
|2618  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1239                                                                                                                       |    21|
|2619  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__171  |     8|
|2620  |    mac_muladd_16s_15s_26ns_26_1_1_U1470                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_404                                                                                                                                |    44|
|2621  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1238                                                                                                                       |    44|
|2622  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__400  |     8|
|2623  |    mac_muladd_16s_15s_26ns_26_1_1_U1471                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_405                                                                                                                                |    20|
|2624  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1237                                                                                                                       |    20|
|2625  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__228  |     8|
|2626  |    mac_muladd_16s_15s_26ns_26_1_1_U1472                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_406                                                                                                                                |    54|
|2627  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1236                                                                                                                       |    54|
|2628  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__25   |     8|
|2629  |    mac_muladd_16s_15s_26ns_26_1_1_U1473                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_407                                                                                                                                |    26|
|2630  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1235                                                                                                                       |    26|
|2631  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__8    |     8|
|2632  |    mac_muladd_16s_15s_26ns_26_1_1_U1474                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_408                                                                                                                                |    30|
|2633  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1234                                                                                                                       |    30|
|2634  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__914  |     8|
|2635  |    mac_muladd_16s_15s_26ns_26_1_1_U1475                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_409                                                                                                                                |    61|
|2636  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1233                                                                                                                       |    61|
|2637  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__457  |     8|
|2638  |    mac_muladd_16s_15s_26ns_26_1_1_U1476                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_410                                                                                                                                |    21|
|2639  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1232                                                                                                                       |    21|
|2640  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__32   |     8|
|2641  |    mac_muladd_16s_15s_26ns_26_1_1_U1477                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_411                                                                                                                                |    52|
|2642  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1231                                                                                                                       |    52|
|2643  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__67   |     8|
|2644  |    mac_muladd_16s_15s_26ns_26_1_1_U1478                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_412                                                                                                                                |    35|
|2645  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1230                                                                                                                       |    35|
|2646  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__395  |     8|
|2647  |    mac_muladd_16s_15s_26ns_26_1_1_U1479                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_413                                                                                                                                |    34|
|2648  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1229                                                                                                                       |    34|
|2649  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__272  |     8|
|2650  |    mac_muladd_16s_15s_26ns_26_1_1_U1480                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_414                                                                                                                                |   114|
|2651  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1228                                                                                                                       |   114|
|2652  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__346  |     8|
|2653  |    mac_muladd_16s_15s_26ns_26_1_1_U1481                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_415                                                                                                                                |    12|
|2654  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1227                                                                                                                       |    12|
|2655  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__443  |     8|
|2656  |    mac_muladd_16s_15s_26ns_26_1_1_U1482                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_416                                                                                                                                |    21|
|2657  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1226                                                                                                                       |    21|
|2658  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__241  |     8|
|2659  |    mac_muladd_16s_15s_26ns_26_1_1_U1483                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_417                                                                                                                                |    53|
|2660  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1225                                                                                                                       |    53|
|2661  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__14   |     8|
|2662  |    mac_muladd_16s_15s_26ns_26_1_1_U1484                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_418                                                                                                                                |    20|
|2663  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1224                                                                                                                       |    20|
|2664  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__11   |     8|
|2665  |    mac_muladd_16s_15s_26ns_26_1_1_U1485                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_419                                                                                                                                |    87|
|2666  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1223                                                                                                                       |    87|
|2667  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__57   |     8|
|2668  |    mac_muladd_16s_15s_26ns_26_1_1_U1486                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_420                                                                                                                                |    20|
|2669  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1222                                                                                                                       |    20|
|2670  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel       |     8|
|2671  |    mac_muladd_16s_15s_26ns_26_1_1_U1487                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_421                                                                                                                                |    54|
|2672  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1221                                                                                                                       |    54|
|2673  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__85   |     8|
|2674  |    mac_muladd_16s_15s_26ns_26_1_1_U1488                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_422                                                                                                                                |    22|
|2675  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1220                                                                                                                       |    22|
|2676  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__869  |     8|
|2677  |    mac_muladd_16s_15s_26ns_26_1_1_U1489                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_423                                                                                                                                |    26|
|2678  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1219                                                                                                                       |    26|
|2679  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4    |     8|
|2680  |    mac_muladd_16s_15s_26ns_26_1_1_U1490                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_424                                                                                                                                |    29|
|2681  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1218                                                                                                                       |    29|
|2682  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__93   |     8|
|2683  |    mac_muladd_16s_15s_26ns_26_1_1_U1491                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_425                                                                                                                                |    21|
|2684  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1217                                                                                                                       |    21|
|2685  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__113  |     8|
|2686  |    mac_muladd_16s_15s_26ns_26_1_1_U1492                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_426                                                                                                                                |    52|
|2687  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1216                                                                                                                       |    52|
|2688  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__294  |     8|
|2689  |    mac_muladd_16s_15s_26ns_26_1_1_U1493                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_427                                                                                                                                |    36|
|2690  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1215                                                                                                                       |    36|
|2691  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__805  |     8|
|2692  |    mac_muladd_16s_15s_26ns_26_1_1_U1494                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_428                                                                                                                                |    47|
|2693  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1214                                                                                                                       |    47|
|2694  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__343  |     8|
|2695  |    mac_muladd_16s_15s_26ns_26_1_1_U1495                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_429                                                                                                                                |    46|
|2696  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1213                                                                                                                       |    46|
|2697  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__234  |     8|
|2698  |    mac_muladd_16s_15s_26ns_26_1_1_U1496                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_430                                                                                                                                |    41|
|2699  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1212                                                                                                                       |    41|
|2700  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__46   |     8|
|2701  |    mac_muladd_16s_15s_26ns_26_1_1_U1497                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_431                                                                                                                                |    21|
|2702  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1211                                                                                                                       |    21|
|2703  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__54   |     8|
|2704  |    mac_muladd_16s_15s_26ns_26_1_1_U1498                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_432                                                                                                                                |    53|
|2705  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1210                                                                                                                       |    53|
|2706  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__2    |     8|
|2707  |    mac_muladd_16s_15s_26ns_26_1_1_U1499                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_433                                                                                                                                |    20|
|2708  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1209                                                                                                                       |    20|
|2709  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3    |     8|
|2710  |    mac_muladd_16s_15s_26ns_26_1_1_U1500                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_434                                                                                                                                |    29|
|2711  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1208                                                                                                                       |    29|
|2712  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__189  |     8|
|2713  |    mac_muladd_16s_15s_26ns_26_1_1_U1501                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_435                                                                                                                                |    20|
|2714  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1207                                                                                                                       |    20|
|2715  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4    |     8|
|2716  |    mac_muladd_16s_15s_26ns_26_1_1_U1502                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_436                                                                                                                                |    53|
|2717  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1206                                                                                                                       |    53|
|2718  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__130  |     8|
|2719  |    mac_muladd_16s_15s_26ns_26_1_1_U1503                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_437                                                                                                                                |    40|
|2720  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1205                                                                                                                       |    40|
|2721  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__74   |     8|
|2722  |    mac_muladd_16s_15s_26ns_26_1_1_U1504                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_438                                                                                                                                |    26|
|2723  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1204                                                                                                                       |    26|
|2724  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1351/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3    |     8|
|2725  |    mac_muladd_16s_15s_26ns_26_1_1_U1505                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_439                                                                                                                                |    66|
|2726  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1203                                                                                                                       |    66|
|2727  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__599  |     8|
|2728  |    mac_muladd_16s_15s_26ns_26_1_1_U1506                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_440                                                                                                                                |    21|
|2729  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1202                                                                                                                       |    21|
|2730  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__292  |     8|
|2731  |    mac_muladd_16s_15s_26ns_26_1_1_U1507                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_441                                                                                                                                |    52|
|2732  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1201                                                                                                                       |    52|
|2733  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__154  |     8|
|2734  |    mac_muladd_16s_15s_26ns_26_1_1_U1508                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_442                                                                                                                                |    36|
|2735  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1200                                                                                                                       |    36|
|2736  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__385  |     8|
|2737  |    mac_muladd_16s_15s_26ns_26_1_1_U1509                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_443                                                                                                                                |   121|
|2738  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1199                                                                                                                       |   121|
|2739  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__26   |     8|
|2740  |    mac_muladd_16s_15s_26ns_26_1_1_U1510                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_444                                                                                                                                |     9|
|2741  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1198                                                                                                                       |     9|
|2742  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/tmp_125_reg_105636_reg_funnel__19                                                                      |     8|
|2743  |    mac_muladd_16s_15s_26ns_26_1_1_U1511                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_445                                                                                                                                |    31|
|2744  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1197                                                                                                                       |    31|
|2745  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__22   |     8|
|2746  |    mac_muladd_16s_15s_26ns_26_1_1_U1512                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_446                                                                                                                                |    20|
|2747  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1196                                                                                                                       |    20|
|2748  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__92   |     8|
|2749  |    mac_muladd_16s_15s_26ns_26_1_1_U1513                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_447                                                                                                                                |    54|
|2750  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1195                                                                                                                       |    54|
|2751  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__253  |     8|
|2752  |    mac_muladd_16s_15s_26ns_26_1_1_U1514                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_448                                                                                                                                |    21|
|2753  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1194                                                                                                                       |    21|
|2754  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__217  |     8|
|2755  |    mac_muladd_16s_15s_26ns_26_1_1_U1515                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_449                                                                                                                                |    10|
|2756  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1193                                                                                                                       |    10|
|2757  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__67   |     8|
|2758  |    mac_muladd_16s_15s_26ns_26_1_1_U1516                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_450                                                                                                                                |    21|
|2759  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1192                                                                                                                       |    21|
|2760  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__62   |     8|
|2761  |    mac_muladd_16s_15s_26ns_26_1_1_U1517                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_451                                                                                                                                |    53|
|2762  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1191                                                                                                                       |    53|
|2763  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__45   |     8|
|2764  |    mac_muladd_16s_15s_26ns_26_1_1_U1518                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_452                                                                                                                                |    71|
|2765  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1190                                                                                                                       |    71|
|2766  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__879  |     8|
|2767  |    mac_muladd_16s_15s_26ns_26_1_1_U1519                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_453                                                                                                                                |    26|
|2768  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1189                                                                                                                       |    26|
|2769  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__32   |     8|
|2770  |    mac_muladd_16s_15s_26ns_26_1_1_U1520                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_454                                                                                                                                |    71|
|2771  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1188                                                                                                                       |    71|
|2772  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__358  |     8|
|2773  |    mac_muladd_16s_15s_26ns_26_1_1_U1521                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_455                                                                                                                                |    22|
|2774  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1187                                                                                                                       |    22|
|2775  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__27   |     8|
|2776  |    mac_muladd_16s_15s_26ns_26_1_1_U1522                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_456                                                                                                                                |    53|
|2777  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1186                                                                                                                       |    53|
|2778  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__245  |     8|
|2779  |    mac_muladd_16s_15s_26ns_26_1_1_U1523                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_457                                                                                                                                |    40|
|2780  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1185                                                                                                                       |    40|
|2781  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__474  |     8|
|2782  |    mac_muladd_16s_15s_26ns_26_1_1_U1524                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_458                                                                                                                                |   127|
|2783  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1184                                                                                                                       |   127|
|2784  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__115  |     8|
|2785  |    mac_muladd_16s_15s_26ns_26_1_1_U1525                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_459                                                                                                                                |    29|
|2786  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1183                                                                                                                       |    29|
|2787  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__237  |     8|
|2788  |    mac_muladd_16s_15s_26ns_26_1_1_U1526                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_460                                                                                                                                |     9|
|2789  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1182                                                                                                                       |     9|
|2790  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__577  |     8|
|2791  |    mac_muladd_16s_15s_26ns_26_1_1_U1527                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_461                                                                                                                                |    20|
|2792  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1181                                                                                                                       |    20|
|2793  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__8    |     8|
|2794  |    mac_muladd_16s_15s_26ns_26_1_1_U1528                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_462                                                                                                                                |    40|
|2795  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1180                                                                                                                       |    40|
|2796  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__285  |     8|
|2797  |    mac_muladd_16s_15s_26ns_26_1_1_U1529                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_463                                                                                                                                |    22|
|2798  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1179                                                                                                                       |    22|
|2799  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__246  |     8|
|2800  |    mac_muladd_16s_15s_26ns_26_1_1_U1530                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_464                                                                                                                                |    61|
|2801  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1178                                                                                                                       |    61|
|2802  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__737  |     8|
|2803  |    mac_muladd_16s_15s_26ns_26_1_1_U1531                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_465                                                                                                                                |    20|
|2804  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1177                                                                                                                       |    20|
|2805  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__266  |     8|
|2806  |    mac_muladd_16s_15s_26ns_26_1_1_U1532                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_466                                                                                                                                |    40|
|2807  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1176                                                                                                                       |    40|
|2808  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__252  |     8|
|2809  |    mac_muladd_16s_15s_26ns_26_1_1_U1533                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_467                                                                                                                                |     9|
|2810  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1175                                                                                                                       |     9|
|2811  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__631  |     8|
|2812  |    mac_muladd_16s_15s_26ns_26_1_1_U1534                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_468                                                                                                                                |    57|
|2813  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1174                                                                                                                       |    57|
|2814  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__452  |     8|
|2815  |    mac_muladd_16s_15s_26ns_26_1_1_U1535                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_469                                                                                                                                |    26|
|2816  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1173                                                                                                                       |    26|
|2817  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__39   |     8|
|2818  |    mac_muladd_16s_15s_26ns_26_1_1_U1536                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_470                                                                                                                                |    21|
|2819  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1172                                                                                                                       |    21|
|2820  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__40   |     8|
|2821  |    mac_muladd_16s_15s_26ns_26_1_1_U1537                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_471                                                                                                                                |    52|
|2822  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1171                                                                                                                       |    52|
|2823  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__74   |     8|
|2824  |    mac_muladd_16s_15s_26ns_26_1_1_U1538                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_472                                                                                                                                |     8|
|2825  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1170                                                                                                                       |     8|
|2826  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__559  |     8|
|2827  |    mac_muladd_16s_15s_26ns_26_1_1_U1539                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_473                                                                                                                                |    29|
|2828  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1169                                                                                                                       |    29|
|2829  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__219  |     8|
|2830  |    mac_muladd_16s_15s_26ns_26_1_1_U1540                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_474                                                                                                                                |   114|
|2831  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1168                                                                                                                       |   114|
|2832  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__339  |     8|
|2833  |    mac_muladd_16s_15s_26ns_26_1_1_U1541                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_475                                                                                                                                |    11|
|2834  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1167                                                                                                                       |    11|
|2835  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__680  |     8|
|2836  |    mac_muladd_16s_15s_26ns_26_1_1_U1542                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_476                                                                                                                                |    21|
|2837  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1166                                                                                                                       |    21|
|2838  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__216  |     8|
|2839  |    mac_muladd_16s_15s_26ns_26_1_1_U1543                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_477                                                                                                                                |    40|
|2840  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1165                                                                                                                       |    40|
|2841  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__84   |     8|
|2842  |    mac_muladd_16s_15s_26ns_26_1_1_U1544                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_478                                                                                                                                |    21|
|2843  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1164                                                                                                                       |    21|
|2844  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__53   |     8|
|2845  |    mac_muladd_16s_15s_26ns_26_1_1_U1545                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_479                                                                                                                                |    30|
|2846  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1163                                                                                                                       |    30|
|2847  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__491  |     8|
|2848  |    mac_muladd_16s_15s_26ns_26_1_1_U1546                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_480                                                                                                                                |    20|
|2849  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1162                                                                                                                       |    20|
|2850  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__297  |     8|
|2851  |    mac_muladd_16s_15s_26ns_26_1_1_U1547                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_481                                                                                                                                |    40|
|2852  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1161                                                                                                                       |    40|
|2853  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__291  |     8|
|2854  |    mac_muladd_16s_15s_26ns_26_1_1_U1548                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_482                                                                                                                                |    40|
|2855  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1160                                                                                                                       |    40|
|2856  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__380  |     8|
|2857  |    mac_muladd_16s_15s_26ns_26_1_1_U1549                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_483                                                                                                                                |    64|
|2858  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1159                                                                                                                       |    64|
|2859  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__39   |     8|
|2860  |    mac_muladd_16s_15s_26ns_26_1_1_U1550                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_484                                                                                                                                |    26|
|2861  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1158                                                                                                                       |    26|
|2862  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__30   |     8|
|2863  |    mac_muladd_16s_15s_26ns_26_1_1_U1551                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_485                                                                                                                                |    21|
|2864  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1157                                                                                                                       |    21|
|2865  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__187  |     8|
|2866  |    mac_muladd_16s_15s_26ns_26_1_1_U1552                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_486                                                                                                                                |    52|
|2867  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1156                                                                                                                       |    52|
|2868  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__224  |     8|
|2869  |    mac_muladd_16s_15s_26ns_26_1_1_U1553                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_487                                                                                                                                |    32|
|2870  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1155                                                                                                                       |    32|
|2871  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__25   |     8|
|2872  |    mac_muladd_16s_15s_26ns_26_1_1_U1554                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_488                                                                                                                                |   124|
|2873  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1154                                                                                                                       |   124|
|2874  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__179  |     8|
|2875  |    mac_muladd_16s_15s_26ns_26_1_1_U1555                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_489                                                                                                                                |    10|
|2876  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1153                                                                                                                       |    10|
|2877  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__633  |     8|
|2878  |    mac_muladd_16s_15s_26ns_26_1_1_U1556                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_490                                                                                                                                |    32|
|2879  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1152                                                                                                                       |    32|
|2880  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__431  |     8|
|2881  |    mac_muladd_16s_15s_26ns_26_1_1_U1557                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_491                                                                                                                                |    22|
|2882  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1151                                                                                                                       |    22|
|2883  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__254  |     8|
|2884  |    mac_muladd_16s_15s_26ns_26_1_1_U1558                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_492                                                                                                                                |    17|
|2885  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1150                                                                                                                       |    17|
|2886  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__16   |     8|
|2887  |    mac_muladd_16s_15s_26ns_26_1_1_U1559                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_493                                                                                                                                |    53|
|2888  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1149                                                                                                                       |    53|
|2889  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__275  |     8|
|2890  |    mac_muladd_16s_15s_26ns_26_1_1_U1560                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_494                                                                                                                                |    10|
|2891  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1148                                                                                                                       |    10|
|2892  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__420  |     8|
|2893  |    mac_muladd_16s_15s_26ns_26_1_1_U1561                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_495                                                                                                                                |    21|
|2894  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1147                                                                                                                       |    21|
|2895  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__73   |     8|
|2896  |    mac_muladd_16s_15s_26ns_26_1_1_U1562                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_496                                                                                                                                |    50|
|2897  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1146                                                                                                                       |    50|
|2898  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__44   |     8|
|2899  |    mac_muladd_16s_15s_26ns_26_1_1_U1563                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_497                                                                                                                                |    71|
|2900  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1145                                                                                                                       |    71|
|2901  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__826  |     8|
|2902  |    mac_muladd_16s_15s_26ns_26_1_1_U1564                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_498                                                                                                                                |    63|
|2903  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1144                                                                                                                       |    63|
|2904  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__629  |     8|
|2905  |    mac_muladd_16s_15s_26ns_26_1_1_U1565                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_499                                                                                                                                |    26|
|2906  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1143                                                                                                                       |    26|
|2907  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5    |     8|
|2908  |    mac_muladd_16s_15s_26ns_26_1_1_U1566                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_500                                                                                                                                |    21|
|2909  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1142                                                                                                                       |    21|
|2910  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__281  |     8|
|2911  |    mac_muladd_16s_15s_26ns_26_1_1_U1567                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_501                                                                                                                                |    53|
|2912  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1141                                                                                                                       |    53|
|2913  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__34   |     8|
|2914  |    mac_muladd_16s_15s_26ns_26_1_1_U1568                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_502                                                                                                                                |    31|
|2915  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1140                                                                                                                       |    31|
|2916  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__545  |     8|
|2917  |    mac_muladd_16s_15s_26ns_26_1_1_U1569                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_503                                                                                                                                |   118|
|2918  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1139                                                                                                                       |   118|
|2919  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__356  |     8|
|2920  |    mac_muladd_16s_15s_26ns_26_1_1_U1570                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_504                                                                                                                                |    28|
|2921  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1138                                                                                                                       |    28|
|2922  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__525  |     8|
|2923  |    mac_muladd_16s_15s_26ns_26_1_1_U1571                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_505                                                                                                                                |     9|
|2924  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1137                                                                                                                       |     9|
|2925  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__598  |     8|
|2926  |    mac_muladd_16s_15s_26ns_26_1_1_U1572                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_506                                                                                                                                |    21|
|2927  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1136                                                                                                                       |    21|
|2928  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__182  |     8|
|2929  |    mac_muladd_16s_15s_26ns_26_1_1_U1573                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_507                                                                                                                                |    20|
|2930  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1135                                                                                                                       |    20|
|2931  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__157  |     8|
|2932  |    mac_muladd_16s_15s_26ns_26_1_1_U1574                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_508                                                                                                                                |    53|
|2933  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1134                                                                                                                       |    53|
|2934  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__37   |     8|
|2935  |    mac_muladd_16s_15s_26ns_26_1_1_U1575                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_509                                                                                                                                |    62|
|2936  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1133                                                                                                                       |    62|
|2937  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__186  |     8|
|2938  |    mac_muladd_16s_15s_26ns_26_1_1_U1576                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_510                                                                                                                                |    21|
|2939  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1132                                                                                                                       |    21|
|2940  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__289  |     8|
|2941  |    mac_muladd_16s_15s_26ns_26_1_1_U1577                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_511                                                                                                                                |    53|
|2942  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1131                                                                                                                       |    53|
|2943  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__79   |     8|
|2944  |    mac_muladd_16s_15s_26ns_26_1_1_U1578                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_512                                                                                                                                |     8|
|2945  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1130                                                                                                                       |     8|
|2946  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__413  |     8|
|2947  |    mac_muladd_16s_15s_26ns_26_1_1_U1579                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_513                                                                                                                                |    56|
|2948  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1129                                                                                                                       |    56|
|2949  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__476  |     8|
|2950  |    mac_muladd_16s_15s_26ns_26_1_1_U1580                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_514                                                                                                                                |    21|
|2951  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1128                                                                                                                       |    21|
|2952  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__189  |     8|
|2953  |    mac_muladd_16s_15s_26ns_26_1_1_U1581                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_515                                                                                                                                |    26|
|2954  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1127                                                                                                                       |    26|
|2955  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__35   |     8|
|2956  |    mac_muladd_16s_15s_26ns_26_1_1_U1582                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_516                                                                                                                                |    52|
|2957  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1126                                                                                                                       |    52|
|2958  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__151  |     8|
|2959  |    mac_muladd_16s_15s_26ns_26_1_1_U1583                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_517                                                                                                                                |     8|
|2960  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1125                                                                                                                       |     8|
|2961  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__605  |     8|
|2962  |    mac_muladd_16s_15s_26ns_26_1_1_U1584                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_518                                                                                                                                |    33|
|2963  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1124                                                                                                                       |    33|
|2964  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__36   |     8|
|2965  |    mac_muladd_16s_15s_26ns_26_1_1_U1585                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_519                                                                                                                                |   112|
|2966  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1123                                                                                                                       |   112|
|2967  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__705  |     8|
|2968  |    mac_muladd_16s_15s_26ns_26_1_1_U1586                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_520                                                                                                                                |    11|
|2969  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1122                                                                                                                       |    11|
|2970  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__273  |     8|
|2971  |    mac_muladd_16s_15s_26ns_26_1_1_U1587                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_521                                                                                                                                |    21|
|2972  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1121                                                                                                                       |    21|
|2973  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__49   |     8|
|2974  |    mac_muladd_16s_15s_26ns_26_1_1_U1588                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_522                                                                                                                                |    20|
|2975  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1120                                                                                                                       |    20|
|2976  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__28   |     8|
|2977  |    mac_muladd_16s_15s_26ns_26_1_1_U1589                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_523                                                                                                                                |    53|
|2978  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1119                                                                                                                       |    53|
|2979  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__65   |     8|
|2980  |    mac_muladd_16s_15s_26ns_26_1_1_U1590                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_524                                                                                                                                |    65|
|2981  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1118                                                                                                                       |    65|
|2982  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__504  |     8|
|2983  |    mac_muladd_16s_15s_26ns_26_1_1_U1591                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_525                                                                                                                                |    20|
|2984  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1117                                                                                                                       |    20|
|2985  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__208  |     8|
|2986  |    mac_muladd_16s_15s_26ns_26_1_1_U1592                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_526                                                                                                                                |    52|
|2987  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1116                                                                                                                       |    52|
|2988  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__43   |     8|
|2989  |    mac_muladd_16s_15s_26ns_26_1_1_U1593                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_527                                                                                                                                |     8|
|2990  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1115                                                                                                                       |     8|
|2991  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__444  |     8|
|2992  |    mac_muladd_16s_15s_26ns_26_1_1_U1594                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_528                                                                                                                                |    63|
|2993  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1114                                                                                                                       |    63|
|2994  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__190  |     8|
|2995  |    mac_muladd_16s_15s_26ns_26_1_1_U1595                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_529                                                                                                                                |    21|
|2996  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1113                                                                                                                       |    21|
|2997  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__42   |     8|
|2998  |    mac_muladd_16s_15s_26ns_26_1_1_U1596                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_530                                                                                                                                |    26|
|2999  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1112                                                                                                                       |    26|
|3000  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__27   |     8|
|3001  |    mac_muladd_16s_15s_26ns_26_1_1_U1597                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_531                                                                                                                                |    52|
|3002  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1111                                                                                                                       |    52|
|3003  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__75   |     8|
|3004  |    mac_muladd_16s_15s_26ns_26_1_1_U1598                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_532                                                                                                                                |    36|
|3005  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1110                                                                                                                       |    36|
|3006  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__747  |     8|
|3007  |    mac_muladd_16s_15s_26ns_26_1_1_U1599                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_533                                                                                                                                |    36|
|3008  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1109                                                                                                                       |    36|
|3009  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__556  |     8|
|3010  |    mac_muladd_16s_15s_26ns_26_1_1_U1600                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_534                                                                                                                                |    93|
|3011  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1108                                                                                                                       |    93|
|3012  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__75   |     8|
|3013  |    mac_muladd_16s_15s_26ns_26_1_1_U1601                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_535                                                                                                                                |    41|
|3014  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1107                                                                                                                       |    41|
|3015  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__898  |     8|
|3016  |    mac_muladd_16s_15s_26ns_26_1_1_U1602                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_536                                                                                                                                |    22|
|3017  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1106                                                                                                                       |    22|
|3018  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6    |     8|
|3019  |    mac_muladd_16s_15s_26ns_26_1_1_U1603                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_537                                                                                                                                |    21|
|3020  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1105                                                                                                                       |    21|
|3021  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__124  |     8|
|3022  |    mac_muladd_16s_15s_26ns_26_1_1_U1604                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_538                                                                                                                                |    53|
|3023  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1104                                                                                                                       |    53|
|3024  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__102  |     8|
|3025  |    mac_muladd_16s_15s_26ns_26_1_1_U1605                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_539                                                                                                                                |    45|
|3026  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1103                                                                                                                       |    45|
|3027  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__116  |     8|
|3028  |    mac_muladd_16s_15s_26ns_26_1_1_U1606                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_540                                                                                                                                |    20|
|3029  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1102                                                                                                                       |    20|
|3030  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__160  |     8|
|3031  |    mac_muladd_16s_15s_26ns_26_1_1_U1607                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_541                                                                                                                                |    52|
|3032  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1101                                                                                                                       |    52|
|3033  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__136  |     8|
|3034  |    mac_muladd_16s_15s_26ns_26_1_1_U1608                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_542                                                                                                                                |    39|
|3035  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1100                                                                                                                       |    39|
|3036  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__824  |     8|
|3037  |    mac_muladd_16s_15s_26ns_26_1_1_U1609                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_543                                                                                                                                |    62|
|3038  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1099                                                                                                                       |    62|
|3039  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__707  |     8|
|3040  |    mac_muladd_16s_15s_26ns_26_1_1_U1610                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_544                                                                                                                                |    21|
|3041  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1098                                                                                                                       |    21|
|3042  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__87   |     8|
|3043  |    mac_muladd_16s_15s_26ns_26_1_1_U1611                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_545                                                                                                                                |    26|
|3044  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1097                                                                                                                       |    26|
|3045  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13   |     8|
|3046  |    mac_muladd_16s_15s_26ns_26_1_1_U1612                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_546                                                                                                                                |    52|
|3047  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1096                                                                                                                       |    52|
|3048  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__142  |     8|
|3049  |    mac_muladd_16s_15s_26ns_26_1_1_U1613                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_547                                                                                                                                |    33|
|3050  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1095                                                                                                                       |    33|
|3051  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__299  |     8|
|3052  |    mac_muladd_16s_15s_26ns_26_1_1_U1614                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_548                                                                                                                                |    33|
|3053  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1094                                                                                                                       |    33|
|3054  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__494  |     8|
|3055  |    mac_muladd_16s_15s_26ns_26_1_1_U1615                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_549                                                                                                                                |   117|
|3056  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1093                                                                                                                       |   117|
|3057  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__541  |     8|
|3058  |    mac_muladd_16s_15s_26ns_26_1_1_U1616                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_550                                                                                                                                |    12|
|3059  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1092                                                                                                                       |    12|
|3060  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__174  |     8|
|3061  |    mac_muladd_16s_15s_26ns_26_1_1_U1617                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_551                                                                                                                                |    21|
|3062  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1091                                                                                                                       |    21|
|3063  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__9    |     8|
|3064  |    mac_muladd_16s_15s_26ns_26_1_1_U1618                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_552                                                                                                                                |    20|
|3065  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1090                                                                                                                       |    20|
|3066  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__234  |     8|
|3067  |    mac_muladd_16s_15s_26ns_26_1_1_U1619                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_553                                                                                                                                |    53|
|3068  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1089                                                                                                                       |    53|
|3069  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__131  |     8|
|3070  |    mac_muladd_16s_15s_26ns_26_1_1_U1620                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_554                                                                                                                                |    29|
|3071  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1088                                                                                                                       |    29|
|3072  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__728  |     8|
|3073  |    mac_muladd_16s_15s_26ns_26_1_1_U1621                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_555                                                                                                                                |    20|
|3074  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1087                                                                                                                       |    20|
|3075  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__249  |     8|
|3076  |    mac_muladd_16s_15s_26ns_26_1_1_U1622                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_556                                                                                                                                |    53|
|3077  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1086                                                                                                                       |    53|
|3078  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__214  |     8|
|3079  |    mac_muladd_16s_15s_26ns_26_1_1_U1623                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_557                                                                                                                                |    41|
|3080  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1085                                                                                                                       |    41|
|3081  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__315  |     8|
|3082  |    mac_muladd_16s_15s_26ns_26_1_1_U1624                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_558                                                                                                                                |    59|
|3083  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1084                                                                                                                       |    59|
|3084  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__404  |     8|
|3085  |    mac_muladd_16s_15s_26ns_26_1_1_U1625                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_559                                                                                                                                |    53|
|3086  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1083                                                                                                                       |    53|
|3087  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__239  |     8|
|3088  |    mac_muladd_16s_15s_26ns_26_1_1_U1626                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_560                                                                                                                                |    21|
|3089  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1082                                                                                                                       |    21|
|3090  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__105  |     8|
|3091  |    mac_muladd_16s_15s_26ns_26_1_1_U1627                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_561                                                                                                                                |    26|
|3092  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1081                                                                                                                       |    26|
|3093  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel       |     8|
|3094  |    mac_muladd_16s_15s_26ns_26_1_1_U1628                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_562                                                                                                                                |     9|
|3095  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1080                                                                                                                       |     9|
|3096  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__516  |     8|
|3097  |    mac_muladd_16s_15s_26ns_26_1_1_U1629                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_563                                                                                                                                |   124|
|3098  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1079                                                                                                                       |   124|
|3099  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__267  |     8|
|3100  |    mac_muladd_16s_15s_26ns_26_1_1_U1630                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_564                                                                                                                                |    29|
|3101  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1078                                                                                                                       |    29|
|3102  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__327  |     8|
|3103  |    mac_muladd_16s_15s_26ns_26_1_1_U1631                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_565                                                                                                                                |    10|
|3104  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1077                                                                                                                       |    10|
|3105  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__564  |     8|
|3106  |    mac_muladd_16s_15s_26ns_26_1_1_U1632                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_566                                                                                                                                |    20|
|3107  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1076                                                                                                                       |    20|
|3108  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__58   |     8|
|3109  |    mac_muladd_16s_15s_26ns_26_1_1_U1633                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_567                                                                                                                                |    20|
|3110  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1075                                                                                                                       |    20|
|3111  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__279  |     8|
|3112  |    mac_muladd_16s_15s_26ns_26_1_1_U1634                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_568                                                                                                                                |    53|
|3113  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1074                                                                                                                       |    53|
|3114  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__191  |     8|
|3115  |    mac_muladd_16s_15s_26ns_26_1_1_U1635                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_569                                                                                                                                |    30|
|3116  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1073                                                                                                                       |    30|
|3117  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__204  |     8|
|3118  |    mac_muladd_16s_15s_26ns_26_1_1_U1636                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_570                                                                                                                                |    20|
|3119  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1072                                                                                                                       |    20|
|3120  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__180  |     8|
|3121  |    mac_muladd_16s_15s_26ns_26_1_1_U1637                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_571                                                                                                                                |    53|
|3122  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1071                                                                                                                       |    53|
|3123  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__295  |     8|
|3124  |    mac_muladd_16s_15s_26ns_26_1_1_U1638                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_572                                                                                                                                |    40|
|3125  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1070                                                                                                                       |    40|
|3126  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__418  |     8|
|3127  |    mac_muladd_16s_15s_26ns_26_1_1_U1639                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_573                                                                                                                                |    73|
|3128  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1069                                                                                                                       |    73|
|3129  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__626  |     8|
|3130  |    mac_muladd_16s_15s_26ns_26_1_1_U1640                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_574                                                                                                                                |    22|
|3131  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1068                                                                                                                       |    22|
|3132  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__169  |     8|
|3133  |    mac_muladd_16s_15s_26ns_26_1_1_U1641                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_575                                                                                                                                |    52|
|3134  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1067                                                                                                                       |    52|
|3135  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__148  |     8|
|3136  |    mac_muladd_16s_15s_26ns_26_1_1_U1642                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_576                                                                                                                                |    26|
|3137  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1066                                                                                                                       |    26|
|3138  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__18   |     8|
|3139  |    mac_muladd_16s_15s_26ns_26_1_1_U1643                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_577                                                                                                                                |    35|
|3140  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1065                                                                                                                       |    35|
|3141  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__571  |     8|
|3142  |    mac_muladd_16s_15s_26ns_26_1_1_U1644                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_578                                                                                                                                |   113|
|3143  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1064                                                                                                                       |   113|
|3144  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__655  |     8|
|3145  |    mac_muladd_16s_15s_26ns_26_1_1_U1645                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_579                                                                                                                                |     9|
|3146  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1063                                                                                                                       |     9|
|3147  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__171  |     8|
|3148  |    mac_muladd_16s_15s_26ns_26_1_1_U1646                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_580                                                                                                                                |    29|
|3149  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1062                                                                                                                       |    29|
|3150  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__760  |     8|
|3151  |    mac_muladd_16s_15s_26ns_26_1_1_U1647                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_581                                                                                                                                |    20|
|3152  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1061                                                                                                                       |    20|
|3153  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5    |     8|
|3154  |    mac_muladd_16s_15s_26ns_26_1_1_U1648                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_582                                                                                                                                |    21|
|3155  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1060                                                                                                                       |    21|
|3156  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__152  |     8|
|3157  |    mac_muladd_16s_15s_26ns_26_1_1_U1649                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_583                                                                                                                                |    53|
|3158  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1059                                                                                                                       |    53|
|3159  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__66   |     8|
|3160  |    mac_muladd_16s_15s_26ns_26_1_1_U1650                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_584                                                                                                                                |    10|
|3161  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1058                                                                                                                       |    10|
|3162  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__549  |     8|
|3163  |    mac_muladd_16s_15s_26ns_26_1_1_U1651                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_585                                                                                                                                |    21|
|3164  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1057                                                                                                                       |    21|
|3165  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__181  |     8|
|3166  |    mac_muladd_16s_15s_26ns_26_1_1_U1652                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_586                                                                                                                                |    54|
|3167  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1056                                                                                                                       |    54|
|3168  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__196  |     8|
|3169  |    mac_muladd_16s_15s_26ns_26_1_1_U1653                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_587                                                                                                                                |    69|
|3170  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1055                                                                                                                       |    69|
|3171  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__918  |     8|
|3172  |    mac_muladd_16s_15s_26ns_26_1_1_U1654                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_588                                                                                                                                |    65|
|3173  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1054                                                                                                                       |    65|
|3174  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__459  |     8|
|3175  |    mac_muladd_16s_15s_26ns_26_1_1_U1655                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_589                                                                                                                                |    53|
|3176  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1053                                                                                                                       |    53|
|3177  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__106  |     8|
|3178  |    mac_muladd_16s_15s_26ns_26_1_1_U1656                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_590                                                                                                                                |    20|
|3179  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1052                                                                                                                       |    20|
|3180  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__89   |     8|
|3181  |    mac_muladd_16s_15s_26ns_26_1_1_U1657                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_591                                                                                                                                |    26|
|3182  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1051                                                                                                                       |    26|
|3183  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__31   |     8|
|3184  |    mac_muladd_16s_15s_26ns_26_1_1_U1658                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_592                                                                                                                                |    34|
|3185  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1050                                                                                                                       |    34|
|3186  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__668  |     8|
|3187  |    mac_muladd_16s_15s_26ns_26_1_1_U1659                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_593                                                                                                                                |   121|
|3188  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1049                                                                                                                       |   121|
|3189  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__101  |     8|
|3190  |    mac_muladd_16s_15s_26ns_26_1_1_U1660                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_594                                                                                                                                |    28|
|3191  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1048                                                                                                                       |    28|
|3192  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__159  |     8|
|3193  |    mac_muladd_16s_15s_26ns_26_1_1_U1661                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_595                                                                                                                                |     9|
|3194  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1047                                                                                                                       |     9|
|3195  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__383  |     8|
|3196  |    mac_muladd_16s_15s_26ns_26_1_1_U1662                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_596                                                                                                                                |    21|
|3197  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1046                                                                                                                       |    21|
|3198  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__174  |     8|
|3199  |    mac_muladd_16s_15s_26ns_26_1_1_U1663                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_597                                                                                                                                |    53|
|3200  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1045                                                                                                                       |    53|
|3201  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__109  |     8|
|3202  |    mac_muladd_16s_15s_26ns_26_1_1_U1664                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_598                                                                                                                                |    14|
|3203  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1044                                                                                                                       |    14|
|3204  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__23   |     8|
|3205  |    mac_muladd_16s_15s_26ns_26_1_1_U1665                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_599                                                                                                                                |    64|
|3206  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1043                                                                                                                       |    64|
|3207  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U212/tmp_product_funnel__37                                                         |     8|
|3208  |    mac_muladd_16s_15s_26ns_26_1_1_U1666                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_600                                                                                                                                |    14|
|3209  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1042                                                                                                                       |    14|
|3210  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__20   |     8|
|3211  |    mac_muladd_16s_15s_26ns_26_1_1_U1667                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_601                                                                                                                                |    62|
|3212  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1041                                                                                                                       |    62|
|3213  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__261  |     8|
|3214  |    mac_muladd_16s_15s_26ns_26_1_1_U1668                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_602                                                                                                                                |    10|
|3215  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1040                                                                                                                       |    10|
|3216  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__608  |     8|
|3217  |    mac_muladd_16s_15s_26ns_26_1_1_U1669                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_603                                                                                                                                |    57|
|3218  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1039                                                                                                                       |    57|
|3219  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__446  |     8|
|3220  |    mac_muladd_16s_15s_26ns_26_1_1_U1670                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_604                                                                                                                                |    37|
|3221  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1038                                                                                                                       |    37|
|3222  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__274  |     8|
|3223  |    mac_muladd_16s_15s_26ns_26_1_1_U1671                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_605                                                                                                                                |    63|
|3224  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1037                                                                                                                       |    63|
|3225  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__156  |     8|
|3226  |    mac_muladd_16s_15s_26ns_26_1_1_U1672                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_606                                                                                                                                |     8|
|3227  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1036                                                                                                                       |     8|
|3228  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__178  |     8|
|3229  |    mac_muladd_16s_15s_26ns_26_1_1_U1673                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_607                                                                                                                                |    26|
|3230  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1035                                                                                                                       |    26|
|3231  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__10   |     8|
|3232  |    mac_muladd_16s_15s_26ns_26_1_1_U1674                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_608                                                                                                                                |    39|
|3233  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1034                                                                                                                       |    39|
|3234  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__303  |     8|
|3235  |    mac_muladd_16s_15s_26ns_26_1_1_U1675                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_609                                                                                                                                |   113|
|3236  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1033                                                                                                                       |   113|
|3237  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__421  |     8|
|3238  |    mac_muladd_16s_15s_26ns_26_1_1_U1676                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_610                                                                                                                                |    12|
|3239  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1032                                                                                                                       |    12|
|3240  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__529  |     8|
|3241  |    mac_muladd_16s_15s_26ns_26_1_1_U1677                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_611                                                                                                                                |    38|
|3242  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1031                                                                                                                       |    38|
|3243  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__231  |     8|
|3244  |    mac_muladd_16s_15s_26ns_26_1_1_U1678                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_612                                                                                                                                |    47|
|3245  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1030                                                                                                                       |    47|
|3246  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__78   |     8|
|3247  |    mac_muladd_16s_15s_26ns_26_1_1_U1679                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_613                                                                                                                                |    16|
|3248  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1029                                                                                                                       |    16|
|3249  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__186  |     8|
|3250  |    mac_muladd_16s_15s_26ns_26_1_1_U1680                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_614                                                                                                                                |    66|
|3251  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1028                                                                                                                       |    66|
|3252  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__807  |     8|
|3253  |    mac_muladd_16s_15s_26ns_26_1_1_U1681                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_615                                                                                                                                |    38|
|3254  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1027                                                                                                                       |    38|
|3255  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__15   |     8|
|3256  |    mac_muladd_16s_15s_26ns_26_1_1_U1682                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_616                                                                                                                                |    63|
|3257  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1026                                                                                                                       |    63|
|3258  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__165  |     8|
|3259  |    mac_muladd_16s_15s_26ns_26_1_1_U1683                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_617                                                                                                                                |    10|
|3260  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1025                                                                                                                       |    10|
|3261  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__275  |     8|
|3262  |    mac_muladd_16s_15s_26ns_26_1_1_U1684                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_618                                                                                                                                |    61|
|3263  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1024                                                                                                                       |    61|
|3264  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__701  |     8|
|3265  |    mac_muladd_16s_15s_26ns_26_1_1_U1685                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_619                                                                                                                                |    31|
|3266  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1023                                                                                                                       |    31|
|3267  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__59   |     8|
|3268  |    mac_muladd_16s_15s_26ns_26_1_1_U1686                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_620                                                                                                                                |    65|
|3269  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1022                                                                                                                       |    65|
|3270  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__91   |     8|
|3271  |    mac_muladd_16s_15s_26ns_26_1_1_U1687                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_621                                                                                                                                |    33|
|3272  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1021                                                                                                                       |    33|
|3273  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__607  |     8|
|3274  |    mac_muladd_16s_15s_26ns_26_1_1_U1688                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_622                                                                                                                                |    10|
|3275  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1020                                                                                                                       |    10|
|3276  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4    |     8|
|3277  |    mac_muladd_16s_15s_26ns_26_1_1_U1689                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_623                                                                                                                                |    29|
|3278  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1019                                                                                                                       |    29|
|3279  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4    |     8|
|3280  |    mac_muladd_16s_15s_26ns_26_1_1_U1690                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_624                                                                                                                                |    95|
|3281  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1018                                                                                                                       |    95|
|3282  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__113  |     8|
|3283  |    mac_muladd_16s_15s_26ns_26_1_1_U1691                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_625                                                                                                                                |    37|
|3284  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1017                                                                                                                       |    37|
|3285  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__475  |     8|
|3286  |    mac_muladd_16s_15s_26ns_26_1_1_U1692                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_626                                                                                                                                |    28|
|3287  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1016                                                                                                                       |    28|
|3288  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__128  |     8|
|3289  |    mac_muladd_16s_15s_26ns_26_1_1_U1693                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_627                                                                                                                                |    48|
|3290  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1015                                                                                                                       |    48|
|3291  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__210  |     8|
|3292  |    mac_muladd_16s_15s_26ns_26_1_1_U1694                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_628                                                                                                                                |    23|
|3293  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1014                                                                                                                       |    23|
|3294  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__204  |     8|
|3295  |    mac_muladd_16s_15s_26ns_26_1_1_U1695                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_629                                                                                                                                |     9|
|3296  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1013                                                                                                                       |     9|
|3297  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__679  |     8|
|3298  |    mac_muladd_16s_15s_26ns_26_1_1_U1696                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_630                                                                                                                                |    14|
|3299  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1012                                                                                                                       |    14|
|3300  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__233  |     8|
|3301  |    mac_muladd_16s_15s_26ns_26_1_1_U1697                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_631                                                                                                                                |    63|
|3302  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1011                                                                                                                       |    63|
|3303  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__255  |     8|
|3304  |    mac_muladd_16s_15s_26ns_26_1_1_U1698                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_632                                                                                                                                |    61|
|3305  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1010                                                                                                                       |    61|
|3306  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__734  |     8|
|3307  |    mac_muladd_16s_15s_26ns_26_1_1_U1699                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_633                                                                                                                                |    63|
|3308  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1009                                                                                                                       |    63|
|3309  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__628  |     8|
|3310  |    mac_muladd_16s_15s_26ns_26_1_1_U1700                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_634                                                                                                                                |    34|
|3311  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1008                                                                                                                       |    34|
|3312  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__184  |     8|
|3313  |    mac_muladd_16s_15s_26ns_26_1_1_U1701                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_635                                                                                                                                |    64|
|3314  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1007                                                                                                                       |    64|
|3315  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__247  |     8|
|3316  |    mac_muladd_16s_15s_26ns_26_1_1_U1702                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_636                                                                                                                                |    33|
|3317  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1006                                                                                                                       |    33|
|3318  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__743  |     8|
|3319  |    mac_muladd_16s_15s_26ns_26_1_1_U1703                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_637                                                                                                                                |    26|
|3320  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1005                                                                                                                       |    26|
|3321  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__28   |     8|
|3322  |    mac_muladd_16s_15s_26ns_26_1_1_U1704                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_638                                                                                                                                |   118|
|3323  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1004                                                                                                                       |   118|
|3324  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__711  |     8|
|3325  |    mac_muladd_16s_15s_26ns_26_1_1_U1705                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_639                                                                                                                                |    30|
|3326  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1003                                                                                                                       |    30|
|3327  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__371  |     8|
|3328  |    mac_muladd_16s_15s_26ns_26_1_1_U1706                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_640                                                                                                                                |     9|
|3329  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1002                                                                                                                       |     9|
|3330  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__33   |     8|
|3331  |    mac_muladd_16s_15s_26ns_26_1_1_U1707                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_641                                                                                                                                |    30|
|3332  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1001                                                                                                                       |    30|
|3333  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__283  |     8|
|3334  |    mac_muladd_16s_15s_26ns_26_1_1_U1708                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_642                                                                                                                                |    41|
|3335  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_1000                                                                                                                       |    41|
|3336  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7    |     8|
|3337  |    mac_muladd_16s_15s_26ns_26_1_1_U1709                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_643                                                                                                                                |    21|
|3338  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_999                                                                                                                        |    21|
|3339  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__150  |     8|
|3340  |    mac_muladd_16s_15s_26ns_26_1_1_U1710                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_644                                                                                                                                |    62|
|3341  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_998                                                                                                                        |    62|
|3342  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__640  |     8|
|3343  |    mac_muladd_16s_15s_26ns_26_1_1_U1711                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_645                                                                                                                                |    14|
|3344  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_997                                                                                                                        |    14|
|3345  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__220  |     8|
|3346  |    mac_muladd_16s_15s_26ns_26_1_1_U1712                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_646                                                                                                                                |    67|
|3347  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_996                                                                                                                        |    67|
|3348  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__11   |     8|
|3349  |    mac_muladd_16s_15s_26ns_26_1_1_U1713                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_647                                                                                                                                |     9|
|3350  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_995                                                                                                                        |     9|
|3351  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__533  |     8|
|3352  |    mac_muladd_16s_15s_26ns_26_1_1_U1714                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_648                                                                                                                                |    58|
|3353  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_994                                                                                                                        |    58|
|3354  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__227  |     8|
|3355  |    mac_muladd_16s_15s_26ns_26_1_1_U1715                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_649                                                                                                                                |    30|
|3356  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_993                                                                                                                        |    30|
|3357  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__222  |     8|
|3358  |    mac_muladd_16s_15s_26ns_26_1_1_U1716                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_650                                                                                                                                |    66|
|3359  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_992                                                                                                                        |    66|
|3360  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__296  |     8|
|3361  |    mac_muladd_16s_15s_26ns_26_1_1_U1717                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_651                                                                                                                                |     9|
|3362  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_991                                                                                                                        |     9|
|3363  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__897  |     8|
|3364  |    mac_muladd_16s_15s_26ns_26_1_1_U1718                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_652                                                                                                                                |    37|
|3365  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_990                                                                                                                        |    37|
|3366  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__259  |     8|
|3367  |    mac_muladd_16s_15s_26ns_26_1_1_U1719                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_653                                                                                                                                |    26|
|3368  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_989                                                                                                                        |    26|
|3369  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__23   |     8|
|3370  |    mac_muladd_16s_15s_26ns_26_1_1_U1720                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_654                                                                                                                                |   113|
|3371  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_988                                                                                                                        |   113|
|3372  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__379  |     8|
|3373  |    mac_muladd_16s_15s_26ns_26_1_1_U1721                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_655                                                                                                                                |    11|
|3374  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_987                                                                                                                        |    11|
|3375  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__489  |     8|
|3376  |    mac_muladd_16s_15s_26ns_26_1_1_U1722                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_656                                                                                                                                |    29|
|3377  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_986                                                                                                                        |    29|
|3378  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__267  |     8|
|3379  |    mac_muladd_16s_15s_26ns_26_1_1_U1723                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_657                                                                                                                                |    46|
|3380  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_985                                                                                                                        |    46|
|3381  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__177  |     8|
|3382  |    mac_muladd_16s_15s_26ns_26_1_1_U1724                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_658                                                                                                                                |    17|
|3383  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_984                                                                                                                        |    17|
|3384  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__238  |     8|
|3385  |    mac_muladd_16s_15s_26ns_26_1_1_U1725                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_659                                                                                                                                |    66|
|3386  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_983                                                                                                                        |    66|
|3387  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__652  |     8|
|3388  |    mac_muladd_16s_15s_26ns_26_1_1_U1726                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_660                                                                                                                                |    15|
|3389  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_982                                                                                                                        |    15|
|3390  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__270  |     8|
|3391  |    mac_muladd_16s_15s_26ns_26_1_1_U1727                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_661                                                                                                                                |    64|
|3392  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_981                                                                                                                        |    64|
|3393  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__115  |     8|
|3394  |    mac_muladd_16s_15s_26ns_26_1_1_U1728                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_662                                                                                                                                |     9|
|3395  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_980                                                                                                                        |     9|
|3396  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__702  |     8|
|3397  |    mac_muladd_16s_15s_26ns_26_1_1_U1729                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_663                                                                                                                                |    59|
|3398  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_979                                                                                                                        |    59|
|3399  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__140  |     8|
|3400  |    mac_muladd_16s_15s_26ns_26_1_1_U1730                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_664                                                                                                                                |    30|
|3401  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_978                                                                                                                        |    30|
|3402  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__95   |     8|
|3403  |    mac_muladd_16s_15s_26ns_26_1_1_U1731                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_665                                                                                                                                |    63|
|3404  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_977                                                                                                                        |    63|
|3405  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__298  |     8|
|3406  |    mac_muladd_16s_15s_26ns_26_1_1_U1732                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_666                                                                                                                                |    36|
|3407  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_976                                                                                                                        |    36|
|3408  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__536  |     8|
|3409  |    mac_muladd_16s_15s_26ns_26_1_1_U1733                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_667                                                                                                                                |    30|
|3410  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_975                                                                                                                        |    30|
|3411  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel       |     8|
|3412  |    mac_muladd_16s_15s_26ns_26_1_1_U1734                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_668                                                                                                                                |    26|
|3413  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_974                                                                                                                        |    26|
|3414  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13   |     8|
|3415  |    mac_muladd_16s_15s_26ns_26_1_1_U1735                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_669                                                                                                                                |    95|
|3416  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_973                                                                                                                        |    95|
|3417  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__703  |     8|
|3418  |    mac_muladd_16s_15s_26ns_26_1_1_U1736                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_670                                                                                                                                |    33|
|3419  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_972                                                                                                                        |    33|
|3420  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__785  |     8|
|3421  |    mac_muladd_16s_15s_26ns_26_1_1_U1737                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_671                                                                                                                                |    30|
|3422  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_971                                                                                                                        |    30|
|3423  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel       |     8|
|3424  |    mac_muladd_16s_15s_26ns_26_1_1_U1738                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_672                                                                                                                                |    52|
|3425  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_970                                                                                                                        |    52|
|3426  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__147  |     8|
|3427  |    mac_muladd_16s_15s_26ns_26_1_1_U1739                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_673                                                                                                                                |    20|
|3428  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_969                                                                                                                        |    20|
|3429  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__14   |     8|
|3430  |    mac_muladd_16s_15s_26ns_26_1_1_U1740                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_674                                                                                                                                |    43|
|3431  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_968                                                                                                                        |    43|
|3432  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__337  |     8|
|3433  |    mac_muladd_16s_15s_26ns_26_1_1_U1741                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_675                                                                                                                                |    19|
|3434  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_967                                                                                                                        |    19|
|3435  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__158  |     8|
|3436  |    mac_muladd_16s_15s_26ns_26_1_1_U1742                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_676                                                                                                                                |    62|
|3437  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_966                                                                                                                        |    62|
|3438  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__195  |     8|
|3439  |    mac_muladd_16s_15s_26ns_26_1_1_U1743                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_677                                                                                                                                |    32|
|3440  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_965                                                                                                                        |    32|
|3441  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__497  |     8|
|3442  |    mac_muladd_16s_15s_26ns_26_1_1_U1744                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_678                                                                                                                                |    61|
|3443  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_964                                                                                                                        |    61|
|3444  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__222  |     8|
|3445  |    mac_muladd_16s_15s_26ns_26_1_1_U1745                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_679                                                                                                                                |    30|
|3446  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_963                                                                                                                        |    30|
|3447  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__213  |     8|
|3448  |    mac_muladd_16s_15s_26ns_26_1_1_U1746                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_680                                                                                                                                |    62|
|3449  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_962                                                                                                                        |    62|
|3450  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__250  |     8|
|3451  |    mac_muladd_16s_15s_26ns_26_1_1_U1747                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_681                                                                                                                                |    34|
|3452  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_961                                                                                                                        |    34|
|3453  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__323  |     8|
|3454  |    mac_muladd_16s_15s_26ns_26_1_1_U1748                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_682                                                                                                                                |    34|
|3455  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_960                                                                                                                        |    34|
|3456  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__210  |     8|
|3457  |    mac_muladd_16s_15s_26ns_26_1_1_U1749                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_683                                                                                                                                |    26|
|3458  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_959                                                                                                                        |    26|
|3459  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__11   |     8|
|3460  |    mac_muladd_16s_15s_26ns_26_1_1_U1750                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_684                                                                                                                                |   116|
|3461  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_958                                                                                                                        |   116|
|3462  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__142  |     8|
|3463  |    mac_muladd_16s_15s_26ns_26_1_1_U1751                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_685                                                                                                                                |    13|
|3464  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_957                                                                                                                        |    13|
|3465  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__263  |     8|
|3466  |    mac_muladd_16s_15s_26ns_26_1_1_U1752                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_686                                                                                                                                |    31|
|3467  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_956                                                                                                                        |    31|
|3468  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__1    |     8|
|3469  |    mac_muladd_16s_15s_26ns_26_1_1_U1753                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_687                                                                                                                                |    15|
|3470  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_955                                                                                                                        |    15|
|3471  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__258  |     8|
|3472  |    mac_muladd_16s_15s_26ns_26_1_1_U1754                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_688                                                                                                                                |    41|
|3473  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_954                                                                                                                        |    41|
|3474  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1486/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__8    |     8|
|3475  |    mac_muladd_16s_15s_26ns_26_1_1_U1755                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_689                                                                                                                                |    87|
|3476  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_953                                                                                                                        |    87|
|3477  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__895  |     8|
|3478  |    mac_muladd_16s_15s_26ns_26_1_1_U1756                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_690                                                                                                                                |    29|
|3479  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_952                                                                                                                        |    29|
|3480  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__41   |     8|
|3481  |    mac_muladd_16s_15s_26ns_26_1_1_U1757                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_691                                                                                                                                |    73|
|3482  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_951                                                                                                                        |    73|
|3483  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__225  |     8|
|3484  |    mac_muladd_16s_15s_26ns_26_1_1_U1758                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_692                                                                                                                                |    23|
|3485  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_950                                                                                                                        |    23|
|3486  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__165  |     8|
|3487  |    mac_muladd_16s_15s_26ns_26_1_1_U1759                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_693                                                                                                                                |    28|
|3488  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_949                                                                                                                        |    28|
|3489  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__709  |     8|
|3490  |    mac_muladd_16s_15s_26ns_26_1_1_U1760                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_694                                                                                                                                |    29|
|3491  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_948                                                                                                                        |    29|
|3492  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__259  |     8|
|3493  |    mac_muladd_16s_15s_26ns_26_1_1_U1761                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_695                                                                                                                                |    61|
|3494  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_947                                                                                                                        |    61|
|3495  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__299  |     8|
|3496  |    mac_muladd_16s_15s_26ns_26_1_1_U1762                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_696                                                                                                                                |    22|
|3497  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_946                                                                                                                        |    22|
|3498  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__841  |     8|
|3499  |    mac_muladd_16s_15s_26ns_26_1_1_U1763                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_697                                                                                                                                |    47|
|3500  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_945                                                                                                                        |    47|
|3501  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__814  |     8|
|3502  |    mac_muladd_16s_15s_26ns_26_1_1_U1764                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_698                                                                                                                                |    49|
|3503  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_944                                                                                                                        |    49|
|3504  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__813  |     8|
|3505  |    mac_muladd_16s_15s_26ns_26_1_1_U1765                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_699                                                                                                                                |    10|
|3506  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_943                                                                                                                        |    10|
|3507  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__23   |     8|
|3508  |    mac_muladd_16s_15s_26ns_26_1_1_U1766                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_700                                                                                                                                |    42|
|3509  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_942                                                                                                                        |    42|
|3510  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__915  |     8|
|3511  |    mac_muladd_16s_15s_26ns_26_1_1_U1767                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_701                                                                                                                                |    30|
|3512  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_941                                                                                                                        |    30|
|3513  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__35   |     8|
|3514  |    mac_muladd_16s_15s_26ns_26_1_1_U1768                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_702                                                                                                                                |    47|
|3515  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_940                                                                                                                        |    47|
|3516  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__237  |     8|
|3517  |    mac_muladd_16s_15s_26ns_26_1_1_U1769                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_703                                                                                                                                |    15|
|3518  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_939                                                                                                                        |    15|
|3519  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__199  |     8|
|3520  |    mac_muladd_16s_15s_26ns_26_1_1_U1770                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_704                                                                                                                                |    38|
|3521  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_938                                                                                                                        |    38|
|3522  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__5    |     8|
|3523  |    mac_muladd_16s_15s_26ns_26_1_1_U1771                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_705                                                                                                                                |    13|
|3524  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_937                                                                                                                        |    13|
|3525  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__39   |     8|
|3526  |    mac_muladd_16s_15s_26ns_26_1_1_U1772                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_706                                                                                                                                |    62|
|3527  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_936                                                                                                                        |    62|
|3528  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__71   |     8|
|3529  |    mac_muladd_16s_15s_26ns_26_1_1_U1773                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_707                                                                                                                                |    40|
|3530  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_935                                                                                                                        |    40|
|3531  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__821  |     8|
|3532  |    mac_muladd_16s_15s_26ns_26_1_1_U1774                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_708                                                                                                                                |    66|
|3533  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_934                                                                                                                        |    66|
|3534  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__762  |     8|
|3535  |    mac_muladd_16s_15s_26ns_26_1_1_U1775                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_709                                                                                                                                |    32|
|3536  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_933                                                                                                                        |    32|
|3537  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__116  |     8|
|3538  |    mac_muladd_16s_15s_26ns_26_1_1_U1776                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_710                                                                                                                                |    60|
|3539  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_932                                                                                                                        |    60|
|3540  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__10   |     8|
|3541  |    mac_muladd_16s_15s_26ns_26_1_1_U1777                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_711                                                                                                                                |    35|
|3542  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_931                                                                                                                        |    35|
|3543  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__64   |     8|
|3544  |    mac_muladd_16s_15s_26ns_26_1_1_U1778                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_712                                                                                                                                |   115|
|3545  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_930                                                                                                                        |   115|
|3546  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__321  |     8|
|3547  |    mac_muladd_16s_15s_26ns_26_1_1_U1779                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_713                                                                                                                                |    10|
|3548  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_929                                                                                                                        |    10|
|3549  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__216  |     8|
|3550  |    mac_muladd_16s_15s_26ns_26_1_1_U1780                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_714                                                                                                                                |    26|
|3551  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_928                                                                                                                        |    26|
|3552  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__67   |     8|
|3553  |    mac_muladd_16s_15s_26ns_26_1_1_U1781                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_715                                                                                                                                |    32|
|3554  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_927                                                                                                                        |    32|
|3555  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__300  |     8|
|3556  |    mac_muladd_16s_15s_26ns_26_1_1_U1782                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_716                                                                                                                                |    34|
|3557  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_926                                                                                                                        |    34|
|3558  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__76   |     8|
|3559  |    mac_muladd_16s_15s_26ns_26_1_1_U1783                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_717                                                                                                                                |    55|
|3560  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_925                                                                                                                        |    55|
|3561  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__110  |     8|
|3562  |    mac_muladd_16s_15s_26ns_26_1_1_U1784                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_718                                                                                                                                |    16|
|3563  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_924                                                                                                                        |    16|
|3564  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__70   |     8|
|3565  |    mac_muladd_16s_15s_26ns_26_1_1_U1785                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_719                                                                                                                                |    44|
|3566  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_923                                                                                                                        |    44|
|3567  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__82   |     8|
|3568  |    mac_muladd_16s_15s_26ns_26_1_1_U1786                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_720                                                                                                                                |    24|
|3569  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_922                                                                                                                        |    24|
|3570  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__50   |     8|
|3571  |    mac_muladd_16s_15s_26ns_26_1_1_U1787                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_721                                                                                                                                |    63|
|3572  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_921                                                                                                                        |    63|
|3573  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__69   |     8|
|3574  |    mac_muladd_16s_15s_26ns_26_1_1_U1788                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_722                                                                                                                                |    35|
|3575  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_920                                                                                                                        |    35|
|3576  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__276  |     8|
|3577  |    mac_muladd_16s_15s_26ns_26_1_1_U1789                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_723                                                                                                                                |    63|
|3578  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_919                                                                                                                        |    63|
|3579  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__288  |     8|
|3580  |    mac_muladd_16s_15s_26ns_26_1_1_U1790                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_724                                                                                                                                |    43|
|3581  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_918                                                                                                                        |    43|
|3582  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__97   |     8|
|3583  |    mac_muladd_16s_15s_26ns_26_1_1_U1791                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_725                                                                                                                                |    62|
|3584  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_917                                                                                                                        |    62|
|3585  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__135  |     8|
|3586  |    mac_muladd_16s_15s_26ns_26_1_1_U1792                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_726                                                                                                                                |    36|
|3587  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_916                                                                                                                        |    36|
|3588  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__351  |     8|
|3589  |    mac_muladd_16s_15s_26ns_26_1_1_U1793                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_727                                                                                                                                |    35|
|3590  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_915                                                                                                                        |    35|
|3591  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__919  |     8|
|3592  |    mac_muladd_16s_15s_26ns_26_1_1_U1794                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_728                                                                                                                                |   121|
|3593  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_914                                                                                                                        |   121|
|3594  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__166  |     8|
|3595  |    mac_muladd_16s_15s_26ns_26_1_1_U1795                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_729                                                                                                                                |    26|
|3596  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_913                                                                                                                        |    26|
|3597  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__9    |     8|
|3598  |    mac_muladd_16s_15s_26ns_26_1_1_U1796                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_730                                                                                                                                |    12|
|3599  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_912                                                                                                                        |    12|
|3600  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__409  |     8|
|3601  |    mac_muladd_16s_15s_26ns_26_1_1_U1797                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_731                                                                                                                                |    30|
|3602  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_911                                                                                                                        |    30|
|3603  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__77   |     8|
|3604  |    mac_muladd_16s_15s_26ns_26_1_1_U1798                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_732                                                                                                                                |    48|
|3605  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_910                                                                                                                        |    48|
|3606  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__26   |     8|
|3607  |    mac_muladd_16s_15s_26ns_26_1_1_U1799                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_733                                                                                                                                |    23|
|3608  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_909                                                                                                                        |    23|
|3609  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__46   |     8|
|3610  |    mac_muladd_16s_15s_26ns_26_1_1_U1800                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_734                                                                                                                                |    30|
|3611  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_908                                                                                                                        |    30|
|3612  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__783  |     8|
|3613  |    mac_muladd_16s_15s_26ns_26_1_1_U1801                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_735                                                                                                                                |    24|
|3614  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_907                                                                                                                        |    24|
|3615  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__104  |     8|
|3616  |    mac_muladd_16s_15s_26ns_26_1_1_U1802                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_736                                                                                                                                |    63|
|3617  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_906                                                                                                                        |    63|
|3618  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__257  |     8|
|3619  |    mac_muladd_16s_15s_26ns_26_1_1_U1803                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_737                                                                                                                                |    40|
|3620  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_905                                                                                                                        |    40|
|3621  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__683  |     8|
|3622  |    mac_muladd_16s_15s_26ns_26_1_1_U1804                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_738                                                                                                                                |    58|
|3623  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_904                                                                                                                        |    58|
|3624  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__408  |     8|
|3625  |    mac_muladd_16s_15s_26ns_26_1_1_U1805                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_739                                                                                                                                |    74|
|3626  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_903                                                                                                                        |    74|
|3627  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__288  |     8|
|3628  |    mac_muladd_16s_15s_26ns_26_1_1_U1806                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_740                                                                                                                                |    33|
|3629  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_902                                                                                                                        |    33|
|3630  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__260  |     8|
|3631  |    mac_muladd_16s_15s_26ns_26_1_1_U1807                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_741                                                                                                                                |     8|
|3632  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_901                                                                                                                        |     8|
|3633  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__286  |     8|
|3634  |    mac_muladd_16s_15s_26ns_26_1_1_U1808                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_742                                                                                                                                |   116|
|3635  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_900                                                                                                                        |   116|
|3636  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__252  |     8|
|3637  |    mac_muladd_16s_15s_26ns_26_1_1_U1809                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_743                                                                                                                                |    28|
|3638  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_899                                                                                                                        |    28|
|3639  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__309  |     8|
|3640  |    mac_muladd_16s_15s_26ns_26_1_1_U1810                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_744                                                                                                                                |     9|
|3641  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_898                                                                                                                        |     9|
|3642  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__256  |     8|
|3643  |    mac_muladd_16s_15s_26ns_26_1_1_U1811                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_745                                                                                                                                |    26|
|3644  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_897                                                                                                                        |    26|
|3645  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7    |     8|
|3646  |    mac_muladd_16s_15s_26ns_26_1_1_U1812                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_746                                                                                                                                |    39|
|3647  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_896                                                                                                                        |    39|
|3648  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__98   |     8|
|3649  |    mac_muladd_16s_15s_26ns_26_1_1_U1813                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_747                                                                                                                                |    46|
|3650  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_895                                                                                                                        |    46|
|3651  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__82   |     8|
|3652  |    mac_muladd_16s_15s_26ns_26_1_1_U1814                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_748                                                                                                                                |    14|
|3653  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_894                                                                                                                        |    14|
|3654  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__52   |     8|
|3655  |    mac_muladd_16s_15s_26ns_26_1_1_U1815                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_749                                                                                                                                |    69|
|3656  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_893                                                                                                                        |    69|
|3657  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__468  |     8|
|3658  |    mac_muladd_16s_15s_26ns_26_1_1_U1816                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_750                                                                                                                                |    30|
|3659  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_892                                                                                                                        |    30|
|3660  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__272  |     8|
|3661  |    mac_muladd_16s_15s_26ns_26_1_1_U1817                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_751                                                                                                                                |    40|
|3662  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_891                                                                                                                        |    40|
|3663  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__83   |     8|
|3664  |    mac_muladd_16s_15s_26ns_26_1_1_U1818                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_752                                                                                                                                |     9|
|3665  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_890                                                                                                                        |     9|
|3666  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__750  |     8|
|3667  |    mac_muladd_16s_15s_26ns_26_1_1_U1819                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_753                                                                                                                                |    63|
|3668  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_889                                                                                                                        |    63|
|3669  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__92   |     8|
|3670  |    mac_muladd_16s_15s_26ns_26_1_1_U1820                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_754                                                                                                                                |    30|
|3671  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_888                                                                                                                        |    30|
|3672  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__145  |     8|
|3673  |    mac_muladd_16s_15s_26ns_26_1_1_U1821                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_755                                                                                                                                |    73|
|3674  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_887                                                                                                                        |    73|
|3675  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__168  |     8|
|3676  |    mac_muladd_16s_15s_26ns_26_1_1_U1822                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_756                                                                                                                                |    34|
|3677  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_886                                                                                                                        |    34|
|3678  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__207  |     8|
|3679  |    mac_muladd_16s_15s_26ns_26_1_1_U1823                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_757                                                                                                                                |    37|
|3680  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_885                                                                                                                        |    37|
|3681  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__373  |     8|
|3682  |    mac_muladd_16s_15s_26ns_26_1_1_U1824                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_758                                                                                                                                |    94|
|3683  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_884                                                                                                                        |    94|
|3684  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__187  |     8|
|3685  |    mac_muladd_16s_15s_26ns_26_1_1_U1825                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_759                                                                                                                                |    38|
|3686  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_883                                                                                                                        |    38|
|3687  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__650  |     8|
|3688  |    mac_muladd_16s_15s_26ns_26_1_1_U1826                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_760                                                                                                                                |    10|
|3689  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_882                                                                                                                        |    10|
|3690  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__10   |     8|
|3691  |    mac_muladd_16s_15s_26ns_26_1_1_U1827                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_761                                                                                                                                |    61|
|3692  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_881                                                                                                                        |    61|
|3693  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__284  |     8|
|3694  |    mac_muladd_16s_15s_26ns_26_1_1_U1828                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_762                                                                                                                                |    54|
|3695  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_880                                                                                                                        |    54|
|3696  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__21   |     8|
|3697  |    mac_muladd_16s_15s_26ns_26_1_1_U1829                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_763                                                                                                                                |    15|
|3698  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_879                                                                                                                        |    15|
|3699  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__117  |     8|
|3700  |    mac_muladd_16s_15s_26ns_26_1_1_U1830                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_764                                                                                                                                |    45|
|3701  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_878                                                                                                                        |    45|
|3702  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__863  |     8|
|3703  |    mac_muladd_16s_15s_26ns_26_1_1_U1831                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_765                                                                                                                                |    29|
|3704  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_877                                                                                                                        |    29|
|3705  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__287  |     8|
|3706  |    mac_muladd_16s_15s_26ns_26_1_1_U1832                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_766                                                                                                                                |    30|
|3707  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_876                                                                                                                        |    30|
|3708  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__230  |     8|
|3709  |    mac_muladd_16s_15s_26ns_26_1_1_U1833                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_767                                                                                                                                |    32|
|3710  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_875                                                                                                                        |    32|
|3711  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__551  |     8|
|3712  |    mac_muladd_16s_15s_26ns_26_1_1_U1834                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_768                                                                                                                                |    62|
|3713  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_874                                                                                                                        |    62|
|3714  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__290  |     8|
|3715  |    mac_muladd_16s_15s_26ns_26_1_1_U1835                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_769                                                                                                                                |    30|
|3716  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_873                                                                                                                        |    30|
|3717  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__198  |     8|
|3718  |    mac_muladd_16s_15s_26ns_26_1_1_U1836                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_770                                                                                                                                |    63|
|3719  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_872                                                                                                                        |    63|
|3720  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__31   |     8|
|3721  |    mac_muladd_16s_15s_26ns_26_1_1_U1837                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_771                                                                                                                                |    32|
|3722  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_871                                                                                                                        |    32|
|3723  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__15   |     8|
|3724  |    mac_muladd_16s_15s_26ns_26_1_1_U1838                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_772                                                                                                                                |    35|
|3725  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_870                                                                                                                        |    35|
|3726  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__507  |     8|
|3727  |    mac_muladd_16s_15s_26ns_26_1_1_U1839                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_773                                                                                                                                |   116|
|3728  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_869                                                                                                                        |   116|
|3729  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__837  |     8|
|3730  |    mac_muladd_16s_15s_26ns_26_1_1_U1840                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_774                                                                                                                                |    12|
|3731  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_868                                                                                                                        |    12|
|3732  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__505  |     8|
|3733  |    mac_muladd_16s_15s_26ns_26_1_1_U1841                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_775                                                                                                                                |    10|
|3734  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_867                                                                                                                        |    10|
|3735  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1627/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__6    |     8|
|3736  |    mac_muladd_16s_15s_26ns_26_1_1_U1842                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_776                                                                                                                                |    60|
|3737  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_866                                                                                                                        |    60|
|3738  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__24   |     8|
|3739  |    mac_muladd_16s_15s_26ns_26_1_1_U1843                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_777                                                                                                                                |    53|
|3740  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_865                                                                                                                        |    53|
|3741  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__119  |     8|
|3742  |    mac_muladd_16s_15s_26ns_26_1_1_U1844                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_778                                                                                                                                |    23|
|3743  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_864                                                                                                                        |    23|
|3744  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__80   |     8|
|3745  |    mac_muladd_16s_15s_26ns_26_1_1_U1845                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_779                                                                                                                                |    29|
|3746  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_863                                                                                                                        |    29|
|3747  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__528  |     8|
|3748  |    mac_muladd_16s_15s_26ns_26_1_1_U1846                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_780                                                                                                                                |    30|
|3749  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_862                                                                                                                        |    30|
|3750  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__48   |     8|
|3751  |    mac_muladd_16s_15s_26ns_26_1_1_U1847                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_781                                                                                                                                |    30|
|3752  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_861                                                                                                                        |    30|
|3753  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__161  |     8|
|3754  |    mac_muladd_16s_15s_26ns_26_1_1_U1848                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_782                                                                                                                                |    40|
|3755  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_860                                                                                                                        |    40|
|3756  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__742  |     8|
|3757  |    mac_muladd_16s_15s_26ns_26_1_1_U1849                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_783                                                                                                                                |    58|
|3758  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_859                                                                                                                        |    58|
|3759  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__342  |     8|
|3760  |    mac_muladd_16s_15s_26ns_26_1_1_U1850                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_784                                                                                                                                |    33|
|3761  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_858                                                                                                                        |    33|
|3762  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__111  |     8|
|3763  |    mac_muladd_16s_15s_26ns_26_1_1_U1851                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_785                                                                                                                                |    67|
|3764  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_857                                                                                                                        |    67|
|3765  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__138  |     8|
|3766  |    mac_muladd_16s_15s_26ns_26_1_1_U1852                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_786                                                                                                                                |     9|
|3767  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_856                                                                                                                        |     9|
|3768  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__716  |     8|
|3769  |    mac_muladd_16s_15s_26ns_26_1_1_U1853                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_787                                                                                                                                |   120|
|3770  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_855                                                                                                                        |   120|
|3771  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__883  |     8|
|3772  |    mac_muladd_16s_15s_26ns_26_1_1_U1854                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_788                                                                                                                                |    29|
|3773  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_854                                                                                                                        |    29|
|3774  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__822  |     8|
|3775  |    mac_muladd_16s_15s_26ns_26_1_1_U1855                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_789                                                                                                                                |     9|
|3776  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_853                                                                                                                        |     9|
|3777  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__104  |     8|
|3778  |    mac_muladd_16s_15s_26ns_26_1_1_U1856                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_790                                                                                                                                |    63|
|3779  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_852                                                                                                                        |    63|
|3780  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__265  |     8|
|3781  |    mac_muladd_16s_15s_26ns_26_1_1_U1857                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_791                                                                                                                                |    10|
|3782  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_851                                                                                                                        |    10|
|3783  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1354/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__13   |     8|
|3784  |    mac_muladd_16s_15s_26ns_26_1_1_U1858                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_792                                                                                                                                |    47|
|3785  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_850                                                                                                                        |    47|
|3786  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__192  |     8|
|3787  |    mac_muladd_16s_15s_26ns_26_1_1_U1859                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_793                                                                                                                                |    14|
|3788  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_849                                                                                                                        |    14|
|3789  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__103  |     8|
|3790  |    mac_muladd_16s_15s_26ns_26_1_1_U1860                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_794                                                                                                                                |    66|
|3791  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_848                                                                                                                        |    66|
|3792  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__287  |     8|
|3793  |    mac_muladd_16s_15s_26ns_26_1_1_U1861                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_795                                                                                                                                |    30|
|3794  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_847                                                                                                                        |    30|
|3795  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__57   |     8|
|3796  |    mac_muladd_16s_15s_26ns_26_1_1_U1862                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_796                                                                                                                                |    62|
|3797  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_846                                                                                                                        |    62|
|3798  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__179  |     8|
|3799  |    mac_muladd_16s_15s_26ns_26_1_1_U1863                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_797                                                                                                                                |     8|
|3800  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_845                                                                                                                        |     8|
|3801  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__65   |     8|
|3802  |    mac_muladd_16s_15s_26ns_26_1_1_U1864                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_798                                                                                                                                |    63|
|3803  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_844                                                                                                                        |    63|
|3804  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__511  |     8|
|3805  |    mac_muladd_16s_15s_26ns_26_1_1_U1865                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_799                                                                                                                                |    30|
|3806  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_843                                                                                                                        |    30|
|3807  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__144  |     8|
|3808  |    mac_muladd_16s_15s_26ns_26_1_1_U1866                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_800                                                                                                                                |    62|
|3809  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_842                                                                                                                        |    62|
|3810  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__170  |     8|
|3811  |    mac_muladd_16s_15s_26ns_26_1_1_U1867                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_801                                                                                                                                |    35|
|3812  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_841                                                                                                                        |    35|
|3813  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__689  |     8|
|3814  |    mac_muladd_16s_15s_26ns_26_1_1_U1868                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_802                                                                                                                                |    31|
|3815  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_840                                                                                                                        |    31|
|3816  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__398  |     8|
|3817  |    mac_muladd_16s_15s_26ns_26_1_1_U1869                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_803                                                                                                                                |    95|
|3818  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_839                                                                                                                        |    95|
|3819  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__758  |     8|
|3820  |    mac_muladd_16s_15s_26ns_26_1_1_U1870                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_804                                                                                                                                |    36|
|3821  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_838                                                                                                                        |    36|
|3822  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__828  |     8|
|3823  |    mac_muladd_16s_15s_26ns_26_1_1_U1871                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_805                                                                                                                                |    30|
|3824  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_837                                                                                                                        |    30|
|3825  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__122  |     8|
|3826  |    mac_muladd_16s_15s_26ns_26_1_1_U1872                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_806                                                                                                                                |    10|
|3827  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_836                                                                                                                        |    10|
|3828  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1288/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__3    |     8|
|3829  |    mac_muladd_16s_15s_26ns_26_1_1_U1873                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_807                                                                                                                                |    46|
|3830  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_835                                                                                                                        |    46|
|3831  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__153  |     8|
|3832  |    mac_muladd_16s_15s_26ns_26_1_1_U1874                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_808                                                                                                                                |    15|
|3833  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_834                                                                                                                        |    15|
|3834  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__120  |     8|
|3835  |    mac_muladd_16s_15s_26ns_26_1_1_U1875                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_809                                                                                                                                |    43|
|3836  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_833                                                                                                                        |    43|
|3837  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__261  |     8|
|3838  |    mac_muladd_16s_15s_26ns_26_1_1_U1876                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_810                                                                                                                                |    18|
|3839  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_832                                                                                                                        |    18|
|3840  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__268  |     8|
|3841  |    mac_muladd_16s_15s_26ns_26_1_1_U1877                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_811                                                                                                                                |    61|
|3842  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_831                                                                                                                        |    61|
|3843  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__101  |     8|
|3844  |    mac_muladd_16s_15s_26ns_26_1_1_U1878                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_812                                                                                                                                |    34|
|3845  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_830                                                                                                                        |    34|
|3846  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__51   |     8|
|3847  |    mac_muladd_16s_15s_26ns_26_1_1_U1879                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_813                                                                                                                                |    64|
|3848  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_829                                                                                                                        |    64|
|3849  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__840  |     8|
|3850  |    mac_muladd_16s_15s_26ns_26_1_1_U1880                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_814                                                                                                                                |    30|
|3851  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_828                                                                                                                        |    30|
|3852  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__7    |     8|
|3853  |    mac_muladd_16s_15s_26ns_26_1_1_U1881                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_815                                                                                                                                |    61|
|3854  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_827                                                                                                                        |    61|
|3855  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__4    |     8|
|3856  |    mac_muladd_16s_15s_26ns_26_1_1_U1882                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_816                                                                                                                                |    33|
|3857  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_826                                                                                                                        |    33|
|3858  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__302  |     8|
|3859  |    mac_muladd_16s_15s_26ns_26_1_1_U1883                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_817                                                                                                                                |    35|
|3860  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_825                                                                                                                        |    35|
|3861  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__102  |     8|
|3862  |    mac_muladd_16s_15s_26ns_26_1_1_U1884                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_818                                                                                                                                |   114|
|3863  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_824                                                                                                                        |   114|
|3864  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__193  |     8|
|3865  |    mac_muladd_16s_15s_26ns_26_1_1_U1885                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_819                                                                                                                                |    12|
|3866  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_823                                                                                                                        |    12|
|3867  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1733/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__757  |     8|
|3868  |    mac_muladd_16s_15s_26ns_26_1_1_U1886                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_820                                                                                                                                |    30|
|3869  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_822                                                                                                                        |    30|
|3870  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1737/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__188  |     8|
|3871  |    mac_muladd_16s_15s_26ns_26_1_1_U1887                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_821                                                                                                                                |    26|
|3872  |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0                                                                                                                            |    26|
|3873  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_3_3_U0/mac_muladd_16s_15s_26ns_26_1_1_U1854/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_0_U/p_funnel__69   |     8|
|3874  |    mul_16s_15s_26_1_1_U990                                           |hls_dummy_mul_16s_15s_26_1_1                                                                                                                                                |    31|
|3875  |      tmp_product                                                     |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0/mul_16s_15s_26_1_1_U344/tmp_product_funnel__79                                                         |     8|
|3876  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_15_4                                                                                                   |  9012|
+------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:02:25 . Memory (MB): peak = 4812.609 ; gain = 2379.750 ; free physical = 672194 ; free virtual = 942836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 304 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:13 ; elapsed = 00:02:29 . Memory (MB): peak = 4816.520 ; gain = 2383.660 ; free physical = 686269 ; free virtual = 956912
Synthesis Optimization Complete : Time (s): cpu = 00:02:13 ; elapsed = 00:02:29 . Memory (MB): peak = 4816.520 ; gain = 2383.660 ; free physical = 686290 ; free virtual = 956911
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4869.188 ; gain = 0.000 ; free physical = 685005 ; free virtual = 955626
INFO: [Netlist 29-17] Analyzing 5880 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 10 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5590.555 ; gain = 0.000 ; free physical = 685381 ; free virtual = 956003
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3405 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1800 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: 2676cf9b
INFO: [Common 17-83] Releasing license: Synthesis
361 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:49 ; elapsed = 00:03:05 . Memory (MB): peak = 5590.555 ; gain = 3181.648 ; free physical = 685335 ; free virtual = 955956
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18223.838; main = 4866.202; forked = 14291.342
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23248.574; main = 5590.559; forked = 18435.961
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5654.586 ; gain = 64.031 ; free physical = 685353 ; free virtual = 955974

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f3cd16cd

Time (s): cpu = 00:02:24 ; elapsed = 00:00:26 . Memory (MB): peak = 6345.508 ; gain = 690.922 ; free physical = 684610 ; free virtual = 955232

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7f46ab5b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 6348.477 ; gain = 0.000 ; free physical = 684511 ; free virtual = 955133
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6fef0461

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 6348.477 ; gain = 0.000 ; free physical = 684541 ; free virtual = 955163
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 28f6748d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 6348.477 ; gain = 0.000 ; free physical = 684376 ; free virtual = 954998
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1177433af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 6348.477 ; gain = 0.000 ; free physical = 683229 ; free virtual = 953850
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1177433af

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 6348.477 ; gain = 0.000 ; free physical = 683949 ; free virtual = 954571
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1177433af

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 6348.477 ; gain = 0.000 ; free physical = 684430 ; free virtual = 955052

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1177433af

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6348.477 ; gain = 0.000 ; free physical = 683787 ; free virtual = 954409

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1177433af

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6348.477 ; gain = 0.000 ; free physical = 683705 ; free virtual = 954327

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6348.477 ; gain = 0.000 ; free physical = 683584 ; free virtual = 954206
Ending Netlist Obfuscation Task | Checksum: 1177433af

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6348.477 ; gain = 0.000 ; free physical = 683500 ; free virtual = 954122
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:02 ; elapsed = 00:00:47 . Memory (MB): peak = 6348.477 ; gain = 757.922 ; free physical = 683491 ; free virtual = 954113
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 02:34:01 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h4m6s *****
INFO: [HLS 200-112] Total CPU user time: 745.53 seconds. Total CPU system time: 35.9 seconds. Total elapsed time: 662.17 seconds; peak allocated memory: 2.682 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep  9 02:34:03 2025...
