{
  "nl": null,
  "pnl": null,
  "pnl-sdf-friendly": null,
  "pnl-npc": null,
  "def": null,
  "lef": null,
  "openroad-lef": null,
  "odb": null,
  "sdc": null,
  "sdf": null,
  "spef": null,
  "lib": null,
  "spice": null,
  "mag": null,
  "gds": null,
  "mag_gds": null,
  "klayout_gds": null,
  "json_h": null,
  "metrics": {
    "design__lint_errors__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 1,
    "design__inferred_latch__count": 0,
    "design__instance__count": 451,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0007471832795999944,
    "power__switching__total": 0.00035994494101032615,
    "power__leakage__total": 4.154125488042837e-09,
    "power__total": 0.0011071324115619063,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.008776,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.008776,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.330833,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 6.806684,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 1,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.006611,
    "clock__skew__worst_setup": -0.006611,
    "timing__hold__ws": 0.111452,
    "timing__setup__ws": 5.974229,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 101.205 111.925",
    "design__core__bbox": "5.52 10.88 95.68 100.64",
    "design__io": 38,
    "design__die__area": 11327.4,
    "design__core__area": 8092.76,
    "design__instance__area": 3595.95,
    "design__instance__count__stdcell": 451,
    "design__instance__area__stdcell": 3595.95,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.444341,
    "design__instance__utilization__stdcell": 0.444341,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 5862.04,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violations__count": 0,
    "route__net": 384,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 69,
    "route__wirelength__iter:1": 6368,
    "route__drc_errors__iter:2": 16,
    "route__wirelength__iter:2": 6355,
    "route__drc_errors__iter:3": 3,
    "route__wirelength__iter:3": 6360,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 6365,
    "route__drc_errors": 0,
    "route__wirelength": 6365,
    "route__vias": 1984,
    "route__vias__singlecut": 1984,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "route__wirelength__max": 160.76,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__filtered_count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.01337,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.01337,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.904633,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 5.989365,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__filtered_count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.007041,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.007041,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.112656,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 7.120897,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__filtered_count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.008179,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.008179,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.329293,
    "timing__setup__ws__corner:min_tt_025C_1v80": 6.817329,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 1,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__filtered_count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.012586,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.012586,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.904646,
    "timing__setup__ws__corner:min_ss_100C_1v60": 6.006772,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__filtered_count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.006611,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.006611,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.111452,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 7.128873,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__filtered_count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.009871,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.009871,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.332416,
    "timing__setup__ws__corner:max_tt_025C_1v80": 6.796643,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 1,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__filtered_count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.014452,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.014452,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.907171,
    "timing__setup__ws__corner:max_ss_100C_1v60": 5.974229,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__filtered_count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.007768,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.007768,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.113772,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 7.113254,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__filtered_count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 0,
    "timing__unannotated_net__filtered_count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79869,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000203146,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00131139,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00125844,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000190405,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00125844,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000203,
    "ir__drop__worst": 0.00131,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_differences__count": 0,
    "design__lvs_property_fails__count": 0,
    "design__lvs_errors__count": 0,
    "design__lvs_unmatched_devices__count": 0,
    "design__lvs_unmatched_nets__count": 0,
    "design__lvs_unmatched_pins__count": 0
  }
}
