Info: constrained 'clk' to bel 'X0/Y8/io1'
Info: constrained 'oled_cs' to bel 'X13/Y9/io0'
Info: constrained 'oled_clk' to bel 'X0/Y13/io1'
Info: constrained 'oled_mosi' to bel 'X13/Y11/io0'
Info: constrained 'oled_dc' to bel 'X0/Y8/io0'
Info: constrained 'reset' to bel 'X0/Y13/io0'
Warning: unmatched constraint 'LED' (on line 8)
Warning: unmatched constraint 'RX' (on line 9)
Warning: unmatched constraint 'TX' (on line 10)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      223 LCs used as LUT4 only
Info:      118 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       32 LCs used as DFF only
Info: Packing carries..
Info:       10 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        1 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting oled_clk$SB_IO_OUT (fanout 76)
Info: promoting clk$SB_IO_IN (fanout 76)
Info: promoting driver.reset_SB_LUT4_I2_O [reset] (fanout 28)
Info: promoting driver.advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_O[0] [reset] (fanout 25)
Info: promoting driver.current_byte_pos_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O [cen] (fanout 25)
Info: promoting driver.enable_SB_DFFE_Q_E_SB_LUT4_I3_O [cen] (fanout 24)
Info: promoting $PACKER_GND_NET (fanout 2)
Info: Constraining chains...
Info:       14 LCs used to legalise carry chains.
Info: Checksum: 0x05eb7c76

Info: Device utilisation:
Info: 	         ICESTORM_LC:     398/   1280    31%
Info: 	        ICESTORM_RAM:       2/     16    12%
Info: 	               SB_IO:       6/    112     5%
Info: 	               SB_GB:       7/      8    87%
Info: 	        ICESTORM_PLL:       0/      1     0%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 282 cells, random placement wirelen = 4498.
Info:     at initial placer iter 0, wirelen = 86
Info:     at initial placer iter 1, wirelen = 85
Info:     at initial placer iter 2, wirelen = 83
Info:     at initial placer iter 3, wirelen = 95
Info: Running main analytical placer, max placement attempts per cell = 21321.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 105, spread = 1591, legal = 1615; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 1600, spread = 1653, legal = 1666; time = 0.00s
Info:     at iteration #1, type ICESTORM_RAM: wirelen solved = 1643, spread = 1656, legal = 1684; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 80, spread = 1559, legal = 1633; time = 0.01s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 197, spread = 1280, legal = 1413; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 1366, spread = 1403, legal = 1406; time = 0.00s
Info:     at iteration #2, type ICESTORM_RAM: wirelen solved = 1379, spread = 1394, legal = 1406; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 101, spread = 1156, legal = 1246; time = 0.01s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 222, spread = 1049, legal = 1181; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 1141, spread = 1185, legal = 1204; time = 0.00s
Info:     at iteration #3, type ICESTORM_RAM: wirelen solved = 1188, spread = 1202, legal = 1216; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 114, spread = 1071, legal = 1202; time = 0.01s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 218, spread = 1181, legal = 1251; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 1221, spread = 1258, legal = 1262; time = 0.00s
Info:     at iteration #4, type ICESTORM_RAM: wirelen solved = 1248, spread = 1261, legal = 1289; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 152, spread = 1123, legal = 1230; time = 0.01s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 285, spread = 1100, legal = 1214; time = 0.01s
Info:     at iteration #5, type SB_GB: wirelen solved = 1165, spread = 1206, legal = 1217; time = 0.00s
Info:     at iteration #5, type ICESTORM_RAM: wirelen solved = 1201, spread = 1217, legal = 1260; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 198, spread = 1041, legal = 1201; time = 0.01s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 318, spread = 925, legal = 1088; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 1030, spread = 1077, legal = 1074; time = 0.00s
Info:     at iteration #6, type ICESTORM_RAM: wirelen solved = 1056, spread = 1077, legal = 1077; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 199, spread = 1034, legal = 1188; time = 0.01s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 329, spread = 984, legal = 1113; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 1057, spread = 1103, legal = 1117; time = 0.00s
Info:     at iteration #7, type ICESTORM_RAM: wirelen solved = 1086, spread = 1100, legal = 1099; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 223, spread = 954, legal = 1115; time = 0.01s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 334, spread = 935, legal = 1085; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 1026, spread = 1073, legal = 1075; time = 0.00s
Info:     at iteration #8, type ICESTORM_RAM: wirelen solved = 1053, spread = 1072, legal = 1075; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 244, spread = 955, legal = 1123; time = 0.01s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 351, spread = 930, legal = 1074; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 1023, spread = 1070, legal = 1076; time = 0.00s
Info:     at iteration #9, type ICESTORM_RAM: wirelen solved = 1057, spread = 1071, legal = 1078; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 260, spread = 969, legal = 1065; time = 0.01s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 353, spread = 991, legal = 1163; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 1123, spread = 1165, legal = 1168; time = 0.00s
Info:     at iteration #10, type ICESTORM_RAM: wirelen solved = 1148, spread = 1163, legal = 1166; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 258, spread = 916, legal = 1072; time = 0.01s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 358, spread = 878, legal = 1028; time = 0.00s
Info:     at iteration #11, type SB_GB: wirelen solved = 988, spread = 1030, legal = 1021; time = 0.00s
Info:     at iteration #11, type ICESTORM_RAM: wirelen solved = 1001, spread = 1023, legal = 1023; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 248, spread = 953, legal = 1070; time = 0.00s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 369, spread = 829, legal = 1016; time = 0.00s
Info:     at iteration #12, type SB_GB: wirelen solved = 963, spread = 1016, legal = 1001; time = 0.00s
Info:     at iteration #12, type ICESTORM_RAM: wirelen solved = 981, spread = 1000, legal = 1001; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 265, spread = 1048, legal = 1206; time = 0.01s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 410, spread = 984, legal = 1137; time = 0.00s
Info:     at iteration #13, type SB_GB: wirelen solved = 1090, spread = 1127, legal = 1122; time = 0.00s
Info:     at iteration #13, type ICESTORM_RAM: wirelen solved = 1107, spread = 1118, legal = 1122; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 332, spread = 965, legal = 1104; time = 0.01s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 365, spread = 974, legal = 1062; time = 0.00s
Info:     at iteration #14, type SB_GB: wirelen solved = 1017, spread = 1061, legal = 1055; time = 0.00s
Info:     at iteration #14, type ICESTORM_RAM: wirelen solved = 1037, spread = 1048, legal = 1055; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 308, spread = 957, legal = 1089; time = 0.00s
Info: HeAP Placer Time: 0.21s
Info:   of which solving equations: 0.16s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 189, wirelen = 1065
Info:   at iteration #5: temp = 0.000000, timing cost = 137, wirelen = 820
Info:   at iteration #10: temp = 0.000000, timing cost = 130, wirelen = 767
Info:   at iteration #15: temp = 0.000000, timing cost = 135, wirelen = 725
Info:   at iteration #20: temp = 0.000000, timing cost = 151, wirelen = 697
Info:   at iteration #21: temp = 0.000000, timing cost = 150, wirelen = 697 
Info: SA placement time 0.15s

Info: Max frequency for clock 'oled_clk$SB_IO_OUT_$glb_clk': 68.46 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock       'clk$SB_IO_IN_$glb_clk': 118.06 MHz (PASS at 48.00 MHz)

Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay posedge clk$SB_IO_IN_$glb_clk       -> <async>                            : 2.99 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk       -> negedge oled_clk$SB_IO_OUT_$glb_clk: 7.06 ns
Info: Max delay negedge oled_clk$SB_IO_OUT_$glb_clk -> <async>                            : 5.00 ns
Info: Max delay negedge oled_clk$SB_IO_OUT_$glb_clk -> posedge clk$SB_IO_IN_$glb_clk      : 9.60 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [  6225,   6898) |********** 
Info: [  6898,   7571) |* 
Info: [  7571,   8244) | 
Info: [  8244,   8917) |* 
Info: [  8917,   9590) |** 
Info: [  9590,  10263) |******************************** 
Info: [ 10263,  10936) |**************** 
Info: [ 10936,  11609) |************************************** 
Info: [ 11609,  12282) |*** 
Info: [ 12282,  12955) |***************************** 
Info: [ 12955,  13628) |****************************** 
Info: [ 13628,  14301) |***************************************************** 
Info: [ 14301,  14974) |**************************************** 
Info: [ 14974,  15647) |******************************* 
Info: [ 15647,  16320) |**************************************** 
Info: [ 16320,  16993) |******************************* 
Info: [ 16993,  17666) |*************************************** 
Info: [ 17666,  18339) |******************************** 
Info: [ 18339,  19012) |*************************** 
Info: [ 19012,  19685) |* 
Info: Checksum: 0xc8347350

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1260 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      204        734 |  204   734 |       509|       0.06       0.06|
Info:       1642 |      319       1221 |  115   487 |         0|       0.03       0.09|
Info: Routing complete.
Info: Router1 time 0.09s
Info: Checksum: 0x41803578

Info: Critical path report for clock 'oled_clk$SB_IO_OUT_$glb_clk' (negedge -> negedge):
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source driver.x_SB_DFFNESR_Q_2_DFFLC.O
Info:    routing  0.87  1.66 Net x[5] (2,3) -> (2,4)
Info:                          Sink $nextpnr_ICESTORM_LC_0.I1
Info:                          Defined in:
Info:                               ./top.v:17.12-17.13
Info:      logic  0.38  2.04 Source $nextpnr_ICESTORM_LC_0.COUT
Info:    routing  0.00  2.04 Net $nextpnr_ICESTORM_LC_0$O (2,4) -> (2,4)
Info:                          Sink driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:      logic  0.19  2.23 Source driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.00  2.23 Net driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO_CI (2,4) -> (2,4)
Info:                          Sink driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO$CARRY.CIN
Info:                          Defined in:
Info:                               ./st7735.v:325.17-325.33
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  2.42 Source driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I0_SB_CARRY_CO$CARRY.COUT
Info:    routing  0.38  2.80 Net $nextpnr_ICESTORM_LC_1$I3 (2,4) -> (2,4)
Info:                          Sink $nextpnr_ICESTORM_LC_1.I3
Info:      logic  0.47  3.26 Source $nextpnr_ICESTORM_LC_1.O
Info:    routing  0.87  4.13 Net driver.y_SB_DFFNESR_Q_2_D_SB_LUT4_O_I2[1] (2,4) -> (2,3)
Info:                          Sink driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_LC.I1
Info:                          Defined in:
Info:                               ./st7735.v:330.23-330.28
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.59  4.72 Source driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:    routing  0.87  5.59 Net driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0] (2,3) -> (2,2)
Info:                          Sink driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_LC.I0
Info:                          Defined in:
Info:                               ./st7735.v:328.23-328.28
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.66  6.25 Source driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_LC.O
Info:    routing  0.87  7.11 Net driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O[0] (2,2) -> (2,3)
Info:                          Sink driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.56  7.67 Source driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:    routing  0.87  8.54 Net driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] (2,3) -> (2,3)
Info:                          Sink driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.56  9.10 Source driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:    routing  1.88  10.98 Net driver.state_SB_DFFNE_Q_D_SB_LUT4_O_I3[2] (2,3) -> (4,6)
Info:                          Sink driver.state_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  11.44 Source driver.state_SB_DFFNE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:    routing  0.87  12.31 Net driver.state_SB_DFFNE_Q_E_SB_LUT4_O_I2[3] (4,6) -> (4,6)
Info:                          Sink driver.state_SB_DFFNE_Q_E_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  12.77 Source driver.state_SB_DFFNE_Q_E_SB_LUT4_O_LC.O
Info:    routing  1.92  14.69 Net driver.state_SB_DFFNE_Q_E (4,6) -> (4,5)
Info:                          Sink driver.state_SB_DFFNE_Q_DFFLC.CEN
Info:      setup  0.10  14.79 Source driver.state_SB_DFFNE_Q_DFFLC.CEN
Info: 5.41 ns logic, 9.38 ns routing

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_LC.O
Info:    routing  0.87  1.66 Net digits_sel[1] (1,8) -> (1,9)
Info:                          Sink digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.56  2.22 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:    routing  0.87  3.09 Net digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1] (1,9) -> (2,8)
Info:                          Sink digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_LC.I1
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  3.47 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_LC.COUT
Info:    routing  0.38  3.85 Net digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I0_CO (2,8) -> (2,8)
Info:                          Sink digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_LUT4_I3_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  4.32 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_LUT4_I3_LC.O
Info:    routing  0.87  5.18 Net digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_LUT4_I3_O[1] (2,8) -> (2,8)
Info:                          Sink digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  5.65 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:    routing  0.87  6.51 Net digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I3_O[1] (2,8) -> (2,7)
Info:                          Sink mem.mem.0.0_RADDR_3_SB_LUT4_O_LC.I1
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  6.90 Source mem.mem.0.0_RADDR_3_SB_LUT4_O_LC.COUT
Info:    routing  0.00  6.90 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O[3] (2,7) -> (2,7)
Info:                          Sink mem.mem.0.0_RADDR_2_SB_LUT4_O_LC.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  7.08 Source mem.mem.0.0_RADDR_2_SB_LUT4_O_LC.COUT
Info:    routing  0.38  7.47 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1[3] (2,7) -> (2,7)
Info:                          Sink mem.mem.0.0_RADDR_1_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.47  7.93 Source mem.mem.0.0_RADDR_1_SB_LUT4_O_LC.O
Info:    routing  0.87  8.80 Net mem.mem.0.0_RADDR_1 (2,7) -> (3,7)
Info:                          Sink mem.mem.0.1_RAM.RADDR_7
Info:      setup  0.10  8.90 Source mem.mem.0.1_RAM.RADDR_7
Info: 3.80 ns logic, 5.10 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source driver.oled_clk_SB_LUT4_O_I3_SB_DFFE_Q_DFFLC.O
Info:    routing  0.87  1.66 Net driver.oled_clk_SB_LUT4_O_I3 (1,12) -> (1,12)
Info:                          Sink driver.oled_clk_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  2.13 Source driver.oled_clk_SB_LUT4_O_LC.O
Info:    routing  0.87  2.99 Net oled_clk$SB_IO_OUT (1,12) -> (0,13)
Info:                          Sink oled_clk$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               ./top.v:4.17-4.25
Info: 1.26 ns logic, 1.73 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> 'negedge oled_clk$SB_IO_OUT_$glb_clk':
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source driver.advertise_pixel_consume_buffer_SB_LUT4_I3_LC.O
Info:    routing  0.87  1.66 Net driver.advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0] (5,10) -> (5,9)
Info:                          Sink driver.oled_dc_SB_DFFNSR_Q_R_SB_LUT4_O_1_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.56  2.22 Source driver.oled_dc_SB_DFFNSR_Q_R_SB_LUT4_O_1_LC.O
Info:    routing  0.87  3.09 Net driver.oled_dc_SB_DFFNSR_Q_R[1] (5,9) -> (4,8)
Info:                          Sink driver.state_SB_DFFNE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.56  3.64 Source driver.state_SB_DFFNE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:    routing  1.41  5.06 Net driver.state_SB_DFFNE_Q_E_SB_LUT4_O_I0[0] (4,8) -> (4,6)
Info:                          Sink driver.state_SB_DFFNE_Q_E_SB_LUT4_O_LC.I0
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.66  5.72 Source driver.state_SB_DFFNE_Q_E_SB_LUT4_O_LC.O
Info:    routing  1.92  7.64 Net driver.state_SB_DFFNE_Q_E (4,6) -> (4,5)
Info:                          Sink driver.state_SB_DFFNE_Q_DFFLC.CEN
Info:      setup  0.10  7.74 Source driver.state_SB_DFFNE_Q_DFFLC.CEN
Info: 2.67 ns logic, 5.07 ns routing

Info: Critical path report for cross-domain path 'negedge oled_clk$SB_IO_OUT_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source oled_cs_SB_LUT4_O_I3_SB_DFFN_Q_DFFLC.O
Info:    routing  1.80  2.59 Net oled_cs_SB_LUT4_O_I3 (7,9) -> (11,9)
Info:                          Sink oled_cs_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.47  3.06 Source oled_cs_SB_LUT4_O_LC.O
Info:    routing  1.33  4.39 Net oled_cs$SB_IO_OUT (11,9) -> (13,9)
Info:                          Sink oled_cs$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               ./top.v:3.17-3.24
Info: 1.26 ns logic, 3.13 ns routing

Info: Critical path report for cross-domain path 'negedge oled_clk$SB_IO_OUT_$glb_clk' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:   clk-to-q  0.80  0.80 Source driver.y_SB_DFFNESR_Q_D_SB_LUT4_O_LC.O
Info:    routing  0.87  1.66 Net y[6] (2,5) -> (1,6)
Info:                          Sink digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               ./top.v:18.12-18.13
Info:      logic  0.56  2.22 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O_LC.O
Info:    routing  0.87  3.09 Net digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] (1,6) -> (1,7)
Info:                          Sink digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  3.47 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:    routing  0.00  3.47 Net digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI (1,7) -> (1,7)
Info:                          Sink digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.19  3.65 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:    routing  0.00  3.65 Net digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3 (1,7) -> (1,7)
Info:                          Sink digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_LC.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  3.84 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_LC.COUT
Info:    routing  0.38  4.22 Net $nextpnr_ICESTORM_LC_10$I3 (1,7) -> (1,7)
Info:                          Sink $nextpnr_ICESTORM_LC_10.I3
Info:      logic  0.47  4.69 Source $nextpnr_ICESTORM_LC_10.O
Info:    routing  0.87  5.55 Net digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_LUT4_I3_O[0] (1,7) -> (2,8)
Info:                          Sink digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I3_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.56  6.11 Source digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:    routing  0.87  6.98 Net digits_sel_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_LUT4_I3_O_SB_LUT4_I3_O[1] (2,8) -> (2,7)
Info:                          Sink mem.mem.0.0_RADDR_3_SB_LUT4_O_LC.I1
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  7.36 Source mem.mem.0.0_RADDR_3_SB_LUT4_O_LC.COUT
Info:    routing  0.00  7.36 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O[3] (2,7) -> (2,7)
Info:                          Sink mem.mem.0.0_RADDR_2_SB_LUT4_O_LC.CIN
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.19  7.55 Source mem.mem.0.0_RADDR_2_SB_LUT4_O_LC.COUT
Info:    routing  0.38  7.93 Net mem.mem.0.0_RADDR_1_SB_LUT4_O_I1[3] (2,7) -> (2,7)
Info:                          Sink mem.mem.0.0_RADDR_1_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.47  8.40 Source mem.mem.0.0_RADDR_1_SB_LUT4_O_LC.O
Info:    routing  0.87  9.26 Net mem.mem.0.0_RADDR_1 (2,7) -> (3,7)
Info:                          Sink mem.mem.0.1_RAM.RADDR_7
Info:      setup  0.10  9.36 Source mem.mem.0.1_RAM.RADDR_7
Info: 4.26 ns logic, 5.10 ns routing

Info: Max frequency for clock 'oled_clk$SB_IO_OUT_$glb_clk': 67.60 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock       'clk$SB_IO_IN_$glb_clk': 112.40 MHz (PASS at 48.00 MHz)

Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay posedge clk$SB_IO_IN_$glb_clk       -> <async>                            : 2.99 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk       -> negedge oled_clk$SB_IO_OUT_$glb_clk: 7.74 ns
Info: Max delay negedge oled_clk$SB_IO_OUT_$glb_clk -> <async>                            : 4.39 ns
Info: Max delay negedge oled_clk$SB_IO_OUT_$glb_clk -> posedge clk$SB_IO_IN_$glb_clk      : 9.36 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [  6040,   6672) |********+
Info: [  6672,   7304) | 
Info: [  7304,   7936) |*+
Info: [  7936,   8568) | 
Info: [  8568,   9200) |+
Info: [  9200,   9832) |*****+
Info: [  9832,  10464) |******************+
Info: [ 10464,  11096) |******+
Info: [ 11096,  11728) |****+
Info: [ 11728,  12360) |******************************************+
Info: [ 12360,  12992) |*********+
Info: [ 12992,  13624) |*****************************+
Info: [ 13624,  14256) |************************************************************ 
Info: [ 14256,  14888) |***********************+
Info: [ 14888,  15520) |****************************** 
Info: [ 15520,  16152) |*********************************************************+
Info: [ 16152,  16784) |***************************+
Info: [ 16784,  17416) |****************************+
Info: [ 17416,  18048) |**********************+
Info: [ 18048,  18680) |**************************+
3 warnings, 0 errors

Info: Program finished normally.
