// Seed: 3023996212
module module_0 (
    input  wor   id_0,
    output tri0  id_1,
    output uwire id_2
);
  wire id_4;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1,
    input  uwire id_2,
    output logic id_3,
    output tri   id_4
);
  initial
    if (id_2 > id_2) begin
      id_3 <= 1;
      if (id_2) begin
        $display(id_2, 1 ^ 1);
        wait (1);
      end else assume (1 & id_2);
    end
  module_0(
      id_2, id_0, id_4
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    output tri id_2,
    output tri1 id_3,
    output tri id_4,
    output wire id_5,
    output supply1 id_6
);
  assign id_6 = id_0;
  wire id_8;
  module_0(
      id_1, id_5, id_5
  );
endmodule
