DECL|ADC_ANALOGWATCHDOG_ALL_REG|macro|ADC_ANALOGWATCHDOG_ALL_REG
DECL|ADC_ANALOGWATCHDOG_NONE|macro|ADC_ANALOGWATCHDOG_NONE
DECL|ADC_ANALOGWATCHDOG_SINGLE_REG|macro|ADC_ANALOGWATCHDOG_SINGLE_REG
DECL|ADC_AWD1THRESHOLD_SHIFT_RESOLUTION|macro|ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
DECL|ADC_AWD_EVENT|macro|ADC_AWD_EVENT
DECL|ADC_AnalogWDGConfTypeDef|typedef|}ADC_AnalogWDGConfTypeDef;
DECL|ADC_CHANNEL_0|macro|ADC_CHANNEL_0
DECL|ADC_CHANNEL_10|macro|ADC_CHANNEL_10
DECL|ADC_CHANNEL_11|macro|ADC_CHANNEL_11
DECL|ADC_CHANNEL_12|macro|ADC_CHANNEL_12
DECL|ADC_CHANNEL_13|macro|ADC_CHANNEL_13
DECL|ADC_CHANNEL_14|macro|ADC_CHANNEL_14
DECL|ADC_CHANNEL_15|macro|ADC_CHANNEL_15
DECL|ADC_CHANNEL_16|macro|ADC_CHANNEL_16
DECL|ADC_CHANNEL_17|macro|ADC_CHANNEL_17
DECL|ADC_CHANNEL_18|macro|ADC_CHANNEL_18
DECL|ADC_CHANNEL_1|macro|ADC_CHANNEL_1
DECL|ADC_CHANNEL_2|macro|ADC_CHANNEL_2
DECL|ADC_CHANNEL_3|macro|ADC_CHANNEL_3
DECL|ADC_CHANNEL_4|macro|ADC_CHANNEL_4
DECL|ADC_CHANNEL_5|macro|ADC_CHANNEL_5
DECL|ADC_CHANNEL_6|macro|ADC_CHANNEL_6
DECL|ADC_CHANNEL_7|macro|ADC_CHANNEL_7
DECL|ADC_CHANNEL_8|macro|ADC_CHANNEL_8
DECL|ADC_CHANNEL_9|macro|ADC_CHANNEL_9
DECL|ADC_CHANNEL_AWD_MASK|macro|ADC_CHANNEL_AWD_MASK
DECL|ADC_CHANNEL_MASK|macro|ADC_CHANNEL_MASK
DECL|ADC_CHANNEL_TEMPSENSOR|macro|ADC_CHANNEL_TEMPSENSOR
DECL|ADC_CHANNEL_VLCD|macro|ADC_CHANNEL_VLCD
DECL|ADC_CHANNEL_VREFINT|macro|ADC_CHANNEL_VREFINT
DECL|ADC_CLEAR_ERRORCODE|macro|ADC_CLEAR_ERRORCODE
DECL|ADC_CLOCK_ASYNC_DIV10|macro|ADC_CLOCK_ASYNC_DIV10
DECL|ADC_CLOCK_ASYNC_DIV128|macro|ADC_CLOCK_ASYNC_DIV128
DECL|ADC_CLOCK_ASYNC_DIV12|macro|ADC_CLOCK_ASYNC_DIV12
DECL|ADC_CLOCK_ASYNC_DIV16|macro|ADC_CLOCK_ASYNC_DIV16
DECL|ADC_CLOCK_ASYNC_DIV1|macro|ADC_CLOCK_ASYNC_DIV1
DECL|ADC_CLOCK_ASYNC_DIV256|macro|ADC_CLOCK_ASYNC_DIV256
DECL|ADC_CLOCK_ASYNC_DIV2|macro|ADC_CLOCK_ASYNC_DIV2
DECL|ADC_CLOCK_ASYNC_DIV32|macro|ADC_CLOCK_ASYNC_DIV32
DECL|ADC_CLOCK_ASYNC_DIV4|macro|ADC_CLOCK_ASYNC_DIV4
DECL|ADC_CLOCK_ASYNC_DIV64|macro|ADC_CLOCK_ASYNC_DIV64
DECL|ADC_CLOCK_ASYNC_DIV6|macro|ADC_CLOCK_ASYNC_DIV6
DECL|ADC_CLOCK_ASYNC_DIV8|macro|ADC_CLOCK_ASYNC_DIV8
DECL|ADC_CLOCK_SYNC_PCLK_DIV1|macro|ADC_CLOCK_SYNC_PCLK_DIV1
DECL|ADC_CLOCK_SYNC_PCLK_DIV2|macro|ADC_CLOCK_SYNC_PCLK_DIV2
DECL|ADC_CLOCK_SYNC_PCLK_DIV4|macro|ADC_CLOCK_SYNC_PCLK_DIV4
DECL|ADC_CONTINUOUS|macro|ADC_CONTINUOUS
DECL|ADC_ChannelConfTypeDef|typedef|}ADC_ChannelConfTypeDef;
DECL|ADC_DATAALIGN_LEFT|macro|ADC_DATAALIGN_LEFT
DECL|ADC_DATAALIGN_RIGHT|macro|ADC_DATAALIGN_RIGHT
DECL|ADC_DELAY_10US_MIN_CPU_CYCLES|macro|ADC_DELAY_10US_MIN_CPU_CYCLES
DECL|ADC_DISABLE_TIMEOUT|macro|ADC_DISABLE_TIMEOUT
DECL|ADC_DISABLING_CONDITIONS|macro|ADC_DISABLING_CONDITIONS
DECL|ADC_DMACONTREQ|macro|ADC_DMACONTREQ
DECL|ADC_ENABLE_TIMEOUT|macro|ADC_ENABLE_TIMEOUT
DECL|ADC_ENABLING_CONDITIONS|macro|ADC_ENABLING_CONDITIONS
DECL|ADC_EOC_SEQ_CONV|macro|ADC_EOC_SEQ_CONV
DECL|ADC_EOC_SINGLE_CONV|macro|ADC_EOC_SINGLE_CONV
DECL|ADC_EOC_SINGLE_SEQ_CONV|macro|ADC_EOC_SINGLE_SEQ_CONV
DECL|ADC_EXTERNALTRIGCONVEDGE_FALLING|macro|ADC_EXTERNALTRIGCONVEDGE_FALLING
DECL|ADC_EXTERNALTRIGCONVEDGE_NONE|macro|ADC_EXTERNALTRIGCONVEDGE_NONE
DECL|ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING|macro|ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
DECL|ADC_EXTERNALTRIGCONVEDGE_RISING|macro|ADC_EXTERNALTRIGCONVEDGE_RISING
DECL|ADC_FLAG_ALL|macro|ADC_FLAG_ALL
DECL|ADC_FLAG_AWD|macro|ADC_FLAG_AWD
DECL|ADC_FLAG_EOCAL|macro|ADC_FLAG_EOCAL
DECL|ADC_FLAG_EOC|macro|ADC_FLAG_EOC
DECL|ADC_FLAG_EOSMP|macro|ADC_FLAG_EOSMP
DECL|ADC_FLAG_EOS|macro|ADC_FLAG_EOS
DECL|ADC_FLAG_OVR|macro|ADC_FLAG_OVR
DECL|ADC_FLAG_RDY|macro|ADC_FLAG_RDY
DECL|ADC_GET_RESOLUTION|macro|ADC_GET_RESOLUTION
DECL|ADC_HandleTypeDef|typedef|}ADC_HandleTypeDef;
DECL|ADC_IS_CONVERSION_ONGOING_REGULAR|macro|ADC_IS_CONVERSION_ONGOING_REGULAR
DECL|ADC_IS_ENABLE|macro|ADC_IS_ENABLE
DECL|ADC_IS_SOFTWARE_START_REGULAR|macro|ADC_IS_SOFTWARE_START_REGULAR
DECL|ADC_IT_AWD|macro|ADC_IT_AWD
DECL|ADC_IT_EOCAL|macro|ADC_IT_EOCAL
DECL|ADC_IT_EOC|macro|ADC_IT_EOC
DECL|ADC_IT_EOSMP|macro|ADC_IT_EOSMP
DECL|ADC_IT_EOS|macro|ADC_IT_EOS
DECL|ADC_IT_OVR|macro|ADC_IT_OVR
DECL|ADC_IT_RDY|macro|ADC_IT_RDY
DECL|ADC_InitTypeDef|typedef|}ADC_InitTypeDef;
DECL|ADC_OFFSET_SHIFT_RESOLUTION|macro|ADC_OFFSET_SHIFT_RESOLUTION
DECL|ADC_OVERSAMPLING_RATIO_128|macro|ADC_OVERSAMPLING_RATIO_128
DECL|ADC_OVERSAMPLING_RATIO_16|macro|ADC_OVERSAMPLING_RATIO_16
DECL|ADC_OVERSAMPLING_RATIO_256|macro|ADC_OVERSAMPLING_RATIO_256
DECL|ADC_OVERSAMPLING_RATIO_2|macro|ADC_OVERSAMPLING_RATIO_2
DECL|ADC_OVERSAMPLING_RATIO_32|macro|ADC_OVERSAMPLING_RATIO_32
DECL|ADC_OVERSAMPLING_RATIO_4|macro|ADC_OVERSAMPLING_RATIO_4
DECL|ADC_OVERSAMPLING_RATIO_64|macro|ADC_OVERSAMPLING_RATIO_64
DECL|ADC_OVERSAMPLING_RATIO_8|macro|ADC_OVERSAMPLING_RATIO_8
DECL|ADC_OVR_DATA_OVERWRITTEN|macro|ADC_OVR_DATA_OVERWRITTEN
DECL|ADC_OVR_DATA_PRESERVED|macro|ADC_OVR_DATA_PRESERVED
DECL|ADC_OVR_EVENT|macro|ADC_OVR_EVENT
DECL|ADC_OversamplingTypeDef|typedef|}ADC_OversamplingTypeDef;
DECL|ADC_RANK_CHANNEL_NUMBER|macro|ADC_RANK_CHANNEL_NUMBER
DECL|ADC_RANK_NONE|macro|ADC_RANK_NONE
DECL|ADC_REGULAR_GROUP|macro|ADC_REGULAR_GROUP
DECL|ADC_RESOLUTION_10B|macro|ADC_RESOLUTION_10B
DECL|ADC_RESOLUTION_12B|macro|ADC_RESOLUTION_12B
DECL|ADC_RESOLUTION_6B|macro|ADC_RESOLUTION_6B
DECL|ADC_RESOLUTION_8B|macro|ADC_RESOLUTION_8B
DECL|ADC_RIGHTBITSHIFT_1|macro|ADC_RIGHTBITSHIFT_1
DECL|ADC_RIGHTBITSHIFT_2|macro|ADC_RIGHTBITSHIFT_2
DECL|ADC_RIGHTBITSHIFT_3|macro|ADC_RIGHTBITSHIFT_3
DECL|ADC_RIGHTBITSHIFT_4|macro|ADC_RIGHTBITSHIFT_4
DECL|ADC_RIGHTBITSHIFT_5|macro|ADC_RIGHTBITSHIFT_5
DECL|ADC_RIGHTBITSHIFT_6|macro|ADC_RIGHTBITSHIFT_6
DECL|ADC_RIGHTBITSHIFT_7|macro|ADC_RIGHTBITSHIFT_7
DECL|ADC_RIGHTBITSHIFT_8|macro|ADC_RIGHTBITSHIFT_8
DECL|ADC_RIGHTBITSHIFT_NONE|macro|ADC_RIGHTBITSHIFT_NONE
DECL|ADC_SAMPLETIME_12CYCLES_5|macro|ADC_SAMPLETIME_12CYCLES_5
DECL|ADC_SAMPLETIME_160CYCLES_5|macro|ADC_SAMPLETIME_160CYCLES_5
DECL|ADC_SAMPLETIME_19CYCLES_5|macro|ADC_SAMPLETIME_19CYCLES_5
DECL|ADC_SAMPLETIME_1CYCLE_5|macro|ADC_SAMPLETIME_1CYCLE_5
DECL|ADC_SAMPLETIME_39CYCLES_5|macro|ADC_SAMPLETIME_39CYCLES_5
DECL|ADC_SAMPLETIME_3CYCLES_5|macro|ADC_SAMPLETIME_3CYCLES_5
DECL|ADC_SAMPLETIME_79CYCLES_5|macro|ADC_SAMPLETIME_79CYCLES_5
DECL|ADC_SAMPLETIME_7CYCLES_5|macro|ADC_SAMPLETIME_7CYCLES_5
DECL|ADC_SCANDIR|macro|ADC_SCANDIR
DECL|ADC_SCAN_DIRECTION_BACKWARD|macro|ADC_SCAN_DIRECTION_BACKWARD
DECL|ADC_SCAN_DIRECTION_FORWARD|macro|ADC_SCAN_DIRECTION_FORWARD
DECL|ADC_SCAN_ENABLE|macro|ADC_SCAN_ENABLE
DECL|ADC_STATE_CLR_SET|macro|ADC_STATE_CLR_SET
DECL|ADC_STOP_CONVERSION_TIMEOUT|macro|ADC_STOP_CONVERSION_TIMEOUT
DECL|ADC_TRIGGEREDMODE_MULTI_TRIGGER|macro|ADC_TRIGGEREDMODE_MULTI_TRIGGER
DECL|ADC_TRIGGEREDMODE_SINGLE_TRIGGER|macro|ADC_TRIGGEREDMODE_SINGLE_TRIGGER
DECL|ADC_TRX_HIGHTHRESHOLD|macro|ADC_TRX_HIGHTHRESHOLD
DECL|Channel|member|uint32_t Channel; /*!< Select which ADC channel to monitor by analog watchdog.
DECL|Channel|member|uint32_t Channel; /*!< Specify the channel to configure into ADC regular group.
DECL|ClockPrescaler|member|uint32_t ClockPrescaler; /*!< Select ADC clock source (synchronous clock derived from APB clock or asynchronous clock derived from ADC dedicated HSI RC oscillator) and clock prescaler.
DECL|ContinuousConvMode|member|uint32_t ContinuousConvMode; /*!< Specify whether the conversion is performed in single mode (one conversion) or continuous mode for ADC group regular,
DECL|DMAContinuousRequests|member|uint32_t DMAContinuousRequests; /*!< Specify whether the DMA requests are performed in one shot mode (DMA transfer stops when number of conversions is reached)
DECL|DMA_Handle|member|DMA_HandleTypeDef *DMA_Handle; /*!< Pointer DMA Handler */
DECL|DataAlign|member|uint32_t DataAlign; /*!< Specify ADC data alignment in conversion data register (right or left).
DECL|DiscontinuousConvMode|member|uint32_t DiscontinuousConvMode; /*!< Specify whether the conversions sequence of ADC group regular is performed in Complete-sequence/Discontinuous-sequence
DECL|EOCSelection|member|uint32_t EOCSelection; /*!< Specify which EOC (End Of Conversion) flag is used for conversion by polling and interruption: end of unitary conversion or end of sequence conversions.
DECL|ErrorCode|member|__IO uint32_t ErrorCode; /*!< ADC Error code */
DECL|ExternalTrigConvEdge|member|uint32_t ExternalTrigConvEdge; /*!< Select the external event edge used to trigger ADC group regular conversion start.
DECL|ExternalTrigConv|member|uint32_t ExternalTrigConv; /*!< Select the external event source used to trigger ADC group regular conversion start.
DECL|HAL_ADC_ERROR_DMA|macro|HAL_ADC_ERROR_DMA
DECL|HAL_ADC_ERROR_INTERNAL|macro|HAL_ADC_ERROR_INTERNAL
DECL|HAL_ADC_ERROR_NONE|macro|HAL_ADC_ERROR_NONE
DECL|HAL_ADC_ERROR_OVR|macro|HAL_ADC_ERROR_OVR
DECL|HAL_ADC_STATE_AWD1|macro|HAL_ADC_STATE_AWD1
DECL|HAL_ADC_STATE_AWD2|macro|HAL_ADC_STATE_AWD2
DECL|HAL_ADC_STATE_AWD3|macro|HAL_ADC_STATE_AWD3
DECL|HAL_ADC_STATE_BUSY_INTERNAL|macro|HAL_ADC_STATE_BUSY_INTERNAL
DECL|HAL_ADC_STATE_ERROR_CONFIG|macro|HAL_ADC_STATE_ERROR_CONFIG
DECL|HAL_ADC_STATE_ERROR_DMA|macro|HAL_ADC_STATE_ERROR_DMA
DECL|HAL_ADC_STATE_ERROR_INTERNAL|macro|HAL_ADC_STATE_ERROR_INTERNAL
DECL|HAL_ADC_STATE_INJ_BUSY|macro|HAL_ADC_STATE_INJ_BUSY
DECL|HAL_ADC_STATE_INJ_EOC|macro|HAL_ADC_STATE_INJ_EOC
DECL|HAL_ADC_STATE_INJ_JQOVF|macro|HAL_ADC_STATE_INJ_JQOVF
DECL|HAL_ADC_STATE_MULTIMODE_SLAVE|macro|HAL_ADC_STATE_MULTIMODE_SLAVE
DECL|HAL_ADC_STATE_READY|macro|HAL_ADC_STATE_READY
DECL|HAL_ADC_STATE_REG_BUSY|macro|HAL_ADC_STATE_REG_BUSY
DECL|HAL_ADC_STATE_REG_EOC|macro|HAL_ADC_STATE_REG_EOC
DECL|HAL_ADC_STATE_REG_EOSMP|macro|HAL_ADC_STATE_REG_EOSMP
DECL|HAL_ADC_STATE_REG_OVR|macro|HAL_ADC_STATE_REG_OVR
DECL|HAL_ADC_STATE_RESET|macro|HAL_ADC_STATE_RESET
DECL|HAL_ADC_STATE_TIMEOUT|macro|HAL_ADC_STATE_TIMEOUT
DECL|HighThreshold|member|uint32_t HighThreshold; /*!< Configures the ADC analog watchdog High threshold value.
DECL|IS_ADC_ANALOG_WATCHDOG_MODE|macro|IS_ADC_ANALOG_WATCHDOG_MODE
DECL|IS_ADC_CHANNEL|macro|IS_ADC_CHANNEL
DECL|IS_ADC_CHANNEL|macro|IS_ADC_CHANNEL
DECL|IS_ADC_CLOCKPRESCALER|macro|IS_ADC_CLOCKPRESCALER
DECL|IS_ADC_CONVERSION_GROUP|macro|IS_ADC_CONVERSION_GROUP
DECL|IS_ADC_DATA_ALIGN|macro|IS_ADC_DATA_ALIGN
DECL|IS_ADC_EOC_SELECTION|macro|IS_ADC_EOC_SELECTION
DECL|IS_ADC_EVENT_TYPE|macro|IS_ADC_EVENT_TYPE
DECL|IS_ADC_EXTTRIG_EDGE|macro|IS_ADC_EXTTRIG_EDGE
DECL|IS_ADC_OVERRUN|macro|IS_ADC_OVERRUN
DECL|IS_ADC_OVERSAMPLING_RATIO|macro|IS_ADC_OVERSAMPLING_RATIO
DECL|IS_ADC_RANGE|macro|IS_ADC_RANGE
DECL|IS_ADC_RANK|macro|IS_ADC_RANK
DECL|IS_ADC_REGULAR_NB_CONV|macro|IS_ADC_REGULAR_NB_CONV
DECL|IS_ADC_RESOLUTION_8_6_BITS|macro|IS_ADC_RESOLUTION_8_6_BITS
DECL|IS_ADC_RESOLUTION|macro|IS_ADC_RESOLUTION
DECL|IS_ADC_RIGHT_BIT_SHIFT|macro|IS_ADC_RIGHT_BIT_SHIFT
DECL|IS_ADC_SAMPLE_TIME|macro|IS_ADC_SAMPLE_TIME
DECL|IS_ADC_SCAN_MODE|macro|IS_ADC_SCAN_MODE
DECL|IS_ADC_TRIGGERED_OVERSAMPLING_MODE|macro|IS_ADC_TRIGGERED_OVERSAMPLING_MODE
DECL|ITMode|member|uint32_t ITMode; /*!< Specify whether the analog watchdog is configured in interrupt or polling mode.
DECL|Init|member|ADC_InitTypeDef Init; /*!< ADC required parameters */
DECL|Instance|member|ADC_TypeDef *Instance; /*!< Register base address */
DECL|Lock|member|HAL_LockTypeDef Lock; /*!< ADC locking object */
DECL|LowPowerAutoPowerOff|member|uint32_t LowPowerAutoPowerOff; /*!< Select the auto-off mode: the ADC automatically powers-off after a conversion and automatically wakes-up when a new conversion is triggered (with startup time between trigger and start of sampling).
DECL|LowPowerAutoWait|member|uint32_t LowPowerAutoWait; /*!< Select the dynamic low power Auto Delay: new conversion start only when the previous
DECL|LowPowerFrequencyMode|member|uint32_t LowPowerFrequencyMode; /*!< When selecting an analog ADC clock frequency lower than 2.8MHz,
DECL|LowThreshold|member|uint32_t LowThreshold; /*!< Configures the ADC analog watchdog High threshold value.
DECL|Overrun|member|uint32_t Overrun; /*!< Select the behavior in case of overrun: data overwritten or preserved (default).
DECL|Oversample|member|ADC_OversamplingTypeDef Oversample; /*!< Specify the Oversampling parameters
DECL|OversamplingMode|member|uint32_t OversamplingMode; /*!< Specify whether the oversampling feature is enabled or disabled.
DECL|Rank|member|uint32_t Rank; /*!< Add or remove the channel from ADC regular group sequencer.
DECL|Ratio|member|uint32_t Ratio; /*!< Configures the oversampling ratio.
DECL|Resolution|member|uint32_t Resolution; /*!< Configure the ADC resolution.
DECL|RightBitShift|member|uint32_t RightBitShift; /*!< Configures the division coefficient for the Oversampler.
DECL|SamplingTime|member|uint32_t SamplingTime; /*!< The sample time common to all channels.
DECL|ScanConvMode|member|uint32_t ScanConvMode; /*!< Configure the sequencer of regular group.
DECL|State|member|__IO uint32_t State; /*!< ADC communication state (bitmap of ADC states) */
DECL|TriggeredMode|member|uint32_t TriggeredMode; /*!< Selects the regular triggered oversampling mode.
DECL|WatchdogMode|member|uint32_t WatchdogMode; /*!< Configure the ADC analog watchdog mode: single/all channels.
DECL|__HAL_ADC_CCR_LOWFREQUENCY|macro|__HAL_ADC_CCR_LOWFREQUENCY
DECL|__HAL_ADC_CFGR1_AUTOFF|macro|__HAL_ADC_CFGR1_AUTOFF
DECL|__HAL_ADC_CFGR1_AutoDelay|macro|__HAL_ADC_CFGR1_AutoDelay
DECL|__HAL_ADC_CFGR1_DISCONTINUOUS_NUM|macro|__HAL_ADC_CFGR1_DISCONTINUOUS_NUM
DECL|__HAL_ADC_CLEAR_FLAG|macro|__HAL_ADC_CLEAR_FLAG
DECL|__HAL_ADC_CLOCK_PRESCALER|macro|__HAL_ADC_CLOCK_PRESCALER
DECL|__HAL_ADC_DISABLE_IT|macro|__HAL_ADC_DISABLE_IT
DECL|__HAL_ADC_DISABLE|macro|__HAL_ADC_DISABLE
DECL|__HAL_ADC_ENABLE_IT|macro|__HAL_ADC_ENABLE_IT
DECL|__HAL_ADC_ENABLE|macro|__HAL_ADC_ENABLE
DECL|__HAL_ADC_GET_FLAG|macro|__HAL_ADC_GET_FLAG
DECL|__HAL_ADC_GET_IT_SOURCE|macro|__HAL_ADC_GET_IT_SOURCE
DECL|__HAL_ADC_RESET_HANDLE_STATE|macro|__HAL_ADC_RESET_HANDLE_STATE
DECL|__HAL_ADC_Value_Shift_left|macro|__HAL_ADC_Value_Shift_left
DECL|__STM32L0xx_HAL_ADC_H|macro|__STM32L0xx_HAL_ADC_H
