// Seed: 4200311875
module module_0 (
    input wand id_0
    , id_2
);
  localparam id_3 = -1;
  assign id_2 = id_2;
  generate
    if (-1) begin : LABEL_0
      assign id_2 = 1;
    end
  endgenerate
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input supply0 id_3,
    input wire id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    output wire id_8,
    input wand id_9,
    input wand id_10
);
  logic id_12;
  ;
  wire id_13;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  always @(negedge id_4);
  initial assume (id_3);
  xnor primCall (id_8, id_7, id_6, id_3, id_9, id_1, id_4, id_13, id_10);
  logic id_14 = -1;
endmodule
