@W: BN544 :"c:/users/constantin/documents/vhdlsoundchip/designer/soundchip/synthesis.fdc":8:0:8:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN544 :"c:/users/constantin/documents/vhdlsoundchip/designer/soundchip/synthesis.fdc":9:0:9:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: MT530 :"c:\users\constantin\documents\vhdlsoundchip\hdl\spi_slave.vhd":111:8:111:9|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 47 sequential elements including SPI_SLAVE_0.bit_cnt[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\constantin\documents\vhdlsoundchip\hdl\delta_adder.vhd":41:2:41:3|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 70 sequential elements including dac_0.DELTA_ADDER_0.data_out_1[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\constantin\documents\vhdlsoundchip\hdl\data_receiver.vhd":38:8:38:9|Found inferred clock SPI_SLAVE|DOUT_VLD_inferred_clock which controls 32 sequential elements including data_receiver_0.data_right[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip_cck.rpt" .
