Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 05:50:43 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row1_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row1_reg[7]/CK (DFF_X1)                               0.0000     0.0000 r
  row1_reg[7]/Q (DFF_X1)                                0.6141     0.6141 f
  U1258/ZN (XNOR2_X2)                                   0.2914     0.9055 r
  U756/ZN (XNOR2_X2)                                    0.3139     1.2195 r
  U752/ZN (XNOR2_X2)                                    0.3279     1.5474 r
  U559/ZN (INV_X2)                                      0.0609     1.6083 f
  U749/ZN (NAND3_X2)                                    0.1170     1.7253 r
  U1052/ZN (NAND2_X2)                                   0.0716     1.7969 f
  U1045/ZN (NAND2_X2)                                   0.0904     1.8873 r
  U1044/ZN (NAND2_X2)                                   0.0591     1.9465 f
  U1066/ZN (NAND2_X2)                                   0.0829     2.0294 r
  U1065/ZN (NAND2_X2)                                   0.0588     2.0882 f
  dut_sram_write_data_reg[6]/D (DFF_X2)                 0.0000     2.0882 f
  data arrival time                                                2.0882

  clock clk (rise edge)                                 2.4360     2.4360
  clock network delay (ideal)                           0.0000     2.4360
  clock uncertainty                                    -0.0500     2.3860
  dut_sram_write_data_reg[6]/CK (DFF_X2)                0.0000     2.3860 r
  library setup time                                   -0.2978     2.0882
  data required time                                               2.0882
  --------------------------------------------------------------------------
  data required time                                               2.0882
  data arrival time                                               -2.0882
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000


1
