module top
#(parameter param89 = ((-((((8'hbc) ? (7'h43) : (8'hb6)) ? (7'h40) : ((8'hac) ? (8'ha5) : (8'ha0))) < (&((8'hae) ? (8'hba) : (8'hbb))))) >>> ((8'hb3) ? (({(7'h43)} || ((8'ha7) != (7'h40))) <<< {(!(8'h9d)), ((8'hbe) ? (8'hb4) : (8'ha9))}) : ({((8'h9d) <<< (8'hae))} >> (((8'hbf) && (8'ha8)) ? {(8'haf), (8'ha6)} : (^(8'ha6)))))), 
parameter param90 = (~&(~&(~^(^~param89)))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h31b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire4;
  input wire signed [(3'h4):(1'h0)] wire3;
  input wire signed [(4'hd):(1'h0)] wire2;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire signed [(4'hf):(1'h0)] wire87;
  wire signed [(2'h2):(1'h0)] wire86;
  wire [(5'h14):(1'h0)] wire85;
  wire [(5'h11):(1'h0)] wire84;
  wire [(2'h3):(1'h0)] wire68;
  wire signed [(5'h15):(1'h0)] wire32;
  wire signed [(5'h14):(1'h0)] wire31;
  wire [(2'h3):(1'h0)] wire30;
  wire signed [(4'h8):(1'h0)] wire29;
  wire [(4'he):(1'h0)] wire28;
  wire [(5'h11):(1'h0)] wire27;
  reg [(3'h7):(1'h0)] reg88 = (1'h0);
  reg [(2'h2):(1'h0)] reg83 = (1'h0);
  reg [(4'h9):(1'h0)] reg82 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg81 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg80 = (1'h0);
  reg [(5'h15):(1'h0)] reg79 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg78 = (1'h0);
  reg [(3'h6):(1'h0)] reg77 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg76 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg75 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg74 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg73 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg72 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg71 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg70 = (1'h0);
  reg [(4'hd):(1'h0)] reg53 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg52 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg51 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg50 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg49 = (1'h0);
  reg [(5'h12):(1'h0)] reg48 = (1'h0);
  reg [(4'ha):(1'h0)] reg47 = (1'h0);
  reg [(3'h5):(1'h0)] reg46 = (1'h0);
  reg [(4'hb):(1'h0)] reg45 = (1'h0);
  reg [(3'h5):(1'h0)] reg44 = (1'h0);
  reg [(5'h15):(1'h0)] reg43 = (1'h0);
  reg [(5'h15):(1'h0)] reg42 = (1'h0);
  reg [(4'h8):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg40 = (1'h0);
  reg [(2'h2):(1'h0)] reg39 = (1'h0);
  reg [(5'h11):(1'h0)] reg38 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg37 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg36 = (1'h0);
  reg [(5'h13):(1'h0)] reg35 = (1'h0);
  reg [(5'h11):(1'h0)] reg34 = (1'h0);
  reg [(4'h9):(1'h0)] reg33 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg26 = (1'h0);
  reg [(4'h9):(1'h0)] reg25 = (1'h0);
  reg [(2'h3):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg23 = (1'h0);
  reg [(5'h15):(1'h0)] reg22 = (1'h0);
  reg [(4'h8):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg20 = (1'h0);
  reg [(4'h9):(1'h0)] reg19 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg18 = (1'h0);
  reg [(4'hc):(1'h0)] reg17 = (1'h0);
  reg [(4'h8):(1'h0)] reg16 = (1'h0);
  reg [(2'h3):(1'h0)] reg15 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg14 = (1'h0);
  reg [(4'hb):(1'h0)] reg13 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg12 = (1'h0);
  reg [(5'h12):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg10 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg9 = (1'h0);
  reg [(3'h7):(1'h0)] reg8 = (1'h0);
  reg [(4'he):(1'h0)] reg7 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg6 = (1'h0);
  reg [(2'h2):(1'h0)] reg5 = (1'h0);
  assign y = {wire87,
                 wire86,
                 wire85,
                 wire84,
                 wire68,
                 wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire28,
                 wire27,
                 reg88,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg5 <= ((wire0[(3'h4):(2'h3)] ?
              {($unsigned(wire3) ?
                      (wire0 ?
                          wire2 : wire0) : (wire1 <<< wire4))} : (~^$unsigned($signed(wire2)))) ?
          ((wire1[(4'h9):(3'h7)] >= $signed((~&(8'hb0)))) ?
              {{(wire3 ? wire3 : wire3), wire4},
                  (((8'hb3) ?
                      wire0 : (8'hb6)) * $signed((8'hb4)))} : (^~wire2[(4'h9):(1'h0)])) : (+$signed($signed($unsigned(wire0)))));
      if (((+$unsigned(wire2[(3'h7):(3'h7)])) != wire1[(1'h1):(1'h1)]))
        begin
          reg6 <= ($unsigned((reg5[(1'h0):(1'h0)] ~^ $signed($signed(reg5)))) ?
              ((((wire2 ? wire4 : reg5) ? reg5[(2'h2):(1'h1)] : (~&wire4)) ?
                  (-(wire4 ?
                      (8'hb3) : reg5)) : $signed((8'hb8))) | (~&($signed(wire0) ~^ (wire2 & wire0)))) : (wire4[(3'h4):(1'h1)] <<< $unsigned(wire3[(2'h3):(2'h2)])));
        end
      else
        begin
          reg6 <= $unsigned({$signed($unsigned((reg5 ? wire3 : reg5)))});
          if ((^~((^$signed((!wire4))) ?
              $unsigned($signed(wire2)) : (reg6[(2'h2):(1'h0)] ^ (8'h9c)))))
            begin
              reg7 <= $signed(({$unsigned($signed(wire0))} ?
                  $signed($unsigned((reg6 ?
                      wire3 : wire4))) : $unsigned(((~|wire3) >>> $unsigned(wire0)))));
              reg8 <= wire4[(4'he):(2'h3)];
            end
          else
            begin
              reg7 <= $unsigned(reg6[(1'h1):(1'h1)]);
            end
          reg9 <= wire1;
        end
    end
  always
    @(posedge clk) begin
      reg10 <= wire1[(1'h0):(1'h0)];
      if ($signed(reg9))
        begin
          reg11 <= $unsigned($unsigned((|wire0)));
          reg12 <= {{((wire2[(4'hd):(4'hb)] ? wire3 : {(7'h41)}) ?
                      (reg6[(2'h2):(1'h0)] == (reg11 ?
                          wire4 : reg7)) : reg10[(3'h4):(3'h4)])}};
          reg13 <= ((~&wire0[(4'h8):(3'h6)]) ? reg7 : reg10[(4'hb):(1'h1)]);
          if ((~&($unsigned($signed(wire4[(3'h6):(1'h1)])) ^~ wire2)))
            begin
              reg14 <= {$unsigned($unsigned($signed((reg13 ? wire3 : reg5)))),
                  (-$unsigned($unsigned(wire2[(4'h9):(3'h5)])))};
              reg15 <= (^~($unsigned((+{reg13})) ?
                  ($unsigned((reg10 ?
                      reg14 : (8'hbb))) | reg14[(3'h4):(2'h2)]) : $unsigned(((^(8'hba)) ?
                      $unsigned((8'h9f)) : (reg5 >>> reg8)))));
              reg16 <= $signed($signed(reg9));
              reg17 <= (reg12 | reg13[(3'h5):(1'h1)]);
            end
          else
            begin
              reg14 <= $unsigned($unsigned($signed(($signed(reg7) > ((8'had) != reg7)))));
            end
          reg18 <= reg6;
        end
      else
        begin
          reg11 <= reg17[(4'hc):(3'h4)];
          reg12 <= (~|{$signed(wire2[(4'ha):(3'h7)]),
              $signed((~|$unsigned(reg11)))});
          reg13 <= reg15[(1'h0):(1'h0)];
        end
      if (reg17)
        begin
          if (($unsigned($signed((reg12[(2'h2):(1'h1)] ?
              $signed(reg6) : (reg12 ?
                  (8'ha2) : reg17)))) << $signed(($unsigned((~^reg16)) ?
              {reg9[(2'h3):(1'h0)]} : {(wire3 <<< (8'hb4)),
                  $unsigned(wire2)}))))
            begin
              reg19 <= $signed($signed(reg14[(2'h2):(1'h0)]));
              reg20 <= (~|(-{$unsigned(wire0)}));
              reg21 <= (((+reg9[(2'h3):(2'h2)]) * wire3) ?
                  {(-$signed($signed(reg20))),
                      ((|reg20[(3'h6):(3'h4)]) & $signed(reg17))} : wire1);
              reg22 <= wire0;
            end
          else
            begin
              reg19 <= $unsigned(((({(8'ha7)} ~^ $unsigned(wire3)) ?
                      (^(~reg21)) : $signed($unsigned(reg12))) ?
                  reg16[(3'h6):(2'h2)] : $unsigned(reg10[(5'h14):(4'he)])));
            end
          reg23 <= ((~&$signed($unsigned((reg13 ?
              reg20 : reg9)))) - $unsigned({(reg7[(3'h5):(2'h3)] ?
                  {reg8} : ((8'hbc) ? reg15 : reg14)),
              $unsigned(wire1)}));
        end
      else
        begin
          reg19 <= (reg15 < {$signed(((8'hb6) <= $signed(reg18))),
              (((reg20 ? (8'ha7) : (8'ha5)) ?
                  reg14[(1'h1):(1'h1)] : (reg11 ^~ reg8)) && (!(reg11 != reg21)))});
          reg20 <= $unsigned((((~^(8'h9d)) ?
                  ((~^reg14) << reg18) : $unsigned(wire0[(1'h1):(1'h0)])) ?
              $signed((8'ha0)) : ($unsigned((^reg14)) ?
                  wire0[(1'h1):(1'h0)] : (!wire1[(2'h2):(1'h1)]))));
          if ((reg8 ?
              $signed(reg8) : $unsigned($unsigned((((8'ha0) - reg15) >> $signed((8'had)))))))
            begin
              reg21 <= {(+reg12[(2'h3):(2'h3)]), reg11};
              reg22 <= {reg8, $unsigned((8'h9c))};
              reg23 <= wire1;
              reg24 <= (+({(~&wire2)} < reg8[(1'h0):(1'h0)]));
              reg25 <= reg17[(4'hc):(3'h7)];
            end
          else
            begin
              reg21 <= $unsigned((~|{(~&(reg16 & reg12))}));
              reg22 <= $unsigned((reg10[(3'h7):(2'h3)] ?
                  ((~&$unsigned(reg20)) ? wire3 : wire0) : $unsigned(({reg13} ?
                      reg10[(2'h3):(1'h0)] : (!wire0)))));
              reg23 <= $signed({$signed(wire0[(3'h6):(3'h4)]),
                  (&$unsigned((~reg22)))});
              reg24 <= (+$unsigned($unsigned(($unsigned(reg16) || (8'h9d)))));
              reg25 <= (({(reg5[(2'h2):(1'h1)] ?
                          (reg9 ? reg20 : (8'ha8)) : $signed(reg19))} ?
                  reg6 : (~^($signed(reg5) ?
                      (reg19 ?
                          (7'h40) : reg20) : reg6))) < (~^((reg21 >> $unsigned((7'h41))) ?
                  (wire2[(1'h1):(1'h1)] ?
                      $signed(reg5) : (reg21 & wire1)) : reg20)));
            end
          reg26 <= $signed((reg13 ?
              $unsigned(reg7[(1'h1):(1'h0)]) : ((^reg9) ?
                  {$signed(wire2)} : $unsigned(reg17[(1'h1):(1'h1)]))));
        end
    end
  assign wire27 = $signed(reg26[(1'h0):(1'h0)]);
  assign wire28 = reg18;
  assign wire29 = (wire3[(3'h4):(1'h0)] && reg7);
  assign wire30 = (8'h9c);
  assign wire31 = $unsigned((8'hb6));
  assign wire32 = ((reg19 ?
                          (reg8[(2'h3):(2'h3)] ?
                              ($unsigned(reg21) && {reg18,
                                  reg17}) : (~^(-reg24))) : $signed((reg14 ^~ reg24))) ?
                      reg16[(2'h2):(1'h0)] : {$signed($signed($unsigned(reg17)))});
  always
    @(posedge clk) begin
      if (($signed(reg23) ?
          wire4[(4'ha):(3'h6)] : {wire32, (|$signed(((8'ha5) >> reg15)))}))
        begin
          reg33 <= (-(^~reg5));
          if ($signed(wire27[(4'hb):(2'h2)]))
            begin
              reg34 <= (~$signed(($unsigned({wire31,
                  wire1}) + (!reg18[(2'h3):(2'h3)]))));
              reg35 <= ((8'ha5) ?
                  ($unsigned({(8'hb2)}) ?
                      reg21 : $unsigned($signed((~|wire2)))) : $signed(({wire32} * ($signed(reg12) ?
                      (+(8'ha4)) : (8'h9f)))));
              reg36 <= reg15[(1'h0):(1'h0)];
              reg37 <= reg20[(3'h6):(3'h6)];
              reg38 <= (~^wire32[(5'h11):(3'h6)]);
            end
          else
            begin
              reg34 <= ($unsigned((reg33[(2'h2):(1'h1)] | ($signed(reg22) ?
                      $signed(reg19) : ((7'h41) >= reg38)))) ?
                  reg25 : reg37[(4'hb):(2'h2)]);
              reg35 <= {reg5[(1'h0):(1'h0)]};
              reg36 <= wire2;
              reg37 <= {reg25[(3'h5):(3'h5)]};
              reg38 <= reg20;
            end
          reg39 <= $signed(reg6[(2'h3):(1'h1)]);
          if (($signed(reg20[(2'h2):(1'h1)]) + reg19))
            begin
              reg40 <= (8'ha1);
              reg41 <= $unsigned($unsigned(reg22[(5'h10):(3'h5)]));
              reg42 <= reg16[(1'h0):(1'h0)];
            end
          else
            begin
              reg40 <= $signed((({(!wire30)} * reg15[(1'h1):(1'h1)]) || (|((reg26 <<< wire32) ?
                  (reg8 ~^ (8'hbc)) : $unsigned(reg22)))));
              reg41 <= reg37[(3'h5):(2'h2)];
              reg42 <= $unsigned({reg19,
                  ((8'haf) + $signed((wire32 - reg14)))});
            end
          if ((~^(reg8[(3'h6):(3'h5)] != $unsigned((-$signed(reg6))))))
            begin
              reg43 <= (^~reg40);
              reg44 <= (reg20 ?
                  (|reg37[(4'hc):(4'ha)]) : $signed($signed($unsigned((~|wire3)))));
              reg45 <= reg34;
              reg46 <= ({wire4[(2'h3):(1'h0)]} || (reg26 ?
                  {($signed(reg21) ?
                          (~&(8'ha2)) : (reg41 ?
                              reg18 : reg5))} : (~{$unsigned(reg18),
                      $signed(reg21)})));
              reg47 <= reg36[(5'h10):(4'h9)];
            end
          else
            begin
              reg43 <= reg22;
            end
        end
      else
        begin
          reg33 <= ((wire30 >= ((~(&reg37)) ?
              (^$signed(wire30)) : $unsigned($signed(reg33)))) - (((~|$unsigned(reg43)) >= ((8'hbf) ?
              ((8'haa) >> reg5) : $unsigned(reg46))) << (~$unsigned({reg26,
              reg14}))));
          if (((reg18 >= {$unsigned($signed(reg20)),
              reg17[(1'h1):(1'h0)]}) ^~ wire32[(2'h3):(1'h1)]))
            begin
              reg34 <= {reg37};
              reg35 <= $unsigned(wire1);
              reg36 <= ((~|$unsigned($signed({reg24, reg9}))) ?
                  $unsigned({$signed((reg16 <<< (8'ha8)))}) : $signed((wire28 ?
                      wire29[(3'h6):(2'h2)] : $unsigned((reg36 ?
                          reg33 : (7'h42))))));
              reg37 <= {(reg19[(2'h2):(1'h0)] ? wire27[(3'h6):(2'h2)] : reg19),
                  reg10};
              reg38 <= reg43[(5'h11):(2'h2)];
            end
          else
            begin
              reg34 <= ((8'hb1) > $unsigned($unsigned($unsigned($unsigned(reg40)))));
              reg35 <= $signed($signed(({(reg23 ?
                      (8'h9e) : reg9)} == $signed((reg39 != reg35)))));
            end
          reg39 <= (|$unsigned($unsigned(reg15)));
          reg40 <= ({((8'hb6) ? (+(reg7 & wire29)) : reg37[(4'ha):(2'h2)]),
              {$signed((^(8'hb6)))}} >>> wire0);
          reg41 <= (|wire27[(4'hb):(2'h2)]);
        end
      reg48 <= reg12;
      if ((reg14 ? (!reg39[(1'h0):(1'h0)]) : (~^wire3)))
        begin
          reg49 <= $signed($signed({((wire27 > reg22) ?
                  (reg18 ? reg12 : reg23) : wire31),
              reg20[(1'h1):(1'h1)]}));
          reg50 <= ($unsigned($unsigned((7'h43))) + reg8[(3'h7):(3'h6)]);
          reg51 <= $signed({$signed($signed(reg41)), wire30});
          reg52 <= ({$signed($unsigned($unsigned(reg6)))} ^ (wire0[(3'h5):(1'h0)] | ($unsigned(wire1[(1'h1):(1'h0)]) >>> ({reg38} ?
              $unsigned(reg44) : (|reg44)))));
        end
      else
        begin
          reg49 <= reg46;
        end
      reg53 <= (~^($unsigned({$unsigned(reg9)}) ?
          ((+reg8[(3'h4):(3'h4)]) > (8'hbb)) : $unsigned((reg35[(4'h8):(1'h1)] + (7'h40)))));
    end
  module54 #() modinst69 (wire68, clk, reg23, reg45, wire32, wire2);
  always
    @(posedge clk) begin
      if ((~|(wire68[(1'h1):(1'h1)] ?
          {wire4} : (wire29[(3'h7):(1'h0)] >>> (((8'hb4) ? reg49 : (8'h9f)) ?
              reg48[(1'h0):(1'h0)] : $unsigned(reg17))))))
        begin
          reg70 <= wire30;
          reg71 <= reg70[(3'h4):(1'h0)];
          reg72 <= {{(!(-$unsigned(reg41)))}};
        end
      else
        begin
          reg70 <= (reg41 >>> (^reg39[(1'h1):(1'h1)]));
        end
      if ($unsigned(reg5))
        begin
          if ((reg70 >> wire0))
            begin
              reg73 <= $signed($unsigned((~($unsigned(reg17) || (reg14 ?
                  reg51 : wire0)))));
            end
          else
            begin
              reg73 <= $signed(reg10);
            end
          reg74 <= reg72[(4'ha):(3'h6)];
          reg75 <= ((-($signed((wire4 ?
                  reg42 : wire68)) | ((wire1 >>> reg21) << reg14))) ?
              ($signed($signed(reg36)) ?
                  ($signed((^reg73)) || reg20) : ($unsigned({reg18}) ?
                      $unsigned((8'hbb)) : (wire28 & reg33))) : (!$signed(reg25)));
        end
      else
        begin
          reg73 <= (8'hba);
          reg74 <= $unsigned($unsigned($unsigned($signed((8'ha0)))));
        end
      reg76 <= (wire3[(1'h1):(1'h1)] ?
          reg15 : ((~|(^~reg39)) ?
              ($unsigned((reg70 == reg6)) != $unsigned((~|reg18))) : $unsigned($signed(reg41))));
      reg77 <= (reg53[(1'h1):(1'h0)] + wire32);
    end
  always
    @(posedge clk) begin
      reg78 <= ((|$signed(((-reg46) | {reg51,
          reg75}))) >> (^{reg10[(5'h13):(4'h8)]}));
      reg79 <= (({reg8, reg76[(5'h15):(5'h10)]} ?
          ($unsigned($unsigned(reg14)) + (8'ha3)) : $unsigned(reg23)) <= ((7'h44) ?
          reg6[(3'h4):(2'h3)] : reg70[(4'hc):(3'h7)]));
      if ($unsigned($unsigned(wire0)))
        begin
          reg80 <= reg75[(3'h6):(1'h1)];
          reg81 <= {((8'ha5) ?
                  (~^$unsigned((!wire4))) : ((-reg79[(3'h6):(1'h1)]) ?
                      {reg45, (~wire31)} : reg24[(2'h3):(1'h0)]))};
          reg82 <= reg22;
          reg83 <= reg70;
        end
      else
        begin
          reg80 <= ($unsigned((reg26[(1'h1):(1'h1)] ?
                  reg35 : (reg18 || $unsigned(reg13)))) ?
              (|$unsigned((reg13 != (reg78 | wire1)))) : ((^reg45[(3'h7):(2'h3)]) != {(^~wire29[(3'h7):(2'h2)]),
                  (reg51[(5'h10):(4'hb)] | $signed(wire2))}));
          reg81 <= ($signed($unsigned(reg19)) ?
              $signed((reg11 ? (+(~reg23)) : $signed(reg83))) : (({(reg11 ?
                          reg78 : reg6)} ?
                  ($signed((8'hb3)) ?
                      $signed(reg10) : (reg43 & reg36)) : (|reg52)) * (|{$signed(wire31)})));
          reg82 <= ((~($signed({reg81, reg11}) + $signed((reg74 ?
                  wire68 : wire28)))) ?
              (reg35 + (~|reg80[(1'h0):(1'h0)])) : {($unsigned(reg73[(2'h2):(1'h1)]) > $unsigned((^~reg83))),
                  ({$unsigned((8'hac)),
                      (wire4 ? reg76 : reg6)} - $unsigned((reg12 && reg16)))});
        end
    end
  assign wire84 = $unsigned((reg7[(2'h3):(2'h2)] < $unsigned(((reg8 > reg75) > reg19[(1'h1):(1'h0)]))));
  assign wire85 = $signed({$unsigned((^reg19))});
  assign wire86 = (!(((reg43 ?
                      (~&reg37) : (-reg21)) != (7'h44)) >= (!$signed((reg34 + reg24)))));
  assign wire87 = (~$unsigned($signed($unsigned($signed(reg17)))));
  always
    @(posedge clk) begin
      reg88 <= reg10;
    end
endmodule

module module54
#(parameter param66 = ((~(((~(8'hb1)) < (8'hbb)) | ({(8'hbe), (8'had)} ? ((8'ha8) ? (8'ha6) : (7'h41)) : (~^(7'h44))))) ? (8'hb8) : (|(~(|((8'h9d) * (8'hb1)))))), 
parameter param67 = (({(~((8'ha3) >= param66)), param66} ? (((param66 == param66) <<< {param66, param66}) + (((8'hb0) ? param66 : param66) << (param66 ? (8'hb7) : param66))) : param66) >> (~&(~^((-(7'h44)) < param66)))))
(y, clk, wire58, wire57, wire56, wire55);
  output wire [(32'h57):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire58;
  input wire signed [(4'hb):(1'h0)] wire57;
  input wire signed [(5'h14):(1'h0)] wire56;
  input wire [(4'h9):(1'h0)] wire55;
  wire [(4'hc):(1'h0)] wire61;
  wire signed [(5'h13):(1'h0)] wire60;
  wire [(2'h2):(1'h0)] wire59;
  reg [(4'he):(1'h0)] reg65 = (1'h0);
  reg [(3'h7):(1'h0)] reg64 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg63 = (1'h0);
  reg [(4'hd):(1'h0)] reg62 = (1'h0);
  assign y = {wire61, wire60, wire59, reg65, reg64, reg63, reg62, (1'h0)};
  assign wire59 = wire58;
  assign wire60 = {wire58, $signed($signed(wire56))};
  assign wire61 = ($unsigned(wire56) << $unsigned(wire58));
  always
    @(posedge clk) begin
      reg62 <= (wire60 ? wire57 : wire56);
      reg63 <= wire61;
      reg64 <= ((|reg63) ?
          (~^($signed(wire56) || {reg62,
              wire56})) : $unsigned(wire57[(4'h9):(3'h4)]));
      reg65 <= reg63[(4'ha):(3'h6)];
    end
endmodule
