// Seed: 3213383993
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wor id_2;
  buf primCall (id_2, id_1);
  inout wire id_1;
  module_2 modCall_1 (
      id_3,
      id_1
  );
  assign id_2 = ((1'b0));
endmodule
module module_0 #(
    parameter id_3 = 32'd17
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  input wire id_2;
  output wire id_1;
  logic [id_3 : -1] id_4;
  assign module_1 = id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire  id_3;
  logic id_4;
endmodule
