m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/simulation/modelsim
vclkdivisor
Z1 !s110 1711735852
!i10b 1
!s100 Ik9^0Qc4[`CYg?B96ai`G2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IDBJPRCiEJ<aHDamS2Ai:W3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1711734849
8C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor.v
FC:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor.v
!i122 0
L0 1 20
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1711735852.000000
!s107 C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor|C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor
Z8 tCvgOpt 0
vclkdivisor_tb
R1
!i10b 1
!s100 C31`D<>@6i4mfXDzgj3`32
R2
I>l9L6CVSFTlmT4ARB?:5h1
R3
R0
w1711735828
8C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v
FC:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v
!i122 1
L0 1 29
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor|C:/intelFPGA_lite/20.1/quartus/bin64/Projects/clockdivisor/clkdivisor_tb.v|
!i113 1
R6
R7
R8
