Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 08:54:18 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0/post_route_timing.rpt
| Design       : td_fused_top_tdf4_l2_filters_0
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
address1[6]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRARDADDR[10]
                                                              inf           
address1[7]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRARDADDR[11]
                                                              inf           
address1[8]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRARDADDR[12]
                                                              inf           
address1[9]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRARDADDR[13]
                                                              inf           
address1[0]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRARDADDR[4]
                                                              inf           
address1[1]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRARDADDR[5]
                                                              inf           
address1[2]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRARDADDR[6]
                                                              inf           
address1[3]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRARDADDR[7]
                                                              inf           
address1[4]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRARDADDR[8]
                                                              inf           
address1[5]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRARDADDR[9]
                                                              inf           
address0[6]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRBWRADDR[10]
                                                              inf           
address0[7]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRBWRADDR[11]
                                                              inf           
address0[8]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRBWRADDR[12]
                                                              inf           
address0[9]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRBWRADDR[13]
                                                              inf           
address0[0]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRBWRADDR[4]
                                                              inf           
address0[1]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRBWRADDR[5]
                                                              inf           
address0[2]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRBWRADDR[6]
                                                              inf           
address0[3]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRBWRADDR[7]
                                                              inf           
address0[4]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRBWRADDR[8]
                                                              inf           
address0[5]                    td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ADDRBWRADDR[9]
                                                              inf           
d1[0]                          td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[0]
                                                              inf           
d1[10]                         td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[10]
                                                              inf           
d1[11]                         td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[11]
                                                              inf           
d1[12]                         td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[12]
                                                              inf           
d1[13]                         td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[13]
                                                              inf           
d1[14]                         td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[14]
                                                              inf           
d1[15]                         td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[15]
                                                              inf           
d1[1]                          td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[1]
                                                              inf           
d1[2]                          td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[2]
                                                              inf           
d1[3]                          td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[3]
                                                              inf           
d1[4]                          td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[4]
                                                              inf           
d1[5]                          td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[5]
                                                              inf           
d1[6]                          td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[6]
                                                              inf           
d1[7]                          td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[7]
                                                              inf           
d1[8]                          td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[8]
                                                              inf           
d1[9]                          td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/DIADI[9]
                                                              inf           
ce1                            td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ENARDEN
                                                              inf           
ce0                            td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/ENBWREN
                                                              inf           
we1                            td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/WEA[0]
                                                              inf           
we1                            td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/WEA[1]
                                                              inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[0]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[10]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[11]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[12]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[13]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[14]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[15]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[1]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[2]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[3]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[4]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[5]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[6]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[7]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[8]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKBWRCLK
                               q0[9]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[0]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[10]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[11]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[12]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[13]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[14]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[15]                         inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[1]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[2]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[3]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[4]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[5]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[6]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[7]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[8]                          inf           
td_fused_top_tdf4_l2_filters_0_ram_U/ram_reg/CLKARDCLK
                               q1[9]                          inf           



