bus	,	V_2
pci_mrst_init	,	F_14
pci_bus	,	V_1
pci_d3delay_fixup	,	F_17
pci_domain_nr	,	F_2
decode	,	V_22
PCI_ROM_RESOURCE	,	V_52
pci_read_config_dword	,	F_21
IORESOURCE_PCI_FIXED	,	V_57
type1_access_ok	,	F_6
number	,	V_10
bar	,	V_20
"Intel MID platform detected, using MID PCI ops\n"	,	L_1
len	,	V_14
dev	,	V_32
pin	,	V_33
u32	,	T_1
reg	,	V_13
pcie_cap	,	V_5
mrst_pci_irq_enable	,	F_10
write	,	V_23
polarity	,	V_41
val	,	V_15
ioapic_pin	,	V_39
pci_soc_mode	,	V_46
read	,	V_9
offset	,	V_16
resource	,	V_53
__devinit	,	T_4
devfn	,	V_3
cap_data	,	V_6
PCI_HEADER_TYPE	,	V_25
pci_dev	,	V_31
d3_delay	,	V_48
size	,	V_17
domain	,	V_18
pci_read_config_byte	,	F_11
PCI_EXT_CAP_ID	,	F_3
KERN_INFO	,	V_42
PCI_EXT_CAP_ID_VNDR	,	V_11
raw_pci_ext_ops	,	V_8
PCI_DEVFN	,	F_7
printk	,	F_15
pci_set_power_state	,	F_19
flags	,	V_56
pci_device_update_fixed	,	F_5
pcibios_enable_irq	,	V_43
PCIE_VNDR_CAP_ID_FIXED_BAR	,	V_12
pci_direct_conf1	,	V_28
pos	,	V_4
ioapic	,	V_37
PCIE_CAP_OFFSET	,	V_7
where	,	V_26
PCI_DEVICE_ID	,	V_47
end	,	V_54
io_apic_irq_attr	,	V_34
value	,	V_27
PCI_D3hot	,	V_49
pci_root_ops	,	V_44
PCI_EXT_CAP_NEXT	,	F_4
u8	,	T_2
pci_mrst_ops	,	V_45
pci_fixed_bar_fixup	,	F_20
PCI_ROM_ADDRESS	,	V_29
io_apic_set_pci_routing	,	F_13
busnum	,	V_19
pci_write	,	F_9
start	,	V_55
mp_find_ioapic	,	F_12
irq	,	V_38
i	,	V_50
mrst_power_off_unused_dev	,	F_18
trigger	,	V_40
PCI_INTERRUPT_PIN	,	V_36
irq_attr	,	V_35
pci_read	,	F_8
__init	,	T_3
PCI_BASE_ADDRESS_0	,	V_21
PCI_STATUS	,	V_24
pci_mmcfg_late_init	,	F_16
PCI_BASE_ADDRESS_5	,	V_30
fixed_bar_cap	,	F_1
cfg_size	,	V_51
