// Seed: 2960958489
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1 == 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input wor id_2,
    output supply1 id_3
    , id_26,
    output tri1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    output wor id_7,
    output tri0 id_8,
    output wire id_9,
    input supply0 id_10,
    output tri id_11,
    input tri1 id_12,
    output uwire id_13,
    output wire id_14,
    input wand id_15,
    output tri0 id_16,
    output tri id_17,
    output tri0 id_18,
    output wire id_19,
    input wand id_20,
    input tri0 id_21
    , id_27,
    input supply0 id_22,
    output supply1 id_23,
    output tri1 id_24
);
  wire id_28;
  module_0(
      id_28, id_26
  ); timeprecision 1ps;
endmodule
