Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 25 17:45:52 2023
| Host         : om1792-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodKYPD_timing_summary_routed.rpt -pb PmodKYPD_timing_summary_routed.pb -rpx PmodKYPD_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodKYPD
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.148        0.000                      0                  373        0.151        0.000                      0                  373        4.500        0.000                       0                   212  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.148        0.000                      0                  373        0.151        0.000                      0                  373        4.500        0.000                       0                   212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 C2/entered_passcode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/passcode_match_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 2.112ns (36.253%)  route 3.714ns (63.747%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.614     5.135    C2/clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  C2/entered_passcode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  C2/entered_passcode_reg[5]/Q
                         net (fo=5, routed)           1.126     6.717    C2/Q[5]
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.841 r  C2/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.841    C2/i__carry_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.391 r  C2/passcode_match1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.391    C2/passcode_match1_inferred__0/i__carry_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.548 r  C2/passcode_match1_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.503     8.051    C2/passcode_match1_inferred__0/i__carry__0_n_2
    SLICE_X59Y69         LUT3 (Prop_lut3_I0_O)        0.329     8.380 f  C2/pass_error_msg[0]_i_3/O
                         net (fo=4, routed)           0.747     9.127    C0/change_pass_mode_reg_1
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.251 r  C0/passcode_match_i_5/O
                         net (fo=1, routed)           0.466     9.717    C2/passcode_match_i_2_1
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.841 r  C2/passcode_match_i_3/O
                         net (fo=1, routed)           0.465    10.306    C2/passcode_match_i_3_n_0
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.430 r  C2/passcode_match_i_2/O
                         net (fo=1, routed)           0.406    10.837    C2/passcode_match_i_2_n_0
    SLICE_X61Y67         LUT4 (Prop_lut4_I3_O)        0.124    10.961 r  C2/passcode_match_i_1/O
                         net (fo=1, routed)           0.000    10.961    C2/passcode_match_i_1_n_0
    SLICE_X61Y67         FDRE                                         r  C2/passcode_match_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.500    14.841    C2/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  C2/passcode_match_reg/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y67         FDRE (Setup_fdre_C_D)        0.031    15.109    C2/passcode_match_reg
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 C1/clkCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/disp_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.390ns (23.782%)  route 4.455ns (76.218%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.605     5.126    C1/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  C1/clkCount_reg[18]/Q
                         net (fo=6, routed)           1.204     6.848    C1/clkCount_reg[18]
    SLICE_X59Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.972 f  C1/anode[2]_i_3/O
                         net (fo=1, routed)           0.659     7.630    C1/anode[2]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.754 f  C1/anode[2]_i_2/O
                         net (fo=14, routed)          1.450     9.204    C1/anode[2]_i_2_n_0
    SLICE_X64Y68         LUT4 (Prop_lut4_I2_O)        0.152     9.356 f  C1/disp_val[3]_i_4/O
                         net (fo=2, routed)           0.473     9.829    C1/disp_val[3]_i_4_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.348    10.177 r  C1/disp_val[1]_i_3/O
                         net (fo=1, routed)           0.669    10.847    C1/disp_val[1]_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.971 r  C1/disp_val[1]_i_1/O
                         net (fo=1, routed)           0.000    10.971    C1/disp_val[1]_i_1_n_0
    SLICE_X64Y70         FDRE                                         r  C1/disp_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.498    14.839    C1/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  C1/disp_val_reg[1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X64Y70         FDRE (Setup_fdre_C_D)        0.077    15.139    C1/disp_val_reg[1]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 C1/clkCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/disp_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.800ns (31.802%)  route 3.860ns (68.198%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.605     5.126    C1/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  C1/clkCount_reg[18]/Q
                         net (fo=6, routed)           1.204     6.848    C1/clkCount_reg[18]
    SLICE_X59Y73         LUT2 (Prop_lut2_I1_O)        0.152     7.000 r  C1/anode[0]_i_2/O
                         net (fo=1, routed)           0.643     7.643    C1/anode[0]_i_2_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.332     7.975 r  C1/anode[0]_i_1/O
                         net (fo=16, routed)          0.915     8.890    C1/anode[0]_i_1_n_0
    SLICE_X65Y70         LUT4 (Prop_lut4_I1_O)        0.118     9.008 r  C1/disp_val[3]_i_9/O
                         net (fo=1, routed)           0.786     9.794    C1/disp_val[3]_i_9_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.352    10.146 r  C1/disp_val[3]_i_6/O
                         net (fo=1, routed)           0.312    10.458    C1/disp_val[3]_i_6_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I4_O)        0.328    10.786 r  C1/disp_val[3]_i_2/O
                         net (fo=1, routed)           0.000    10.786    C1/disp_val[3]_i_2_n_0
    SLICE_X62Y69         FDRE                                         r  C1/disp_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.498    14.839    C1/clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  C1/disp_val_reg[3]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X62Y69         FDRE (Setup_fdre_C_D)        0.031    15.093    C1/disp_val_reg[3]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 C1/clkCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/disp_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.602ns (29.595%)  route 3.811ns (70.405%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.605     5.126    C1/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  C1/clkCount_reg[18]/Q
                         net (fo=6, routed)           1.204     6.848    C1/clkCount_reg[18]
    SLICE_X59Y73         LUT2 (Prop_lut2_I1_O)        0.152     7.000 r  C1/anode[0]_i_2/O
                         net (fo=1, routed)           0.643     7.643    C1/anode[0]_i_2_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.332     7.975 r  C1/anode[0]_i_1/O
                         net (fo=16, routed)          0.839     8.814    C1/anode[0]_i_1_n_0
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.148     8.962 r  C1/disp_val[2]_i_7/O
                         net (fo=3, routed)           0.451     9.413    C1/disp_val[2]_i_7_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I1_O)        0.328     9.741 r  C1/disp_val[2]_i_5/O
                         net (fo=1, routed)           0.674    10.415    C1/disp_val[2]_i_5_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.539 r  C1/disp_val[2]_i_1/O
                         net (fo=1, routed)           0.000    10.539    C1/disp_val[2]_i_1_n_0
    SLICE_X62Y70         FDRE                                         r  C1/disp_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.498    14.839    C1/clk_IBUF_BUFG
    SLICE_X62Y70         FDRE                                         r  C1/disp_val_reg[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)        0.029    15.091    C1/disp_val_reg[2]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 C1/clkCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/disp_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.374ns (25.251%)  route 4.067ns (74.749%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.605     5.126    C1/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  C1/clkCount_reg[18]/Q
                         net (fo=6, routed)           1.204     6.848    C1/clkCount_reg[18]
    SLICE_X59Y73         LUT4 (Prop_lut4_I0_O)        0.124     6.972 r  C1/anode[2]_i_3/O
                         net (fo=1, routed)           0.659     7.630    C1/anode[2]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.754 r  C1/anode[2]_i_2/O
                         net (fo=14, routed)          0.792     8.546    C1/anode[2]_i_2_n_0
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124     8.670 r  C1/anode[2]_i_1/O
                         net (fo=4, routed)           0.984     9.655    C1/anode[2]_i_1_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.152     9.807 r  C1/disp_val[0]_i_3/O
                         net (fo=1, routed)           0.428    10.235    C1/disp_val[0]_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I4_O)        0.332    10.567 r  C1/disp_val[0]_i_1/O
                         net (fo=1, routed)           0.000    10.567    C1/disp_val[0]_i_1_n_0
    SLICE_X64Y70         FDRE                                         r  C1/disp_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.498    14.839    C1/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  C1/disp_val_reg[0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X64Y70         FDRE (Setup_fdre_C_D)        0.081    15.143    C1/disp_val_reg[0]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 C1/clkCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clkCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.221ns (40.856%)  route 3.215ns (59.144%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.611     5.132    C1/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  C1/clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  C1/clkCount_reg[3]/Q
                         net (fo=3, routed)           0.822     6.472    C1/clkCount_reg[3]
    SLICE_X59Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  C1/clkCount[0]_i_10/O
                         net (fo=1, routed)           0.544     7.140    C1/clkCount[0]_i_10_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.264 r  C1/clkCount[0]_i_8/O
                         net (fo=1, routed)           0.811     8.076    C1/clkCount[0]_i_8_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.200 f  C1/clkCount[0]_i_7/O
                         net (fo=20, routed)          1.028     9.228    C1/clkCount[0]_i_7_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I1_O)        0.124     9.352 r  C1/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     9.352    C1/clkCount[0]_i_5_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.885 r  C1/clkCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    C1/clkCount_reg[0]_i_1_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  C1/clkCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.002    C1/clkCount_reg[4]_i_1_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  C1/clkCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.119    C1/clkCount_reg[8]_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  C1/clkCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.245    C1/clkCount_reg[12]_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.568 r  C1/clkCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.568    C1/clkCount_reg[16]_i_1_n_6
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.491    14.832    C1/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[17]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDRE (Setup_fdre_C_D)        0.109    15.164    C1/clkCount_reg[17]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 C1/clkCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clkCount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.213ns (40.768%)  route 3.215ns (59.232%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.611     5.132    C1/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  C1/clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  C1/clkCount_reg[3]/Q
                         net (fo=3, routed)           0.822     6.472    C1/clkCount_reg[3]
    SLICE_X59Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  C1/clkCount[0]_i_10/O
                         net (fo=1, routed)           0.544     7.140    C1/clkCount[0]_i_10_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.264 r  C1/clkCount[0]_i_8/O
                         net (fo=1, routed)           0.811     8.076    C1/clkCount[0]_i_8_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.200 f  C1/clkCount[0]_i_7/O
                         net (fo=20, routed)          1.028     9.228    C1/clkCount[0]_i_7_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I1_O)        0.124     9.352 r  C1/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     9.352    C1/clkCount[0]_i_5_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.885 r  C1/clkCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    C1/clkCount_reg[0]_i_1_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  C1/clkCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.002    C1/clkCount_reg[4]_i_1_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  C1/clkCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.119    C1/clkCount_reg[8]_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  C1/clkCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.245    C1/clkCount_reg[12]_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.560 r  C1/clkCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.560    C1/clkCount_reg[16]_i_1_n_4
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.491    14.832    C1/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[19]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDRE (Setup_fdre_C_D)        0.109    15.164    C1/clkCount_reg[19]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 C1/clkCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clkCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.137ns (39.927%)  route 3.215ns (60.073%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.611     5.132    C1/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  C1/clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  C1/clkCount_reg[3]/Q
                         net (fo=3, routed)           0.822     6.472    C1/clkCount_reg[3]
    SLICE_X59Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  C1/clkCount[0]_i_10/O
                         net (fo=1, routed)           0.544     7.140    C1/clkCount[0]_i_10_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.264 r  C1/clkCount[0]_i_8/O
                         net (fo=1, routed)           0.811     8.076    C1/clkCount[0]_i_8_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.200 f  C1/clkCount[0]_i_7/O
                         net (fo=20, routed)          1.028     9.228    C1/clkCount[0]_i_7_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I1_O)        0.124     9.352 r  C1/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     9.352    C1/clkCount[0]_i_5_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.885 r  C1/clkCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    C1/clkCount_reg[0]_i_1_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  C1/clkCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.002    C1/clkCount_reg[4]_i_1_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  C1/clkCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.119    C1/clkCount_reg[8]_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  C1/clkCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.245    C1/clkCount_reg[12]_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.484 r  C1/clkCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.484    C1/clkCount_reg[16]_i_1_n_5
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.491    14.832    C1/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[18]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDRE (Setup_fdre_C_D)        0.109    15.164    C1/clkCount_reg[18]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 C1/clkCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clkCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 2.117ns (39.702%)  route 3.215ns (60.298%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.611     5.132    C1/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  C1/clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  C1/clkCount_reg[3]/Q
                         net (fo=3, routed)           0.822     6.472    C1/clkCount_reg[3]
    SLICE_X59Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  C1/clkCount[0]_i_10/O
                         net (fo=1, routed)           0.544     7.140    C1/clkCount[0]_i_10_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.264 r  C1/clkCount[0]_i_8/O
                         net (fo=1, routed)           0.811     8.076    C1/clkCount[0]_i_8_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.200 f  C1/clkCount[0]_i_7/O
                         net (fo=20, routed)          1.028     9.228    C1/clkCount[0]_i_7_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I1_O)        0.124     9.352 r  C1/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     9.352    C1/clkCount[0]_i_5_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.885 r  C1/clkCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    C1/clkCount_reg[0]_i_1_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  C1/clkCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.002    C1/clkCount_reg[4]_i_1_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  C1/clkCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.119    C1/clkCount_reg[8]_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.236 r  C1/clkCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.245    C1/clkCount_reg[12]_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.464 r  C1/clkCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.464    C1/clkCount_reg[16]_i_1_n_7
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.491    14.832    C1/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  C1/clkCount_reg[16]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDRE (Setup_fdre_C_D)        0.109    15.164    C1/clkCount_reg[16]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 C1/clkCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/clkCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 2.104ns (39.622%)  route 3.206ns (60.378%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.611     5.132    C1/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  C1/clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  C1/clkCount_reg[3]/Q
                         net (fo=3, routed)           0.822     6.472    C1/clkCount_reg[3]
    SLICE_X59Y71         LUT4 (Prop_lut4_I1_O)        0.124     6.596 r  C1/clkCount[0]_i_10/O
                         net (fo=1, routed)           0.544     7.140    C1/clkCount[0]_i_10_n_0
    SLICE_X59Y72         LUT5 (Prop_lut5_I4_O)        0.124     7.264 r  C1/clkCount[0]_i_8/O
                         net (fo=1, routed)           0.811     8.076    C1/clkCount[0]_i_8_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.200 f  C1/clkCount[0]_i_7/O
                         net (fo=20, routed)          1.028     9.228    C1/clkCount[0]_i_7_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I1_O)        0.124     9.352 r  C1/clkCount[0]_i_5/O
                         net (fo=1, routed)           0.000     9.352    C1/clkCount[0]_i_5_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.885 r  C1/clkCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    C1/clkCount_reg[0]_i_1_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.002 r  C1/clkCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.002    C1/clkCount_reg[4]_i_1_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.119 r  C1/clkCount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.119    C1/clkCount_reg[8]_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.442 r  C1/clkCount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.442    C1/clkCount_reg[12]_i_1_n_6
    SLICE_X60Y74         FDRE                                         r  C1/clkCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.491    14.832    C1/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  C1/clkCount_reg[13]/C
                         clock pessimism              0.272    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y74         FDRE (Setup_fdre_C_D)        0.109    15.178    C1/clkCount_reg[13]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  4.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 C3/pwm_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/servo_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.592     1.475    C3/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  C3/pwm_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  C3/pwm_counter_reg[18]/Q
                         net (fo=2, routed)           0.069     1.686    C3/pwm_counter_reg[18]
    SLICE_X58Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.731 r  C3/servo_signal_i_2/O
                         net (fo=1, routed)           0.000     1.731    C3/servo_signal_i_2_n_0
    SLICE_X58Y38         FDRE                                         r  C3/servo_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.862     1.989    C3/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  C3/servo_signal_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.091     1.579    C3/servo_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 C2/entered_passcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/entered_passcode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.538%)  route 0.127ns (47.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.583     1.466    C2/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  C2/entered_passcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  C2/entered_passcode_reg[1]/Q
                         net (fo=5, routed)           0.127     1.735    C2/Q[1]
    SLICE_X61Y68         FDRE                                         r  C2/entered_passcode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.853     1.980    C2/clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  C2/entered_passcode_reg[5]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.072     1.554    C2/entered_passcode_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 C2/entered_passcode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/display_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.837%)  route 0.159ns (46.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.585     1.468    C2/clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  C2/entered_passcode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  C2/entered_passcode_reg[5]/Q
                         net (fo=5, routed)           0.159     1.769    C1/display_buffer_reg[11]_0[5]
    SLICE_X64Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.814 r  C1/display_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    C1/display_buffer[5]
    SLICE_X64Y68         FDRE                                         r  C1/display_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.854     1.982    C1/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  C1/display_buffer_reg[5]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.121     1.625    C1/display_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 C1/display_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/disp_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.586     1.469    C1/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  C1/display_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  C1/display_buffer_reg[5]/Q
                         net (fo=1, routed)           0.116     1.750    C1/p_3_in[1]
    SLICE_X64Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  C1/disp_val[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    C1/disp_val[1]_i_1_n_0
    SLICE_X64Y70         FDRE                                         r  C1/disp_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.852     1.980    C1/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  C1/disp_val_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.120     1.601    C1/disp_val_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 C2/auto_lock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/auto_lock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.743%)  route 0.160ns (46.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.588     1.471    C2/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  C2/auto_lock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  C2/auto_lock_reg[4]/Q
                         net (fo=7, routed)           0.160     1.772    C2/auto_lock[4]
    SLICE_X62Y65         LUT5 (Prop_lut5_I1_O)        0.045     1.817 r  C2/auto_lock[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    C2/auto_lock[2]_i_1_n_0
    SLICE_X62Y65         FDRE                                         r  C2/auto_lock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.857     1.985    C2/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  C2/auto_lock_reg[2]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.092     1.599    C2/auto_lock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 C2/pass_error_msg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/message_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.127%)  route 0.165ns (53.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.587     1.470    C2/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  C2/pass_error_msg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  C2/pass_error_msg_reg[0]/Q
                         net (fo=2, routed)           0.165     1.776    C1/D[0]
    SLICE_X62Y68         FDRE                                         r  C1/message_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.854     1.982    C1/clk_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  C1/message_buffer_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.070     1.553    C1/message_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 C2/entered_passcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/correct_passcode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.746%)  route 0.147ns (47.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.586     1.469    C2/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  C2/entered_passcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  C2/entered_passcode_reg[3]/Q
                         net (fo=5, routed)           0.147     1.780    C2/Q[3]
    SLICE_X59Y68         FDRE                                         r  C2/correct_passcode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.853     1.980    C2/clk_IBUF_BUFG
    SLICE_X59Y68         FDRE                                         r  C2/correct_passcode_reg[3]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y68         FDRE (Hold_fdre_C_D)         0.071     1.553    C2/correct_passcode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 C2/entered_passcode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/entered_passcode_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.795%)  route 0.153ns (48.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.585     1.468    C2/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  C2/entered_passcode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  C2/entered_passcode_reg[7]/Q
                         net (fo=5, routed)           0.153     1.785    C2/Q[7]
    SLICE_X61Y68         FDRE                                         r  C2/entered_passcode_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.853     1.980    C2/clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  C2/entered_passcode_reg[11]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.070     1.551    C2/entered_passcode_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 C2/entered_passcode_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/display_buffer_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.189ns (46.498%)  route 0.217ns (53.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.583     1.466    C2/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  C2/entered_passcode_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  C2/entered_passcode_reg[12]/Q
                         net (fo=4, routed)           0.217     1.825    C2/entered_pass[12]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.048     1.873 r  C2/display_buffer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.873    C1/display_buffer_reg[12]_0
    SLICE_X64Y69         FDSE                                         r  C1/display_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.853     1.981    C1/clk_IBUF_BUFG
    SLICE_X64Y69         FDSE                                         r  C1/display_buffer_reg[12]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X64Y69         FDSE (Hold_fdse_C_D)         0.131     1.634    C1/display_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 C2/auto_lock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/auto_lock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.303%)  route 0.177ns (48.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.589     1.472    C2/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  C2/auto_lock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  C2/auto_lock_reg[1]/Q
                         net (fo=7, routed)           0.177     1.790    C2/auto_lock[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.835 r  C2/auto_lock[4]_i_1/O
                         net (fo=1, routed)           0.000     1.835    C2/auto_lock[4]_i_1_n_0
    SLICE_X61Y65         FDRE                                         r  C2/auto_lock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.855     1.983    C2/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  C2/auto_lock_reg[4]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.091     1.596    C2/auto_lock_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y68   C0/sclk_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y68   C0/sclk_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y68   C0/sclk_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y69   C0/sclk_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y69   C0/sclk_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y69   C0/sclk_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y69   C0/sclk_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y65   C0/sclk_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y65   C0/sclk_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y63   C1/anode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63   C1/anode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63   C1/anode_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y68   C0/sclk_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y68   C0/sclk_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y68   C0/sclk_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69   C0/sclk_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69   C0/sclk_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69   C0/sclk_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69   C0/sclk_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69   C0/sclk_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69   C0/sclk_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69   C0/sclk_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y69   C0/sclk_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   C1/anode_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   C1/clkCount_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   C1/clkCount_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   C1/clkCount_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   C1/disp_val_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   C2/correct_passcode_reg[0]/C



