-- ALU from BEN

library ieee;
use ieee.std_logic_1164.all; --libary for the standard signals
use ieee.numeric_std.all;  --libary for the arithmetic signals
 
entity ALU is
 port( -- Signed means these can be -ve or +ve, unsigned can only be +ve.
   Enable  : in std_logic;     --clock signal
   AC, SigBus : in signed(7 downto 0); --input operands
   Logic   : in unsigned(3 downto 0); --Operation to be performed
   ALUOutput : out signed(7 downto 0) --output of ALU
 );
end entity ALU;
 
architecture Behavior of ALU is
 begin
 process(Enable)
  begin
  if(rising_edge(Enable)) then --Do the calculation at the positive edge of clock cycle.
   case Logic is
    when "0000" => ALUOutput <= AC + SigBus; --ADD1
    when "0001" => ALUOutput <= AC - SigBus;  --SUB1
    when "0010" => ALUOutput <= AC + 1;   --INAC1
    when "0011" => ALUOutput <= "00000000"; --CLAC1
    when "0100" => ALUOutput <= AC and SigBus;--AND1
    when "0101" => ALUOutput <= AC or SigBus; --OR1
    when "0110" => ALUOutput <=   not AC;  --NOT1
    when "0111" => ALUOutput <= AC xor SigBus;--XOR1
    when "1000" => ALUOutput <= SigBus;   --LDAC5
    when "1001" => ALUOutput <= SigBus;   --MOVR1
    when others => NULL;
   end case;
  end if;
 end process;
end architecture Behavior;