$date
	Tue Dec  6 19:49:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module seq_ref $end
$var wire 1 ! a2sx_ack $end
$var wire 1 " f2a_ack $end
$var reg 2 # a2f_id [1:0] $end
$var reg 1 $ clk_i $end
$var reg 32 % fmt_data [31:0] $end
$var reg 1 & fmt_end $end
$var reg 1 ' fmt_grant $end
$var reg 1 ( fmt_id_req $end
$var reg 1 ) fmt_req $end
$var reg 1 * fmt_strat $end
$var reg 1 + rst_n $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
b0 %
0$
b11 #
0"
0!
$end
#100
1$
#150
1+
#200
0$
#300
1(
1$
#400
0$
#500
1$
#600
0$
#700
1)
b10 #
1$
#800
0$
#900
1$
#1000
0$
#1100
1!
1"
1'
1$
#1200
0$
#1300
0!
0"
0(
1*
b10010000101010011010100100100 %
0)
1$
#1400
0$
#1500
0*
b11000000100010010101111010000001 %
0'
1$
#1600
0$
#1700
b10000100100001001101011000001001 %
1$
#1800
0$
#1900
b10110001111100000101011001100011 %
1&
1$
#2000
0$
#2100
b110101110010111101100001101 %
0&
1$
#2200
0$
#2300
1$
#2400
0$
#2500
1$
#2600
0$
#2700
1$
#2800
0$
#2900
1$
#3000
0$
#3100
1$
#3200
0$
#3300
1$
#3400
0$
#3500
1$
#3600
0$
#3700
1$
#3800
0$
#3900
1$
#4000
0$
#4100
1$
#4200
0$
#4300
1$
#4400
0$
#4500
1$
#4600
0$
#4700
1$
#4800
0$
#4900
1$
#5000
0$
#5100
1$
#5200
0$
#5300
1$
#5400
0$
#5500
1$
#5600
0$
#5700
1$
#5800
0$
#5900
1$
#6000
0$
#6100
1$
#6200
0$
#6300
1$
#6400
0$
#6500
1$
#6600
0$
#6700
1$
#6800
0$
#6900
1$
#7000
0$
#7100
1$
