5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (fsm11.vcd) 2 -o (fsm11.cdd) 2 -v (fsm11.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm11.v 11 34 1
2 1 1 18 90009 1 1004 0 0 1 1 a
2 2 29 18 90009 3 100a 1 0 1 18 0 1 0 0 0 0
2 3 0 20 40007 1 21004 0 0 1 16 0 0
2 4 1 19 80008 1 1006 0 0 1 1 a
2 5 2d 20 0 1 104a 3 4 1 18 0 1 0 1 0 0
2 6 0 21 40007 0 21010 0 0 1 16 1 0
2 7 2d 21 0 0 1022 6 4 1 18 0 1 0 0 0 0
2 8 0 21 110014 0 21010 0 0 1 16 0 0
2 9 1 21 d000d 0 1410 0 0 1 1 b
2 10 37 21 d0014 0 32 8 9
2 11 0 20 100013 1 21008 0 0 1 16 1 0
2 12 1 20 c000c 0 1410 0 0 1 1 b
2 13 37 20 c0013 1 1a 11 12
2 14 1 0 0 2 100a 0 0 1 1 b
2 15 1 0 0 2 1006 0 0 1 1 a
1 a 1 13 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 13 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 14 0 0 f 14 14 0
4 15 0 0 f 15 15 0
4 2 18 9 1 5 0 2
4 5 20 0 0 13 7 2
4 13 20 12 6 2 2 2
4 7 21 0 4 10 2 2
4 10 21 13 6 2 2 2
6 15 15 14 1  1 2 2 1 16 1 0  1 16 0 0  1 16 0 0  1 16 1 0   2  0 0 0  1 1 1
3 1 main.$u0 "main.$u0" 0 fsm11.v 0 32 1
