{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607614113153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607614113153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 15:28:33 2020 " "Processing started: Thu Dec 10 15:28:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607614113153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607614113153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off encoder -c encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off encoder -c encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607614113153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607614113622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 10 5 " "Found 10 design units, including 5 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOr2-logicFunction " "Found design unit 1: gateXOr2-logicFunction" {  } { { "logic.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/logic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateXOr3-logicFunction " "Found design unit 2: gateXOr3-logicFunction" {  } { { "logic.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateXOr4-logicFunction " "Found design unit 3: gateXOr4-logicFunction" {  } { { "logic.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/logic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateXOr5-logicFunction " "Found design unit 4: gateXOr5-logicFunction" {  } { { "logic.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/logic.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateXOr6-logicFunction " "Found design unit 5: gateXOr6-logicFunction" {  } { { "logic.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/logic.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122326 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOr2 " "Found entity 1: gateXOr2" {  } { { "logic.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122326 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateXOr3 " "Found entity 2: gateXOr3" {  } { { "logic.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/logic.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122326 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateXOr4 " "Found entity 3: gateXOr4" {  } { { "logic.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/logic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122326 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateXOr5 " "Found entity 4: gateXOr5" {  } { { "logic.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/logic.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122326 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateXOr6 " "Found entity 5: gateXOr6" {  } { { "logic.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/logic.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607614122326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-structure " "Found design unit 1: encoder-structure" {  } { { "encoder.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/encoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122328 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/encoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607614122328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sereialincrc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sereialincrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sereialInCRC-structure " "Found design unit 1: sereialInCRC-structure" {  } { { "sereialInCRC.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/sereialInCRC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122335 ""} { "Info" "ISGN_ENTITY_NAME" "1 sereialInCRC " "Found entity 1: sereialInCRC" {  } { { "sereialInCRC.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/sereialInCRC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607614122335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialchecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialchecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialChecker-structure " "Found design unit 1: serialChecker-structure" {  } { { "serialChecker.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/serialChecker.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122342 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialChecker " "Found entity 1: serialChecker" {  } { { "serialChecker.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/serialChecker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607614122342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bincounter_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bincounter_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binCounter_5bit-structure " "Found design unit 1: binCounter_5bit-structure" {  } { { "binCounter_5bit.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/binCounter_5bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122348 ""} { "Info" "ISGN_ENTITY_NAME" "1 binCounter_5bit " "Found entity 1: binCounter_5bit" {  } { { "binCounter_5bit.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/binCounter_5bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607614122348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_5bit-structural " "Found design unit 1: comp_5bit-structural" {  } { { "comp_5bit.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/comp_5bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122355 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_5bit " "Found entity 1: comp_5bit" {  } { { "comp_5bit.vhd" "" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/comp_5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607614122355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607614122355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder " "Elaborating entity \"encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607614122415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOr2 gateXOr2:a " "Elaborating entity \"gateXOr2\" for hierarchy \"gateXOr2:a\"" {  } { { "encoder.vhd" "a" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/encoder.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607614122434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOr3 gateXOr3:g " "Elaborating entity \"gateXOr3\" for hierarchy \"gateXOr3:g\"" {  } { { "encoder.vhd" "g" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/encoder.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607614122465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOr5 gateXOr5:r7 " "Elaborating entity \"gateXOr5\" for hierarchy \"gateXOr5:r7\"" {  } { { "encoder.vhd" "r7" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/encoder.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607614122472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOr4 gateXOr5:r7\|gateXOr4:XOr1 " "Elaborating entity \"gateXOr4\" for hierarchy \"gateXOr5:r7\|gateXOr4:XOr1\"" {  } { { "logic.vhd" "XOr1" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/logic.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607614122477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOr6 gateXOr6:r0 " "Elaborating entity \"gateXOr6\" for hierarchy \"gateXOr6:r0\"" {  } { { "encoder.vhd" "r0" { Text "C:/Users/danie/OneDrive/Documentos/ACA/CRC-8/encoder.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607614122488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607614123169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607614123716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607614123716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607614123862 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607614123862 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607614123862 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607614123862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607614123882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 15:28:43 2020 " "Processing ended: Thu Dec 10 15:28:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607614123882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607614123882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607614123882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607614123882 ""}
