Warning (16735): Verilog HDL warning at altera_avalon_st_jtag_interface.v(93): actual bit length 1 differs from formal bit length 3 for port "ir_out" File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v Line: 93
Warning (13469): Verilog HDL assignment warning at q_sys_master_0_channel_adapter_1921_5wnzrci.sv(91): truncated value with size 8 to match size of target (1) File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_master_0/channel_adapter_1921/synth/q_sys_master_0_channel_adapter_1921_5wnzrci.sv Line: 91
Info (13734): VHDL Case Statement information at product_info.vhd(66): OTHERS choice is never selected File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_product_info_0/product_info_10/synth/product_info.vhd Line: 66
Warning (16753): Verilog HDL warning at alt_xcvr_arbiter.sv(64): left shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/q_sys/q_sys_xcvr_atx_pll_s10_htile_2/altera_xcvr_atx_pll_s10_htile_1911/synth/alt_xcvr_arbiter.sv Line: 64
Warning (16753): Verilog HDL warning at alt_xcvr_arbiter.sv(64): left shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_arbiter.sv Line: 64
Warning (16753): Verilog HDL warning at xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv(100): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv Line: 100
Warning (16753): Verilog HDL warning at xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv(107): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv Line: 107
Warning (16753): Verilog HDL warning at xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv(114): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_demultiplexer_1921/synth/xcvr_test_system_altera_merlin_demultiplexer_1921_gaw4kza.sv Line: 114
Warning (13448): Verilog HDL Case Statement warning at xcvr_test_system_altera_merlin_multiplexer_1922_fin6qia.sv(344): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/xcvr_test_system/altera_merlin_multiplexer_1922/synth/xcvr_test_system_altera_merlin_multiplexer_1922_fin6qia.sv Line: 344
Warning (16753): Verilog HDL warning at qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(107): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv Line: 107
Warning (16753): Verilog HDL warning at qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(114): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv Line: 114
Warning (16753): Verilog HDL warning at qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(121): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv Line: 121
Warning (16753): Verilog HDL warning at qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(128): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_demultiplexer_1921/synth/qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv Line: 128
Warning (13448): Verilog HDL Case Statement warning at qsfp_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv(304): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_multiplexer_1922/synth/qsfp_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv Line: 304
Warning (13448): Verilog HDL Case Statement warning at qsfp_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv(361): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qsfp_xcvr_test/altera_merlin_multiplexer_1922/synth/qsfp_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv Line: 361
Warning (16753): Verilog HDL warning at sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(107): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv Line: 107
Warning (16753): Verilog HDL warning at sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(114): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv Line: 114
Warning (16753): Verilog HDL warning at sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(121): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv Line: 121
Warning (16753): Verilog HDL warning at sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv(128): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_demultiplexer_1921/synth/sdi_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy.sv Line: 128
Warning (13448): Verilog HDL Case Statement warning at sdi_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv(304): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_multiplexer_1922/synth/sdi_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi.sv Line: 304
Warning (13448): Verilog HDL Case Statement warning at sdi_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv(361): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/sdi_xcvr_test/altera_merlin_multiplexer_1922/synth/sdi_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy.sv Line: 361
Warning (16753): Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(149): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv Line: 149
Warning (16753): Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(156): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv Line: 156
Warning (16753): Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(163): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv Line: 163
Warning (16753): Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(170): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv Line: 170
Warning (16753): Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(177): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv Line: 177
Warning (16753): Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(184): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv Line: 184
Warning (16753): Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(191): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv Line: 191
Warning (16753): Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(198): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv Line: 198
Warning (16753): Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(205): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv Line: 205
Warning (16753): Verilog HDL warning at q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv(212): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_demultiplexer_1921/synth/q_sys_altera_merlin_demultiplexer_1921_tbc4z7i.sv Line: 212
Warning (13448): Verilog HDL Case Statement warning at q_sys_altera_merlin_multiplexer_1922_veanixq.sv(463): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/q_sys/altera_merlin_multiplexer_1922/synth/q_sys_altera_merlin_multiplexer_1922_veanixq.sv Line: 463
Warning (16753): Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv(149): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv Line: 149
Warning (16753): Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv(156): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv Line: 156
Warning (16753): Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv(163): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv Line: 163
Warning (16753): Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv(170): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv Line: 170
Warning (16753): Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv(177): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv Line: 177
Warning (16753): Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv(184): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv Line: 184
Warning (16753): Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv(191): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv Line: 191
Warning (16753): Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv(198): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv Line: 198
Warning (16753): Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv(205): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv Line: 205
Warning (16753): Verilog HDL warning at alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv(212): right shift count is greater than or equal to the width of the value File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_demultiplexer_1921/synth/alt_sld_fab_0_altera_merlin_demultiplexer_1921_gqtvtna.sv Line: 212
Warning (13448): Verilog HDL Case Statement warning at alt_sld_fab_0_altera_merlin_multiplexer_1921_xjw2ncq.sv(463): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_merlin_multiplexer_1921/synth/alt_sld_fab_0_altera_merlin_multiplexer_1921_xjw2ncq.sv Line: 463
Warning (16788): Net "ir_in_2d[4][9]" does not have a driver at alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi.vhd(323) File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qdb/.t/65bb5982420f.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_yeyadzi.vhd Line: 323
