{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703438289107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703438289107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 00:18:09 2023 " "Processing started: Mon Dec 25 00:18:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703438289107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703438289107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_SingleCycle -c RISCV_SingleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_SingleCycle -c RISCV_SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703438289107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1703438289385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUControl ALUcontrol RISCV_SingleCycle.v(7) " "Verilog HDL Declaration information at RISCV_SingleCycle.v(7): object \"ALUControl\" differs only in case from object \"ALUcontrol\" in the same scope" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1703438289422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_singlecycle.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_singlecycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_SingleCycle " "Found entity 1: RISCV_SingleCycle" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "RegisterFile.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ImmediateGenerator.v(12) " "Verilog HDL warning at ImmediateGenerator.v(12): extended using \"x\" or \"z\"" {  } { { "ImmediateGenerator.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ImmediateGenerator.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703438289428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file immediategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateGenerator " "Found entity 1: ImmediateGenerator" {  } { { "ImmediateGenerator.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ImmediateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289428 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(19) " "Verilog HDL warning at DataMemory.v(19): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/DataMemory.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703438289429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(24) " "Verilog HDL warning at DataMemory.v(24): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/DataMemory.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703438289429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21_32bit " "Found entity 1: Mux21_32bit" {  } { { "Mux21_32bit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Mux21_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter_add4.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter_add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_add4 " "Found entity 1: ProgramCounter_add4" {  } { { "ProgramCounter_add4.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ProgramCounter_add4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter_addimm.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter_addimm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_AddImm " "Found entity 1: ProgramCounter_AddImm" {  } { { "ProgramCounter_AddImm.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ProgramCounter_AddImm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289439 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU2.v(36) " "Verilog HDL warning at ALU2.v(36): extended using \"x\" or \"z\"" {  } { { "ALU2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALU2.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703438289440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.v 1 1 " "Found 1 design units, including 1 entities, in source file alu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALU2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol2.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl2 " "Found entity 1: ALUControl2" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289442 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMemory2.v(9) " "Verilog HDL information at DataMemory2.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "DataMemory2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/DataMemory2.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703438289444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory2.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory2 " "Found entity 1: DataMemory2" {  } { { "DataMemory2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/DataMemory2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_testbench " "Found entity 1: Datapath_testbench" {  } { { "Datapath_testbench.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcomp.v 1 1 " "Found 1 design units, including 1 entities, in source file branchcomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchComp " "Found entity 1: BranchComp" {  } { { "BranchComp.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/BranchComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulldatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fulldatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullDatapath " "Found entity 1: FullDatapath" {  } { { "FullDatapath.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/FullDatapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulldatapath_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fulldatapath_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullDatapath_testbench " "Found entity 1: FullDatapath_testbench" {  } { { "FullDatapath_testbench.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/FullDatapath_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_singlecycle_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_singlecycle_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_SingleCycle_testbench " "Found entity 1: RISCV_SingleCycle_testbench" {  } { { "RISCV_SingleCycle_testbench.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703438289454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703438289454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_SingleCycle " "Elaborating entity \"RISCV_SingleCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703438289511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:Controller " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:Controller\"" {  } { { "RISCV_SingleCycle.v" "Controller" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703438289513 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(7) " "Verilog HDL Case Statement warning at ControlUnit.v(7): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1703438289514 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703438289514 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703438289514 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703438289514 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703438289514 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703438289514 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703438289514 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp ControlUnit.v(7) " "Verilog HDL Always Construct warning at ControlUnit.v(7): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703438289514 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] ControlUnit.v(7) " "Inferred latch for \"ALUOp\[0\]\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289514 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] ControlUnit.v(7) " "Inferred latch for \"ALUOp\[1\]\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289514 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] ControlUnit.v(7) " "Inferred latch for \"ALUOp\[2\]\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289515 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ControlUnit.v(7) " "Inferred latch for \"MemToReg\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289515 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead ControlUnit.v(7) " "Inferred latch for \"MemRead\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289515 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlUnit.v(7) " "Inferred latch for \"MemWrite\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289515 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc ControlUnit.v(7) " "Inferred latch for \"ALUSrc\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289515 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ControlUnit.v(7) " "Inferred latch for \"RegWrite\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289515 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.v(7) " "Inferred latch for \"Branch\" at ControlUnit.v(7)" {  } { { "ControlUnit.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ControlUnit.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289515 "|RISCV_SingleCycle|ControlUnit:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl2 ALUControl2:ALUcontrol " "Elaborating entity \"ALUControl2\" for hierarchy \"ALUControl2:ALUcontrol\"" {  } { { "RISCV_SingleCycle.v" "ALUcontrol" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703438289516 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl2.v(14) " "Verilog HDL Case Statement warning at ALUControl2.v(14): incomplete case statement has no default case item" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1703438289516 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl ALUControl2.v(14) " "Verilog HDL Always Construct warning at ALUControl2.v(14): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703438289516 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] ALUControl2.v(14) " "Inferred latch for \"ALUControl\[0\]\" at ALUControl2.v(14)" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289516 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] ALUControl2.v(14) " "Inferred latch for \"ALUControl\[1\]\" at ALUControl2.v(14)" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289516 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] ALUControl2.v(14) " "Inferred latch for \"ALUControl\[2\]\" at ALUControl2.v(14)" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289517 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] ALUControl2.v(14) " "Inferred latch for \"ALUControl\[3\]\" at ALUControl2.v(14)" {  } { { "ALUControl2.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/ALUControl2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703438289517 "|RISCV_SingleCycle|ALUControl2:ALUcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullDatapath FullDatapath:Datapath " "Elaborating entity \"FullDatapath\" for hierarchy \"FullDatapath:Datapath\"" {  } { { "RISCV_SingleCycle.v" "Datapath" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703438289517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC FullDatapath:Datapath\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"FullDatapath:Datapath\|PC:PC\"" {  } { { "FullDatapath.v" "PC" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/FullDatapath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703438289520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath FullDatapath:Datapath\|Datapath:DTPath " "Elaborating entity \"Datapath\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\"" {  } { { "FullDatapath.v" "DTPath" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/FullDatapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703438289522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File FullDatapath:Datapath\|Datapath:DTPath\|Register_File:RF " "Elaborating entity \"Register_File\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\|Register_File:RF\"" {  } { { "Datapath.v" "RF" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703438289524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmediateGenerator FullDatapath:Datapath\|Datapath:DTPath\|ImmediateGenerator:ImmGen " "Elaborating entity \"ImmediateGenerator\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\|ImmediateGenerator:ImmGen\"" {  } { { "Datapath.v" "ImmGen" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703438289526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21_32bit FullDatapath:Datapath\|Datapath:DTPath\|Mux21_32bit:Mux1 " "Elaborating entity \"Mux21_32bit\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\|Mux21_32bit:Mux1\"" {  } { { "Datapath.v" "Mux1" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703438289528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 FullDatapath:Datapath\|Datapath:DTPath\|ALU2:Alu " "Elaborating entity \"ALU2\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\|ALU2:Alu\"" {  } { { "Datapath.v" "Alu" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703438289529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory2 FullDatapath:Datapath\|Datapath:DTPath\|DataMemory2:DataMem " "Elaborating entity \"DataMemory2\" for hierarchy \"FullDatapath:Datapath\|Datapath:DTPath\|DataMemory2:DataMem\"" {  } { { "Datapath.v" "DataMem" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/Datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703438289532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchComp FullDatapath:Datapath\|BranchComp:BC " "Elaborating entity \"BranchComp\" for hierarchy \"FullDatapath:Datapath\|BranchComp:BC\"" {  } { { "FullDatapath.v" "BC" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/FullDatapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703438289536 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/output_files/RISCV_SingleCycle.map.smsg " "Generated suppressed messages file D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/output_files/RISCV_SingleCycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703438289798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703438289864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289864 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResetPC " "No output dependent on input pin \"ResetPC\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|ResetPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[0\] " "No output dependent on input pin \"Instruction\[0\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[1\] " "No output dependent on input pin \"Instruction\[1\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[2\] " "No output dependent on input pin \"Instruction\[2\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[3\] " "No output dependent on input pin \"Instruction\[3\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[4\] " "No output dependent on input pin \"Instruction\[4\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[5\] " "No output dependent on input pin \"Instruction\[5\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[6\] " "No output dependent on input pin \"Instruction\[6\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[7\] " "No output dependent on input pin \"Instruction\[7\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[8\] " "No output dependent on input pin \"Instruction\[8\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[9\] " "No output dependent on input pin \"Instruction\[9\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[10\] " "No output dependent on input pin \"Instruction\[10\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[11\] " "No output dependent on input pin \"Instruction\[11\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[12\] " "No output dependent on input pin \"Instruction\[12\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[13\] " "No output dependent on input pin \"Instruction\[13\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[14\] " "No output dependent on input pin \"Instruction\[14\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[15\] " "No output dependent on input pin \"Instruction\[15\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[16\] " "No output dependent on input pin \"Instruction\[16\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[17\] " "No output dependent on input pin \"Instruction\[17\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[18\] " "No output dependent on input pin \"Instruction\[18\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[19\] " "No output dependent on input pin \"Instruction\[19\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[20\] " "No output dependent on input pin \"Instruction\[20\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[21\] " "No output dependent on input pin \"Instruction\[21\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[22\] " "No output dependent on input pin \"Instruction\[22\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[23\] " "No output dependent on input pin \"Instruction\[23\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[24\] " "No output dependent on input pin \"Instruction\[24\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[25\] " "No output dependent on input pin \"Instruction\[25\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[26\] " "No output dependent on input pin \"Instruction\[26\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[27\] " "No output dependent on input pin \"Instruction\[27\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[28\] " "No output dependent on input pin \"Instruction\[28\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[29\] " "No output dependent on input pin \"Instruction\[29\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[30\] " "No output dependent on input pin \"Instruction\[30\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[31\] " "No output dependent on input pin \"Instruction\[31\]\"" {  } { { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703438289882 "|RISCV_SingleCycle|Instruction[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1703438289882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703438289885 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703438289885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703438289885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703438289903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 00:18:09 2023 " "Processing ended: Mon Dec 25 00:18:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703438289903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703438289903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703438289903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703438289903 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703438290857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703438290858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 00:18:10 2023 " "Processing started: Mon Dec 25 00:18:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703438290858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703438290858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISCV_SingleCycle -c RISCV_SingleCycle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISCV_SingleCycle -c RISCV_SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703438290858 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703438290945 ""}
{ "Info" "0" "" "Project  = RISCV_SingleCycle" {  } {  } 0 0 "Project  = RISCV_SingleCycle" 0 0 "Fitter" 0 0 1703438290946 ""}
{ "Info" "0" "" "Revision = RISCV_SingleCycle" {  } {  } 0 0 "Revision = RISCV_SingleCycle" 0 0 "Fitter" 0 0 1703438290946 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1703438290995 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCV_SingleCycle EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"RISCV_SingleCycle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703438290999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703438291027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703438291027 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703438291070 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703438291076 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703438291463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1703438291463 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703438291463 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703438291464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703438291464 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1703438291464 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1703438291464 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResetPC " "Pin ResetPC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResetPC } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResetPC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[0\] " "Pin Instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[0] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[1\] " "Pin Instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[1] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[2\] " "Pin Instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[2] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[3\] " "Pin Instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[3] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[4\] " "Pin Instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[4] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[5\] " "Pin Instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[5] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[6\] " "Pin Instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[6] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[7\] " "Pin Instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[7] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[8\] " "Pin Instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[8] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[9\] " "Pin Instruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[9] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[10\] " "Pin Instruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[10] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[11\] " "Pin Instruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[11] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[12\] " "Pin Instruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[12] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[13\] " "Pin Instruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[13] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[14\] " "Pin Instruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[14] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[15\] " "Pin Instruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[15] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[16\] " "Pin Instruction\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[16] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[17\] " "Pin Instruction\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[17] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[18\] " "Pin Instruction\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[18] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[19\] " "Pin Instruction\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[19] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[20\] " "Pin Instruction\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[20] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[21\] " "Pin Instruction\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[21] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[22\] " "Pin Instruction\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[22] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[23\] " "Pin Instruction\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[23] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[24\] " "Pin Instruction\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[24] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[25\] " "Pin Instruction\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[25] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[26\] " "Pin Instruction\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[26] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[27\] " "Pin Instruction\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[27] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[28\] " "Pin Instruction\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[28] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[29\] " "Pin Instruction\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[29] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[30\] " "Pin Instruction\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[30] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[31\] " "Pin Instruction\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[31] } } } { "RISCV_SingleCycle.v" "" { Text "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/RISCV_SingleCycle.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1703438291528 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1703438291528 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV_SingleCycle.sdc " "Synopsys Design Constraints File file not found: 'RISCV_SingleCycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703438291618 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703438291619 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1703438291619 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1703438291619 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703438291619 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703438291620 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703438291621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703438291621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703438291621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703438291621 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703438291622 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703438291622 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703438291622 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703438291622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1703438291622 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703438291622 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 34 0 0 " "Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 34 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1703438291623 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1703438291623 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1703438291623 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703438291625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703438291625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703438291625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703438291625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703438291625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703438291625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703438291625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1703438291625 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1703438291625 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1703438291625 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703438291640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703438292951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703438292994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703438292998 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703438293119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703438293119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703438293157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1703438293689 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703438293689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703438293780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1703438293783 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1703438293783 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703438293783 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1703438293791 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703438293793 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703438293863 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703438293866 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703438293918 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703438294142 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1703438294216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/output_files/RISCV_SingleCycle.fit.smsg " "Generated suppressed messages file D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/output_files/RISCV_SingleCycle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703438294277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703438294346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 00:18:14 2023 " "Processing ended: Mon Dec 25 00:18:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703438294346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703438294346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703438294346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703438294346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703438295183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703438295183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 00:18:15 2023 " "Processing started: Mon Dec 25 00:18:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703438295183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703438295183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISCV_SingleCycle -c RISCV_SingleCycle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISCV_SingleCycle -c RISCV_SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703438295183 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703438296125 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703438296163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703438296503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 00:18:16 2023 " "Processing ended: Mon Dec 25 00:18:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703438296503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703438296503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703438296503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703438296503 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703438297104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703438297486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703438297487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 00:18:17 2023 " "Processing started: Mon Dec 25 00:18:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703438297487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703438297487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISCV_SingleCycle -c RISCV_SingleCycle " "Command: quartus_sta RISCV_SingleCycle -c RISCV_SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703438297487 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1703438297561 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1703438297659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1703438297692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1703438297692 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV_SingleCycle.sdc " "Synopsys Design Constraints File file not found: 'RISCV_SingleCycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1703438297746 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1703438297746 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1703438297746 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1703438297747 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1703438297747 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1703438297753 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1703438297754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703438297754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703438297757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703438297758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703438297758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703438297760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703438297760 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1703438297762 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1703438297763 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1703438297766 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1703438297766 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1703438297766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703438297767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703438297768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703438297769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703438297770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1703438297771 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1703438297773 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1703438297779 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1703438297779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703438297801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 00:18:17 2023 " "Processing ended: Mon Dec 25 00:18:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703438297801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703438297801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703438297801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703438297801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703438298632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703438298632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 00:18:18 2023 " "Processing started: Mon Dec 25 00:18:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703438298632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703438298632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISCV_SingleCycle -c RISCV_SingleCycle " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISCV_SingleCycle -c RISCV_SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703438298632 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1703438298844 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1703438298848 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "RISCV_SingleCycle.vo\", \"RISCV_SingleCycle_fast.vo RISCV_SingleCycle_v.sdo RISCV_SingleCycle_v_fast.sdo D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/simulation/modelsim/ simulation " "Generated files \"RISCV_SingleCycle.vo\", \"RISCV_SingleCycle_fast.vo\", \"RISCV_SingleCycle_v.sdo\" and \"RISCV_SingleCycle_v_fast.sdo\" in directory \"D:/mon_dai_hoc/nam3/TKHTS_HDL/RISCV_SingleCycle/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1703438298850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4522 " "Peak virtual memory: 4522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703438298873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 00:18:18 2023 " "Processing ended: Mon Dec 25 00:18:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703438298873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703438298873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703438298873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703438298873 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703438299438 ""}
