Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 49
Warning (10273): Verilog HDL warning at system_sdram_controller_test_component.v(236): extended using "x" or "z" File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller_test_component.v Line: 236
Warning (10273): Verilog HDL warning at system_sdram_controller_test_component.v(237): extended using "x" or "z" File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller_test_component.v Line: 237
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at play_gif2.sv(204): created implicit net for "max_frame_count" File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv Line: 204
Warning (10236): Verilog HDL Implicit Net warning at play_gif2.sv(205): created implicit net for "max_image_count" File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv Line: 205
Warning (10236): Verilog HDL Implicit Net warning at avalon_intf_top.sv(150): created implicit net for "interface_byte_enable_ob" File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv Line: 150
Warning (10236): Verilog HDL Implicit Net warning at avalon_intf_top.sv(217): created implicit net for "data" File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv Line: 217
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller.v(318): conditional expression evaluates to a constant File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller.v(328): conditional expression evaluates to a constant File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller.v(338): conditional expression evaluates to a constant File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller.v(682): conditional expression evaluates to a constant File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(318): conditional expression evaluates to a constant File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(328): conditional expression evaluates to a constant File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(338): conditional expression evaluates to a constant File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(682): conditional expression evaluates to a constant File: E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v Line: 682
