<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab07.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="add_sub.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="add_sub.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="add_sub.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="add_sub.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_sub.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="add_sub.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="add_sub.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="add_sub.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add_sub_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add_sub_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add_sub_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder_subtractor_fourbit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder_subtractor_fourbit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder_subtractor_fourbit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder_subtractor_fourbit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_subtractor_fourbit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder_subtractor_fourbit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder_subtractor_fourbit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder_subtractor_fourbit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adder_subtractor_fourbit_delay.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder_subtractor_fourbit_delay.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder_subtractor_fourbit_delay.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder_subtractor_fourbit_delay.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder_subtractor_fourbit_delay.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adder_subtractor_fourbit_delay.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder_subtractor_fourbit_delay.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="adder_subtractor_fourbit_delay.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="adder_subtractor_fourbit_delay.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="adder_subtractor_fourbit_delay.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_subtractor_fourbit_delay.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="adder_subtractor_fourbit_delay.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder_subtractor_fourbit_delay.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder_subtractor_fourbit_delay.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adder_subtractor_fourbit_delay.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adder_subtractor_fourbit_delay.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="adder_subtractor_fourbit_delay.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="adder_subtractor_fourbit_delay.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder_subtractor_fourbit_delay.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder_subtractor_fourbit_delay_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="adder_subtractor_fourbit_delay_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder_subtractor_fourbit_delay_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder_subtractor_fourbit_delay_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder_subtractor_fourbit_delay_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="adder_subtractor_fourbit_delay_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_subtractor_fourbit_delay_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_subtractor_fourbit_delay_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="adder_subtractor_fourbit_delay_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="adder_subtractor_fourbit_delay_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_subtractor_fourbit_delay_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder_subtractor_fourbit_delay_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="adder_subtractor_fourbit_delay_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="adder_subtractor_fourbit_delay_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_subtractor_fourbit_delay_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder_subtractor_fourbit_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_subtractor_fourbit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder_subtractor_fourbit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder_subtractor_fourbit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="full_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="full_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="full_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="full_adder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="full_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="full_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="full_adder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="full_adder_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="full_adder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="full_adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_adder_subtractor_4bit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_adder_subtractor_4bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_adder_subtractor_4bit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_adder_subtractor_4bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606674696" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="5438683702708918982" xil_pn:start_ts="1606674695">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606578776" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1606578776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606676053" xil_pn:in_ck="-7842920817828911397" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1606676053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder_subtractor_4bit_delay.v"/>
      <outfile xil_pn:name="adder_subtractor_fourbit.v"/>
      <outfile xil_pn:name="addsub.v"/>
      <outfile xil_pn:name="addsub_delay.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="full_adder_delay.v"/>
      <outfile xil_pn:name="tb_adder_subtractor_4bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1606579410" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4874480366408895174" xil_pn:start_ts="1606579410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606579410" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8218642922441731556" xil_pn:start_ts="1606579410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606581080" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5763030578420218477" xil_pn:start_ts="1606581080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606676053" xil_pn:in_ck="-7842920817828911397" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1606676053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder_subtractor_4bit_delay.v"/>
      <outfile xil_pn:name="adder_subtractor_fourbit.v"/>
      <outfile xil_pn:name="addsub.v"/>
      <outfile xil_pn:name="addsub_delay.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="full_adder_delay.v"/>
      <outfile xil_pn:name="tb_adder_subtractor_4bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1606676058" xil_pn:in_ck="-7842920817828911397" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="794913159276772987" xil_pn:start_ts="1606676053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_adder_subtractor_4bit_beh.prj"/>
      <outfile xil_pn:name="tb_adder_subtractor_4bit_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1606819897" xil_pn:in_ck="-160000970791135633" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5164586610012821538" xil_pn:start_ts="1606819897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_adder_subtractor_4bit_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1606569578" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1606569577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606581007" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2708357389284256933" xil_pn:start_ts="1606581007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606581007" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5763030578420218477" xil_pn:start_ts="1606581007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606581007" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1606581007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606581007" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8698767717288275897" xil_pn:start_ts="1606581007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606581007" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1606581007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606581007" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1181654460789153911" xil_pn:start_ts="1606581007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606671193" xil_pn:in_ck="-1253836995587893816" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="6986552511592232138" xil_pn:start_ts="1606671185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.lso"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.ngc"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.ngr"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.prj"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.stx"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.syr"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.xst"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1606671084" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5579562510391713678" xil_pn:start_ts="1606671084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606819889" xil_pn:in_ck="7099011842402720654" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7222480226027780194" xil_pn:start_ts="1606819883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.bld"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.ngd"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1606819909" xil_pn:in_ck="8563800200742567031" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1606819889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.pcf"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_map.map"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_map.mrp"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_map.ncd"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_map.ngm"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_map.xrpt"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_summary.xml"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1606819935" xil_pn:in_ck="6420877603020353296" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1606819909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.ncd"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.pad"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.par"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.ptwx"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.unroutes"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.xpi"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_pad.csv"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_pad.txt"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1606819935" xil_pn:in_ck="8563800200742566899" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1606819925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.twr"/>
      <outfile xil_pn:name="adder_subtractor_fourbit_delay.twx"/>
    </transform>
  </transforms>

</generated_project>
