

Implementation tool: Xilinx Vivado v.2024.2
Project:             bnn_hls
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Fri Jun 13 23:31:35 -0700 2025

#=== Post-Implementation Resource usage ===
SLICE:          740
LUT:           2206
FF:            1843
DSP:              0
BRAM:             5
URAM:             0
LATCH:            0
SRL:              5
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.667
CP achieved post-implementation: 7.377
Timing met
