
*** Running vivado
    with args -log Toplevel.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Toplevel.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Toplevel.tcl -notrace
Command: synth_design -top Toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 881424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 273.938 ; gain = 67.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Toplevel' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Toplevel.vhd:44]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/clock_divider.vhd:35' bound to instance 'CK' of component 'clock_divider' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Toplevel.vhd:97]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/clock_divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/clock_divider.vhd:40]
INFO: [Synth 8-3491] module 'Counter_4bit' declared at 'C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Counter_4bit.vhd:35' bound to instance 'CNT' of component 'Counter_4bit' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Toplevel.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Counter_4bit' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Counter_4bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Counter_4bit' (2#1) [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Counter_4bit.vhd:44]
INFO: [Synth 8-3491] module 'Display_Driver1' declared at 'C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver1.vhd:6' bound to instance 'DD1' of component 'Display_Driver1' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Toplevel.vhd:111]
INFO: [Synth 8-638] synthesizing module 'Display_Driver1' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver1.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Display_Driver1' (3#1) [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver1.vhd:11]
INFO: [Synth 8-3491] module 'Display_Driver2' declared at 'C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver2.vhd:6' bound to instance 'DD2' of component 'Display_Driver2' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Toplevel.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Display_Driver2' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver2.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Display_Driver2' (4#1) [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver2.vhd:11]
INFO: [Synth 8-3491] module 'Display_Driver3' declared at 'C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver3.vhd:6' bound to instance 'DD3' of component 'Display_Driver3' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Toplevel.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Display_Driver3' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver3.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Display_Driver3' (5#1) [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver3.vhd:11]
INFO: [Synth 8-3491] module 'Display_Driver4' declared at 'C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver4.vhd:6' bound to instance 'DD4' of component 'Display_Driver4' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Toplevel.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Display_Driver4' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver4.vhd:11]
WARNING: [Synth 8-153] case item 8'b00010000 will never be executed [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver4.vhd:16]
WARNING: [Synth 8-153] case item 8'b00010001 will never be executed [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver4.vhd:16]
WARNING: [Synth 8-153] case item 8'b00010010 will never be executed [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver4.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Display_Driver4' (6#1) [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Display_Driver4.vhd:11]
INFO: [Synth 8-3491] module 'LEDdisplay' declared at 'C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:67' bound to instance 'LD' of component 'LEDdisplay' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Toplevel.vhd:132]
INFO: [Synth 8-638] synthesizing module 'LEDdisplay' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:75]
INFO: [Synth 8-3491] module 'Mux4by7' declared at 'C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:7' bound to instance 'dispMUX00' of component 'Mux4by7' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Mux4by7' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:21]
INFO: [Synth 8-113] binding component instance 'dispMUX00' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:26]
INFO: [Synth 8-113] binding component instance 'dispMUX01' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:27]
INFO: [Synth 8-113] binding component instance 'dispMUX02' to cell 'MUXF6' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:28]
INFO: [Synth 8-113] binding component instance 'dispMUX10' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:30]
INFO: [Synth 8-113] binding component instance 'dispMUX11' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:31]
INFO: [Synth 8-113] binding component instance 'dispMUX12' to cell 'MUXF6' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:32]
INFO: [Synth 8-113] binding component instance 'dispMUX20' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:34]
INFO: [Synth 8-113] binding component instance 'dispMUX21' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:35]
INFO: [Synth 8-113] binding component instance 'dispMUX22' to cell 'MUXF6' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:36]
INFO: [Synth 8-113] binding component instance 'dispMUX30' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:38]
INFO: [Synth 8-113] binding component instance 'dispMUX31' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:39]
INFO: [Synth 8-113] binding component instance 'dispMUX32' to cell 'MUXF6' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:40]
INFO: [Synth 8-113] binding component instance 'dispMUX40' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:42]
INFO: [Synth 8-113] binding component instance 'dispMUX41' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:43]
INFO: [Synth 8-113] binding component instance 'dispMUX42' to cell 'MUXF6' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:44]
INFO: [Synth 8-113] binding component instance 'dispMUX50' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:46]
INFO: [Synth 8-113] binding component instance 'dispMUX51' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:47]
INFO: [Synth 8-113] binding component instance 'dispMUX52' to cell 'MUXF6' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:48]
INFO: [Synth 8-113] binding component instance 'dispMUX60' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:50]
INFO: [Synth 8-113] binding component instance 'dispMUX61' to cell 'MUXF5' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:51]
INFO: [Synth 8-113] binding component instance 'dispMUX62' to cell 'MUXF6' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Mux4by7' (7#1) [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'LEDdisplay' (8#1) [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:75]
WARNING: [Synth 8-3848] Net segments in module/entity Toplevel does not have driver. [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Toplevel.vhd:36]
WARNING: [Synth 8-3848] Net anodes in module/entity Toplevel does not have driver. [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Toplevel.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Toplevel' (9#1) [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/project_6/project_6.srcs/sources_1/new/Toplevel.vhd:44]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[6]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[5]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[4]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[3]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[2]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[1]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[0]
WARNING: [Synth 8-3331] design Toplevel has unconnected port anodes[3]
WARNING: [Synth 8-3331] design Toplevel has unconnected port anodes[2]
WARNING: [Synth 8-3331] design Toplevel has unconnected port anodes[1]
WARNING: [Synth 8-3331] design Toplevel has unconnected port anodes[0]
WARNING: [Synth 8-3331] design Toplevel has unconnected port enable
WARNING: [Synth 8-3331] design Toplevel has unconnected port initial_value[3]
WARNING: [Synth 8-3331] design Toplevel has unconnected port initial_value[2]
WARNING: [Synth 8-3331] design Toplevel has unconnected port initial_value[1]
WARNING: [Synth 8-3331] design Toplevel has unconnected port initial_value[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 311.352 ; gain = 104.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 311.352 ; gain = 104.652
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/studio6/studio6.srcs/constrs_1/new/studio6_constraints.xdc]
Finished Parsing XDC File [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/studio6/studio6.srcs/constrs_1/new/studio6_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/studio6/studio6.srcs/constrs_1/new/studio6_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  MUXF5 => LUT3: 14 instances
  MUXF6 => LUT3: 7 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 596.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "seg_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'LEDdisplay'
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:111]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'LEDdisplay'
WARNING: [Synth 8-327] inferring latch for variable 'control_reg' [C:/Users/flandc/OneDrive/MyFiles/@RPI/CoCO/Vivado_Projects/LEDdisplay.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  11 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Counter_4bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display_Driver1 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
Module Display_Driver2 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
Module Display_Driver3 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
Module Display_Driver4 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
Module LEDdisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[6]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[5]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[4]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[3]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[2]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[1]
WARNING: [Synth 8-3331] design Toplevel has unconnected port segments[0]
WARNING: [Synth 8-3331] design Toplevel has unconnected port anodes[3]
WARNING: [Synth 8-3331] design Toplevel has unconnected port anodes[2]
WARNING: [Synth 8-3331] design Toplevel has unconnected port anodes[1]
WARNING: [Synth 8-3331] design Toplevel has unconnected port anodes[0]
WARNING: [Synth 8-3331] design Toplevel has unconnected port enable
WARNING: [Synth 8-3331] design Toplevel has unconnected port initial_value[3]
WARNING: [Synth 8-3331] design Toplevel has unconnected port initial_value[2]
WARNING: [Synth 8-3331] design Toplevel has unconnected port initial_value[1]
WARNING: [Synth 8-3331] design Toplevel has unconnected port initial_value[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 596.551 ; gain = 389.852

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (LD/an_reg[3]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (LD/an_reg[2]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (LD/an_reg[1]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (LD/an_reg[0]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (LD/control_reg[1]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (LD/control_reg[0]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[0]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[1]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[2]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[3]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[4]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[5]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[6]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[7]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[8]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[9]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[10]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[11]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[12]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[13]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[14]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[15]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[16]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[17]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[18]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[19]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[20]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[21]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[22]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[23]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[24]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CK/count_reg[25]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CNT/counter_signal_reg[3]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CNT/counter_signal_reg[2]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CNT/counter_signal_reg[1]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (CNT/counter_signal_reg[0]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (LD/Counter_Signal_reg[15]) is unused and will be removed from module Toplevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 596.551 ; gain = 389.852

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (LD/Counter_Signal_reg[15]) is unused and will be removed from module Toplevel.
WARNING: [Synth 8-3332] Sequential element (LD/Counter_Signal_reg[15]) is unused and will be removed from module Toplevel.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 596.551 ; gain = 389.852

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    16|
|4     |LUT2   |     1|
|5     |FDRE   |    17|
|6     |IBUF   |     1|
|7     |OBUFT  |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    51|
|2     |  LD     |LEDdisplay |    38|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 596.551 ; gain = 389.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 596.551 ; gain = 104.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 596.551 ; gain = 389.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 596.551 ; gain = 389.852
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 596.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 18:01:07 2023...
