#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000024a1a59e250 .scope module, "uart_tb" "uart_tb" 2 4;
 .timescale -9 -10;
v0000024a1a600f80_0 .var "clk", 0 0;
v0000024a1a6001c0_0 .var/i "i", 31 0;
v0000024a1a600440_0 .var "in", 7 0;
v0000024a1a603cc0_0 .net "out", 7 0, v0000024a1a562aa0_0;  1 drivers
v0000024a1a602dc0_0 .net "rxBusy", 0 0, v0000024a1a563040_0;  1 drivers
v0000024a1a6037c0_0 .net "rxDone", 0 0, v0000024a1a5a60f0_0;  1 drivers
v0000024a1a603400_0 .var "rxEn", 0 0;
v0000024a1a602a00_0 .net "rxErr", 0 0, v0000024a1a5a6230_0;  1 drivers
v0000024a1a602b40 .array "sentence", 10 0, 7 0;
v0000024a1a6025a0_0 .net "txBusy", 0 0, v0000024a1a594470_0;  1 drivers
v0000024a1a602280_0 .net "txDone", 0 0, v0000024a1a600080_0;  1 drivers
v0000024a1a602aa0_0 .var "txEn", 0 0;
v0000024a1a6026e0_0 .var "txStart", 0 0;
v0000024a1a603d60_0 .net "tx_rx_pipe", 0 0, v0000024a1a6004e0_0;  1 drivers
E_0000024a1a58ebe0 .event posedge, v0000024a1a600080_0;
S_0000024a1a59e3e0 .scope module, "u" "uart" 2 23, 3 6 0, S_0000024a1a59e250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rx";
    .port_info 2 /INPUT 1 "rxEn";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "rxDone";
    .port_info 5 /OUTPUT 1 "rxBusy";
    .port_info 6 /OUTPUT 1 "rxErr";
    .port_info 7 /OUTPUT 1 "tx";
    .port_info 8 /INPUT 1 "txEn";
    .port_info 9 /INPUT 1 "txStart";
    .port_info 10 /INPUT 8 "in";
    .port_info 11 /OUTPUT 1 "txDone";
    .port_info 12 /OUTPUT 1 "txBusy";
P_0000024a1a595110 .param/l "BAUD_RATE" 0 3 8, +C4<00000000000000000010010110000000>;
P_0000024a1a595148 .param/l "CLOCK_RATE" 0 3 7, +C4<00000101111101011110000100000000>;
L_0000024a1a5a9ce0 .functor BUFZ 1, v0000024a1a600f80_0, C4<0>, C4<0>, C4<0>;
L_0000024a1a5a9ea0 .functor BUFZ 1, v0000024a1a600f80_0, C4<0>, C4<0>, C4<0>;
v0000024a1a600e40_0 .net "clk", 0 0, v0000024a1a600f80_0;  1 drivers
v0000024a1a6006c0_0 .net "in", 7 0, v0000024a1a600440_0;  1 drivers
v0000024a1a600940_0 .net "out", 7 0, v0000024a1a562aa0_0;  alias, 1 drivers
v0000024a1a600a80_0 .net "rx", 0 0, v0000024a1a6004e0_0;  alias, 1 drivers
v0000024a1a600760_0 .net "rxBusy", 0 0, v0000024a1a563040_0;  alias, 1 drivers
v0000024a1a600800_0 .net "rxClk", 0 0, L_0000024a1a5a9ce0;  1 drivers
v0000024a1a600ee0_0 .net "rxDone", 0 0, v0000024a1a5a60f0_0;  alias, 1 drivers
v0000024a1a6008a0_0 .net "rxEn", 0 0, v0000024a1a603400_0;  1 drivers
v0000024a1a600da0_0 .net "rxErr", 0 0, v0000024a1a5a6230_0;  alias, 1 drivers
v0000024a1a600300_0 .net "tx", 0 0, v0000024a1a6004e0_0;  alias, 1 drivers
v0000024a1a600bc0_0 .net "txBusy", 0 0, v0000024a1a594470_0;  alias, 1 drivers
v0000024a1a600c60_0 .net "txClk", 0 0, L_0000024a1a5a9ea0;  1 drivers
v0000024a1a600d00_0 .net "txDone", 0 0, v0000024a1a600080_0;  alias, 1 drivers
v0000024a1a600260_0 .net "txEn", 0 0, v0000024a1a602aa0_0;  1 drivers
v0000024a1a600120_0 .net "txStart", 0 0, v0000024a1a6026e0_0;  1 drivers
S_0000024a1a5a5ec0 .scope module, "urx" "uart_receiver" 3 42, 4 10 0, S_0000024a1a59e3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "err";
v0000024a1a5631f0_0 .var "bitIdx", 2 0;
v0000024a1a563040_0 .var "busy", 0 0;
v0000024a1a5a6050_0 .net "clk", 0 0, L_0000024a1a5a9ce0;  alias, 1 drivers
v0000024a1a5a60f0_0 .var "done", 0 0;
v0000024a1a5a6190_0 .net "enable", 0 0, v0000024a1a603400_0;  alias, 1 drivers
v0000024a1a5a6230_0 .var "err", 0 0;
v0000024a1a562a00_0 .net "in", 0 0, v0000024a1a6004e0_0;  alias, 1 drivers
v0000024a1a562aa0_0 .var "out", 7 0;
v0000024a1a562b40_0 .var "receivedData", 7 0;
v0000024a1a562be0_0 .var "state", 2 0;
E_0000024a1a58e760 .event posedge, v0000024a1a5a6050_0;
S_0000024a1a562c80 .scope module, "utx" "uart_transmitter" 3 52, 5 10 0, S_0000024a1a59e3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "busy";
L_0000024a1a5aa0d0 .functor BUFZ 3, v0000024a1a5943d0_0, C4<000>, C4<000>, C4<000>;
v0000024a1a5943d0_0 .var "bitIdx", 2 0;
v0000024a1a594470_0 .var "busy", 0 0;
v0000024a1a594510_0 .net "clk", 0 0, L_0000024a1a5a9ea0;  alias, 1 drivers
v0000024a1a5945b0_0 .var "data", 7 0;
v0000024a1a600080_0 .var "done", 0 0;
v0000024a1a600b20_0 .net "enable", 0 0, v0000024a1a602aa0_0;  alias, 1 drivers
v0000024a1a6003a0_0 .net "idx", 2 0, L_0000024a1a5aa0d0;  1 drivers
v0000024a1a600580_0 .net "in", 7 0, v0000024a1a600440_0;  alias, 1 drivers
v0000024a1a6004e0_0 .var "out", 0 0;
v0000024a1a600620_0 .net "start", 0 0, v0000024a1a6026e0_0;  alias, 1 drivers
v0000024a1a6009e0_0 .var "state", 2 0;
E_0000024a1a58dd20 .event posedge, v0000024a1a594510_0;
    .scope S_0000024a1a5a5ec0;
T_0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024a1a562be0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024a1a5631f0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024a1a562b40_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0000024a1a5a5ec0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024a1a562aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024a1a5a6230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024a1a5a60f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024a1a563040_0, 0;
    %end;
    .thread T_1;
    .scope S_0000024a1a5a5ec0;
T_2 ;
    %wait E_0000024a1a58e760;
    %load/vec4 v0000024a1a562be0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024a1a5a60f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024a1a562aa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024a1a5631f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024a1a562b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024a1a563040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024a1a5a6230_0, 0;
    %load/vec4 v0000024a1a562a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000024a1a562be0_0, 0;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0000024a1a562a00_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000024a1a5631f0_0;
    %assign/vec4/off/d v0000024a1a562b40_0, 4, 5;
    %load/vec4 v0000024a1a5631f0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024a1a5631f0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000024a1a562be0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000024a1a5631f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024a1a5631f0_0, 0;
T_2.7 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000024a1a562be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024a1a5a60f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024a1a563040_0, 0;
    %load/vec4 v0000024a1a562b40_0;
    %assign/vec4 v0000024a1a562aa0_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024a1a562c80;
T_3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024a1a6009e0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024a1a5945b0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024a1a5943d0_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_0000024a1a562c80;
T_4 ;
    %wait E_0000024a1a58dd20;
    %load/vec4 v0000024a1a6009e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024a1a6004e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024a1a600080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024a1a594470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024a1a5943d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024a1a5945b0_0, 0;
    %load/vec4 v0000024a1a600620_0;
    %load/vec4 v0000024a1a600b20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0000024a1a600580_0;
    %assign/vec4 v0000024a1a5945b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000024a1a6009e0_0, 0;
T_4.5 ;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024a1a6004e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024a1a594470_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000024a1a6009e0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0000024a1a5945b0_0;
    %load/vec4 v0000024a1a6003a0_0;
    %part/u 1;
    %assign/vec4 v0000024a1a6004e0_0, 0;
    %load/vec4 v0000024a1a5943d0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024a1a5943d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000024a1a6009e0_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000024a1a5943d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024a1a5943d0_0, 0;
T_4.8 ;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024a1a600080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024a1a5945b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000024a1a6009e0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024a1a59e250;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a1a600f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a1a603400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a1a602aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a1a6026e0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024a1a6001c0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000024a1a59e250;
T_6 ;
    %pushi/vec4 104, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024a1a602b40, 4, 0;
    %pushi/vec4 101, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024a1a602b40, 4, 0;
    %pushi/vec4 108, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024a1a602b40, 4, 0;
    %pushi/vec4 108, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024a1a602b40, 4, 0;
    %pushi/vec4 111, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024a1a602b40, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024a1a602b40, 4, 0;
    %pushi/vec4 119, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024a1a602b40, 4, 0;
    %pushi/vec4 111, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024a1a602b40, 4, 0;
    %pushi/vec4 114, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024a1a602b40, 4, 0;
    %pushi/vec4 108, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024a1a602b40, 4, 0;
    %pushi/vec4 100, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024a1a602b40, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024a1a602b40, 4;
    %store/vec4 v0000024a1a600440_0, 0, 8;
    %vpi_call 2 53 "$dumpfile", "uart_dump.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024a1a59e250 {0 0 0};
    %vpi_call 2 55 "$monitor", "%d %c", v0000024a1a603cc0_0, v0000024a1a603cc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000024a1a59e250;
T_7 ;
    %wait E_0000024a1a58ebe0;
    %ix/getv/s 4, v0000024a1a6001c0_0;
    %load/vec4a v0000024a1a602b40, 4;
    %store/vec4 v0000024a1a600440_0, 0, 8;
    %load/vec4 v0000024a1a6001c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024a1a6001c0_0, 0, 32;
    %load/vec4 v0000024a1a6001c0_0;
    %cmpi/s 12, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.0, 5;
    %vpi_call 2 63 "$finish" {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024a1a59e250;
T_8 ;
    %delay 10, 0;
    %load/vec4 v0000024a1a600f80_0;
    %inv;
    %store/vec4 v0000024a1a600f80_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "uart_testbench.v";
    "uart.v";
    "uart_receiver.v";
    "uart_transmitter.v";
