# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/Downloads/e16-co502-RV32IM-pipeline-implementation-group1-forwarding/e16-co502-RV32IM-pipeline-implementation-group1-forwarding/cpu/alu_module/alu.v
