module PC (Clk, Pci, Pco);

input  wire Clk, Pci; 
output reg Pco;


always @ (posedge Clk)
	assign Pco = Pci;
endmodule
