如下是显卡相关的patch 打记录：

#### 0002-drm-i915-cml-Add-CML-PCI-IDS.patch

```diff
From e4330c4a6aaa3047563d454b303aa6f7f37388b3 Mon Sep 17 00:00:00 2001
From: Anusha Srivatsa <anusha.srivatsa@intel.com>
Date: Mon, 18 Mar 2019 13:01:32 -0700
Subject: [PATCH 2/3] drm/i915/cml: Add CML PCI IDS

Comet Lake is a Intel Processor containing Gen9
Intel HD Graphics. This patch adds the initial set of
PCI IDs. Comet Lake comes off of Coffee Lake - adding
the IDs to Coffee Lake ID list.

More support and features will be in the patches that follow.

v2: Split IDs according to GT. (Rodrigo)

v3: Update IDs.

Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Cc: Lucas De Marchi <lucas.demarchi@intel.com>
Signed-off-by: Anusha Srivatsa <anusha.srivatsa@intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20190318200133.9666-1-anusha.srivatsa@intel.com
---
 drivers/gpu/drm/i915/i915_pci.c |  2 ++
 include/drm/i915_pciids.h       | 28 +++++++++++++++++++++++++++-
 2 files changed, 29 insertions(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/i915/i915_pci.c b/drivers/gpu/drm/i915/i915_pci.c
index 1df3ce134cd0..8188fad7df73 100644
--- a/drivers/gpu/drm/i915/i915_pci.c
+++ b/drivers/gpu/drm/i915/i915_pci.c
@@ -665,6 +665,8 @@ static const struct pci_device_id pciidlist[] = {
 	INTEL_WHL_U_GT1_IDS(&intel_coffeelake_gt1_info),
 	INTEL_WHL_U_GT2_IDS(&intel_coffeelake_gt2_info),
 	INTEL_WHL_U_GT3_IDS(&intel_coffeelake_gt3_info),
+	INTEL_CML_GT1_IDS(&intel_coffeelake_gt1_info),
+	INTEL_CML_GT2_IDS(&intel_coffeelake_gt2_info),
 	INTEL_CNL_IDS(&intel_cannonlake_info),
 	INTEL_ICL_11_IDS(&intel_icelake_11_info),
 	{0, 0, 0}
diff --git a/include/drm/i915_pciids.h b/include/drm/i915_pciids.h
index fbf5cfc9b352..15096b9ae7ee 100644
--- a/include/drm/i915_pciids.h
+++ b/include/drm/i915_pciids.h
@@ -369,12 +369,38 @@
 	INTEL_VGA_DEVICE(0x591C, info),  /* ULX GT2 */ \
 	INTEL_VGA_DEVICE(0x87C0, info) /* ULX GT2 */
 
+/* CML GT1 */
+#define INTEL_CML_GT1_IDS(info)	\
+	INTEL_VGA_DEVICE(0x9B21, info), \
+	INTEL_VGA_DEVICE(0x9BAA, info), \
+	INTEL_VGA_DEVICE(0x9BAB, info), \
+	INTEL_VGA_DEVICE(0x9BAC, info), \
+	INTEL_VGA_DEVICE(0x9BA0, info), \
+	INTEL_VGA_DEVICE(0x9BA5, info), \
+	INTEL_VGA_DEVICE(0x9BA8, info), \
+	INTEL_VGA_DEVICE(0x9BA4, info), \
+	INTEL_VGA_DEVICE(0x9BA2, info)
+
+/* CML GT2 */
+#define INTEL_CML_GT2_IDS(info)	\
+	INTEL_VGA_DEVICE(0x9B41, info), \
+	INTEL_VGA_DEVICE(0x9BCA, info), \
+	INTEL_VGA_DEVICE(0x9BCB, info), \
+	INTEL_VGA_DEVICE(0x9BCC, info), \
+	INTEL_VGA_DEVICE(0x9BC0, info), \
+	INTEL_VGA_DEVICE(0x9BC5, info), \
+	INTEL_VGA_DEVICE(0x9BC8, info), \
+	INTEL_VGA_DEVICE(0x9BC4, info), \
+	INTEL_VGA_DEVICE(0x9BC2, info)
+
 #define INTEL_KBL_IDS(info) \
 	INTEL_KBL_GT1_IDS(info), \
 	INTEL_KBL_GT2_IDS(info), \
 	INTEL_KBL_GT3_IDS(info), \
 	INTEL_KBL_GT4_IDS(info), \
-	INTEL_AML_GT2_IDS(info)
+	INTEL_AML_GT2_IDS(info), \
+	INTEL_CML_GT1_IDS(info), \
+	INTEL_CML_GT2_IDS(info)
 
 /* CFL S */
 #define INTEL_CFL_S_GT1_IDS(info) \
-- 
2.17.1

```

```shell
# hp-4.19/kernel

git apply --check 0002-drm-i915-cml-Add-CML-PCI-IDS.patch

git am -s 0002-drm-i915-cml-Add-CML-PCI-IDS.patch
```



#### 0003-drm-i915-cml-Introduce-Comet-Lake-PCH.patch

```diff
From 54ba8caac1f39767e63bc3443643cf94c2217853 Mon Sep 17 00:00:00 2001
From: Anusha Srivatsa <anusha.srivatsa@intel.com>
Date: Mon, 18 Mar 2019 13:01:33 -0700
Subject: [PATCH 3/3] drm/i915/cml: Introduce Comet Lake PCH

Comet Lake PCH is based off of Cannon Point(CNP).
Add PCI ID for Comet Lake PCH.

v2: Code cleanup (DK)

v3: Comment cleanup (Jani)

Cc: Jani Nikula <jani.nikula@intel.com>
Cc: Dhinakaran Pandiyan <dhinakaran.pandiyan@intel.com>
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
Signed-off-by: Anusha Srivatsa <anusha.srivatsa@intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20190318200133.9666-2-anusha.srivatsa@intel.com
---
 drivers/gpu/drm/i915/i915_drv.c | 5 +++++
 drivers/gpu/drm/i915/i915_drv.h | 3 ++-
 2 files changed, 7 insertions(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/i915/i915_drv.c b/drivers/gpu/drm/i915/i915_drv.c
index f8cfd16be534..b6b234870ae1 100644
--- a/drivers/gpu/drm/i915/i915_drv.c
+++ b/drivers/gpu/drm/i915/i915_drv.c
@@ -185,6 +185,11 @@ intel_pch_type(const struct drm_i915_private *dev_priv, unsigned short id)
 		DRM_DEBUG_KMS("Found Cannon Lake LP PCH (CNP-LP)\n");
 		WARN_ON(!IS_CANNONLAKE(dev_priv) && !IS_COFFEELAKE(dev_priv));
 		return PCH_CNP;
+	case INTEL_PCH_CMP_DEVICE_ID_TYPE:
+		DRM_DEBUG_KMS("Found Comet Lake PCH (CMP)\n");
+		WARN_ON(!IS_COFFEELAKE(dev_priv));
+		/* CometPoint is CNP Compatible */
+		return PCH_CNP;
 	case INTEL_PCH_ICP_DEVICE_ID_TYPE:
 		DRM_DEBUG_KMS("Found Ice Lake PCH\n");
 		WARN_ON(!IS_ICELAKE(dev_priv));
diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
index d6c25bea4382..dcbc21fa57dd 100644
--- a/drivers/gpu/drm/i915/i915_drv.h
+++ b/drivers/gpu/drm/i915/i915_drv.h
@@ -634,7 +634,7 @@ enum intel_pch {
 	PCH_LPT,	/* Lynxpoint/Wildcatpoint PCH */
 	PCH_SPT,        /* Sunrisepoint PCH */
 	PCH_KBP,        /* Kaby Lake PCH */
-	PCH_CNP,        /* Cannon Lake PCH */
+	PCH_CNP,        /* Cannon/Comet Lake PCH */
 	PCH_ICP,	/* Ice Lake PCH */
 	PCH_NOP,	/* PCH without south display */
 };
@@ -2627,6 +2627,7 @@ intel_info(const struct drm_i915_private *dev_priv)
 #define INTEL_PCH_KBP_DEVICE_ID_TYPE		0xA280
 #define INTEL_PCH_CNP_DEVICE_ID_TYPE		0xA300
 #define INTEL_PCH_CNP_LP_DEVICE_ID_TYPE		0x9D80
+#define INTEL_PCH_CMP_DEVICE_ID_TYPE		0x0280
 #define INTEL_PCH_ICP_DEVICE_ID_TYPE		0x3480
 #define INTEL_PCH_P2X_DEVICE_ID_TYPE		0x7100
 #define INTEL_PCH_P3X_DEVICE_ID_TYPE		0x7000
-- 
2.17.1

```

```shell
# hp-4.19/kernel

 git apply --check 0003-drm-i915-cml-Introduce-Comet-Lake-PCH.patch
 
 git am -s 0003-drm-i915-cml-Introduce-Comet-Lake-PCH.patch
```

#### 0004

```diff
From 11ff7e93a55e0751eef6b2608e4711ab138b5a82 Mon Sep 17 00:00:00 2001
From: Anusha <anusha.srivatsa@intel.com>
Date: Wed, 20 Mar 2019 15:00:06 -0700
Subject: [PATCH] intel: sync i915_pciids.h with kernel

Add CML and EHL PCI IDs, and one more for ICL. This is in sync with
kernel header as of b024ab9b2d3a ("drm/i915/bios: iterate over child
devices to initialize ddi_port_info")

Signed-off-by: Anusha Srivatsa <anusha.srivatsa@intel.com>
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
---
 intel/i915_pciids.h | 30 ++++++++++++++++++++++++++++--
 1 file changed, 28 insertions(+), 2 deletions(-)

diff --git a/intel/i915_pciids.h b/intel/i915_pciids.h
index fd965ffbb92e..5703538060f4 100644
--- a/intel/i915_pciids.h
+++ b/intel/i915_pciids.h
@@ -369,12 +369,38 @@
 	INTEL_VGA_DEVICE(0x591C, info),  /* ULX GT2 */ \
 	INTEL_VGA_DEVICE(0x87C0, info) /* ULX GT2 */
 
+/* CML GT1 */
+#define INTEL_CML_GT1_IDS(info)	\
+	INTEL_VGA_DEVICE(0x9B21, info), \
+	INTEL_VGA_DEVICE(0x9BAA, info), \
+	INTEL_VGA_DEVICE(0x9BAB, info), \
+	INTEL_VGA_DEVICE(0x9BAC, info), \
+	INTEL_VGA_DEVICE(0x9BA0, info), \
+	INTEL_VGA_DEVICE(0x9BA5, info), \
+	INTEL_VGA_DEVICE(0x9BA8, info), \
+	INTEL_VGA_DEVICE(0x9BA4, info), \
+	INTEL_VGA_DEVICE(0x9BA2, info)
+
+/* CML GT2 */
+#define INTEL_CML_GT2_IDS(info)	\
+	INTEL_VGA_DEVICE(0x9B41, info), \
+	INTEL_VGA_DEVICE(0x9BCA, info), \
+	INTEL_VGA_DEVICE(0x9BCB, info), \
+	INTEL_VGA_DEVICE(0x9BCC, info), \
+	INTEL_VGA_DEVICE(0x9BC0, info), \
+	INTEL_VGA_DEVICE(0x9BC5, info), \
+	INTEL_VGA_DEVICE(0x9BC8, info), \
+	INTEL_VGA_DEVICE(0x9BC4, info), \
+	INTEL_VGA_DEVICE(0x9BC2, info)
+
 #define INTEL_KBL_IDS(info) \
 	INTEL_KBL_GT1_IDS(info), \
 	INTEL_KBL_GT2_IDS(info), \
 	INTEL_KBL_GT3_IDS(info), \
 	INTEL_KBL_GT4_IDS(info), \
-	INTEL_AML_GT2_IDS(info)
+	INTEL_AML_GT2_IDS(info), \
+	INTEL_CML_GT1_IDS(info), \
+	INTEL_CML_GT2_IDS(info)
 
 /* CFL S */
 #define INTEL_CFL_S_GT1_IDS(info) \
@@ -414,7 +440,7 @@
 	INTEL_VGA_DEVICE(0x3EA0, info)
 
 /* WHL/CFL U GT3 */
-#define INTEL_WHL_U_GT3_IDS(info) \
+#define INTEL_WHL_U_GT3_IDS(info)\
 	INTEL_VGA_DEVICE(0x3EA2, info), \
 	INTEL_VGA_DEVICE(0x3EA3, info), \
 	INTEL_VGA_DEVICE(0x3EA4, info)
-- 
2.17.1

```



#### 0005-intel-sync-i965_pci_ids.h-with-kernel.patch

```diff
From 7959068c8ef331f636fc61c23c0e59ad5f24b104 Mon Sep 17 00:00:00 2001
From: "he, bo" <bo.he@intel.com>
Date: Sat, 12 Oct 2019 14:18:19 +0800
Subject: [PATCH] intel: sync i965_pci_ids.h with kernel

Add CML PCI IDs, This is in sync with
kernel header: include/drm/i915_pciids.h

Tracked-On:
Signed-off-by: he, bo <bo.he@intel.com>
---
 include/pci_ids/i965_pci_ids.h | 18 ++++++++++++++++++
 1 file changed, 18 insertions(+)

diff --git a/include/pci_ids/i965_pci_ids.h b/include/pci_ids/i965_pci_ids.h
index b91abd7a3f99..281100d889de 100644
--- a/include/pci_ids/i965_pci_ids.h
+++ b/include/pci_ids/i965_pci_ids.h
@@ -189,6 +189,24 @@ CHIPSET(0x3EA4, cfl_gt1, "Intel(R) HD Graphics (Whiskey Lake 3x8 GT1)")
 CHIPSET(0x3EA0, cfl_gt2, "Intel(R) HD Graphics (Whiskey Lake 3x8 GT2)")
 CHIPSET(0x3EA3, cfl_gt2, "Intel(R) HD Graphics (Whiskey Lake 3x8 GT2)")
 CHIPSET(0x3EA2, cfl_gt3, "Intel(R) HD Graphics (Whiskey Lake 3x8 GT3)")
+CHIPSET(0x9B21, cfl_gt1, "Intel(R) HD Graphics (Commet Lake 2x6 GT1)")
+CHIPSET(0x9BAA, cfl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BAB, cfl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BAC, cfl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BA0, cfl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BA5, cfl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BA8, cfl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BA4, cfl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BA2, cfl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9B41, cfl_gt2, "Intel(R) HD Graphics (Commet Lake 2x6 GT2)")
+CHIPSET(0x9BCA, cfl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BCB, cfl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BCC, cfl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BC0, cfl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BC5, cfl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BC8, cfl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BC4, cfl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BC2, cfl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
 CHIPSET(0x5A49, cnl_2x8, "Intel(R) HD Graphics (Cannonlake 2x8 GT0.5)")
 CHIPSET(0x5A4A, cnl_2x8, "Intel(R) HD Graphics (Cannonlake 2x8 GT0.5)")
 CHIPSET(0x5A41, cnl_3x8, "Intel(R) HD Graphics (Cannonlake 3x8 GT1)")
-- 
2.17.1

```

```shell
# 找到打patch 的位置
hp-4.19$ find -name i965_pci_ids.h

./external/mesa/include/pci_ids/i965_pci_ids.h # 可以知道　当前patch 在　./external/mesa/ 下打
```





0004 和 0005 pach 都是基于　android9 的，　和 android7 差别比较大，所以　当前pach 直接打不上



####  0006-ALSA-hda-intel-add-CometLake-PCI-IDs.patch

```diff
From d4c2ccdb5855ce8786ebc66f7405096065d0c198 Mon Sep 17 00:00:00 2001
From: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
Date: Tue, 7 May 2019 15:25:00 -0500
Subject: [PATCH] ALSA: hda/intel: add CometLake PCI IDs

Add PCI IDs for LP and H skews.

Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
Signed-off-by: Takashi Iwai <tiwai@suse.de>
---
 sound/pci/hda/hda_intel.c | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/sound/pci/hda/hda_intel.c b/sound/pci/hda/hda_intel.c
index 789308f54785..0741eae23f10 100644
--- a/sound/pci/hda/hda_intel.c
+++ b/sound/pci/hda/hda_intel.c
@@ -2378,6 +2378,12 @@ static const struct pci_device_id azx_ids[] = {
 	/* Cannonlake */
 	{ PCI_DEVICE(0x8086, 0x9dc8),
 	  .driver_data = AZX_DRIVER_SKL | AZX_DCAPS_INTEL_SKYLAKE},
+	/* CometLake-LP */
+	{ PCI_DEVICE(0x8086, 0x02C8),
+	  .driver_data = AZX_DRIVER_SKL | AZX_DCAPS_INTEL_SKYLAKE},
+	/* CometLake-H */
+	{ PCI_DEVICE(0x8086, 0x06C8),
+	  .driver_data = AZX_DRIVER_SKL | AZX_DCAPS_INTEL_SKYLAKE},
 	/* Icelake */
 	{ PCI_DEVICE(0x8086, 0x34c8),
 	  .driver_data = AZX_DRIVER_SKL | AZX_DCAPS_INTEL_SKYLAKE},
-- 
2.7.4

```

在kernel 中打

#### 0001-add-commetlake-U-serial-chip-id-in-libdrm.patch

```diff
From 6f9871cfe12aeb6f3937cd1e8c1a99a4b10c63dd Mon Sep 17 00:00:00 2001
From: "he, bo" <bo.he@intel.com>
Date: Tue, 15 Oct 2019 13:58:06 +0800
Subject: [PATCH] add commetlake U serial chip id in libdrm

Tracked-On:
Signed-off-by: he, bo <bo.he@intel.com>
---
 intel/intel_chipset.h | 40 +++++++++++++++++++++++++++++++++++++---
 1 file changed, 37 insertions(+), 3 deletions(-)

diff --git a/intel/intel_chipset.h b/intel/intel_chipset.h
index 6af65ba99db2..e699884488b1 100644
--- a/intel/intel_chipset.h
+++ b/intel/intel_chipset.h
@@ -239,7 +239,24 @@
 #define PCI_CHIP_WHISKEYLAKE_U_GT3_1    0x3EA2
 #define PCI_CHIP_WHISKEYLAKE_U_GT3_2    0x3EA3
 #define PCI_CHIP_WHISKEYLAKE_U_GT3_3    0x3EA4
-
+#define PCI_CHIP_COMMETLAKE_U_GT1_1     0x9B21
+#define PCI_CHIP_COMMETLAKE_U_GT1_2     0x9BAA
+#define PCI_CHIP_COMMETLAKE_U_GT1_3     0x9BAB
+#define PCI_CHIP_COMMETLAKE_U_GT1_4     0x9BAC
+#define PCI_CHIP_COMMETLAKE_U_GT1_5     0x9BA0
+#define PCI_CHIP_COMMETLAKE_U_GT1_6     0x9BA5
+#define PCI_CHIP_COMMETLAKE_U_GT1_7     0x9BA8
+#define PCI_CHIP_COMMETLAKE_U_GT1_8     0x9BA4
+#define PCI_CHIP_COMMETLAKE_U_GT1_9     0x9BA2
+#define PCI_CHIP_COMMETLAKE_U_GT2_1     0x9B41
+#define PCI_CHIP_COMMETLAKE_U_GT2_2     0x9BCA
+#define PCI_CHIP_COMMETLAKE_U_GT2_3     0x9BCB
+#define PCI_CHIP_COMMETLAKE_U_GT2_4     0x9BCC
+#define PCI_CHIP_COMMETLAKE_U_GT2_5     0x9BC0
+#define PCI_CHIP_COMMETLAKE_U_GT2_6     0x9BC5
+#define PCI_CHIP_COMMETLAKE_U_GT2_7     0x9BC8
+#define PCI_CHIP_COMMETLAKE_U_GT2_8     0x9BC4
+#define PCI_CHIP_COMMETLAKE_U_GT2_9     0x9BC2
 #define PCI_CHIP_CANNONLAKE_U_GT2_0	0x5A52
 #define PCI_CHIP_CANNONLAKE_U_GT2_1	0x5A5A
 #define PCI_CHIP_CANNONLAKE_U_GT2_2	0x5A42
@@ -501,8 +518,25 @@
                                  (devid) == PCI_CHIP_WHISKEYLAKE_U_GT2_1 || \
                                  (devid) == PCI_CHIP_WHISKEYLAKE_U_GT3_1 || \
                                  (devid) == PCI_CHIP_WHISKEYLAKE_U_GT3_2 || \
-                                 (devid) == PCI_CHIP_WHISKEYLAKE_U_GT3_3)
-
+                                 (devid) == PCI_CHIP_WHISKEYLAKE_U_GT3_3 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT1_1 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT1_2 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT1_3 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT1_4 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT1_5 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT1_6 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT1_7 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT1_8 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT1_9 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT2_1 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT2_2 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT2_3 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT2_4 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT2_5 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT2_6 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT2_7 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT2_8 || \
+                                 (devid) == PCI_CHIP_COMMETLAKE_U_GT2_9)
 
 #define IS_COFFEELAKE(devid)   (IS_CFL_S(devid) || \
 				IS_CFL_H(devid) || \
-- 
2.17.1

```

```shell
# /external/libdrm

git apply --check 0001-add-commetlake-U-serial-chip-id-in-libdrm.patch

git am -s 0001-add-commetlake-U-serial-chip-id-in-libdrm.patch
```



#### 0002-add-the-cometlake-chip-id-in-the-mesa.patch

```diff
From cdc16c0b6846c8e84ff6dedd6239f40e74f35c63 Mon Sep 17 00:00:00 2001
From: "he, bo" <bo.he@intel.com>
Date: Tue, 15 Oct 2019 14:01:37 +0800
Subject: [PATCH] add the cometlake chip id in the mesa

Tracked-On:
Signed-off-by: he, bo <bo.he@intel.com>
---
 include/pci_ids/i965_pci_ids.h | 18 ++++++++++++++++++
 1 file changed, 18 insertions(+)

diff --git a/include/pci_ids/i965_pci_ids.h b/include/pci_ids/i965_pci_ids.h
index 10f9fb46b074..d39e7b0e5fb9 100644
--- a/include/pci_ids/i965_pci_ids.h
+++ b/include/pci_ids/i965_pci_ids.h
@@ -181,3 +181,21 @@ CHIPSET(0x3EA4, kbl_gt1, "Intel(R) HD Graphics (Whiskey Lake 3x8 GT1)")
 CHIPSET(0x3EA0, kbl_gt2, "Intel(R) HD Graphics (Whiskey Lake 3x8 GT2)")
 CHIPSET(0x3EA3, kbl_gt2, "Intel(R) HD Graphics (Whiskey Lake 3x8 GT2)")
 CHIPSET(0x3EA2, kbl_gt3, "Intel(R) HD Graphics (Whiskey Lake 3x8 GT3)")
+CHIPSET(0x9B21, kbl_gt1, "Intel(R) HD Graphics (Commet Lake 2x6 GT1)")
+CHIPSET(0x9BAA, kbl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BAB, kbl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BAC, kbl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BA0, kbl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BA5, kbl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BA8, kbl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BA4, kbl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9BA2, kbl_gt1, "Intel(R) HD Graphics (Commet Lake 3x8 GT1)")
+CHIPSET(0x9B41, kbl_gt2, "Intel(R) HD Graphics (Commet Lake 2x6 GT2)")
+CHIPSET(0x9BCA, kbl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BCB, kbl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BCC, kbl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BC0, kbl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BC5, kbl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BC8, kbl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BC4, kbl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
+CHIPSET(0x9BC2, kbl_gt2, "Intel(R) HD Graphics (Commet Lake 3x8 GT2)")
-- 
2.17.1

```

