Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Sat Oct 23 11:34:05 2021
| Host         : DESKTOP-R7BDQNG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Zynq_CPU_wrapper_control_sets_placed.rpt
| Design       : Zynq_CPU_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    88 |
|    Minimum number of control sets                        |    88 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   135 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    88 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     3 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             338 |          120 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             186 |           56 |
| Yes          | No                    | No                     |             590 |          141 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             599 |          189 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | Zynq_CPU_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/ar_hs                                                                                                                  |                                                                                                                                                       |                2 |              5 |         2.50 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_multiplier_0/inst/CRTLS_s_axi_U/ar_hs                                                                                                           |                                                                                                                                                       |                2 |              5 |         2.50 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/waddr                                                                                                                  |                                                                                                                                                       |                2 |              6 |         3.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_divider_0/inst/CRTLS_s_axi_U/waddr                                                                                                              |                                                                                                                                                       |                2 |              6 |         3.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_multiplier_0/inst/CRTLS_s_axi_U/waddr                                                                                                           |                                                                                                                                                       |                2 |              6 |         3.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | Zynq_CPU_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/p_1_in[23]                                                                                   | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/p_1_in[31]                                                                                   | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                1 |              8 |         8.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/p_1_in[7]                                                                                    | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                          | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |         2.67 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                         | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                         | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |         2.67 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                         | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                         | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/p_1_in[15]                                                                                         | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                4 |              8 |         2.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/p_1_in[23]                                                                                         | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                3 |              8 |         2.67 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/p_1_in[31]                                                                                         | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                4 |              8 |         2.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/p_1_in[7]                                                                                          | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                               | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                4 |              8 |         2.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                               | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                5 |              8 |         1.60 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                4 |              8 |         2.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                               | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                         | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |         2.67 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                4 |              8 |         2.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                         | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |         2.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                               | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                7 |              8 |         1.14 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                               | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                5 |              8 |         1.60 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/p_1_in[15]                                                                                   | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |         2.67 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                               | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                6 |              8 |         1.33 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |              8 |         2.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |             10 |         2.50 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |                4 |             10 |         2.50 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/ar_hs                                                                                                                  | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/rdata[15]_i_1_n_0                                                                                             |                4 |             11 |         2.75 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             13 |         3.25 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_divider_0/inst/CRTLS_s_axi_U/ar_hs                                                                                                              | Zynq_CPU_i/hls_divider_0/inst/CRTLS_s_axi_U/rdata[15]_i_1_n_0                                                                                         |                6 |             14 |         2.33 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                4 |             14 |         3.50 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                3 |             14 |         4.67 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/int_a[15]_i_1_n_0                                                                                                      | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                         |                3 |             16 |         5.33 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_divider_0/inst/ap_CS_fsm_state20                                                                                                                | Zynq_CPU_i/hls_divider_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                     |                5 |             16 |         3.20 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_ALU_0/inst/udiv_16ns_16ns_16_20_seq_1_U1/hls_ALU_udiv_16ns_16ns_16_20_seq_1_divseq_u/r_stage_reg[16]_0[0]                                       |                                                                                                                                                       |                6 |             16 |         2.67 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_divider_0/inst/udiv_16ns_16ns_16_20_seq_1_U1/hls_divider_udiv_16ns_16ns_16_20_seq_1_divseq_u/r_stage_reg[16]_0[0]                               |                                                                                                                                                       |                3 |             16 |         5.33 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_divider_0/inst/CRTLS_s_axi_U/int_a[15]_i_1_n_0                                                                                                  | Zynq_CPU_i/hls_divider_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                     |                4 |             16 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                       |                4 |             16 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_divider_0/inst/CRTLS_s_axi_U/int_b[15]_i_1_n_0                                                                                                  | Zynq_CPU_i/hls_divider_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                     |                3 |             16 |         5.33 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/int_c[15]_i_1_n_0                                                                                                      | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                         |                3 |             16 |         5.33 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/ar_hs                                                                                                                  | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/rdata[31]_i_1_n_0                                                                                             |                6 |             16 |         2.67 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/int_b[15]_i_1_n_0                                                                                                      | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                         |                2 |             16 |         8.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                8 |             17 |         2.12 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |                8 |             20 |         2.50 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | Zynq_CPU_i/hls_multiplier_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                  |                7 |             20 |         2.86 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             22 |         3.14 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_multiplier_0/inst/CRTLS_s_axi_U/ar_hs                                                                                                           | Zynq_CPU_i/hls_multiplier_0/inst/CRTLS_s_axi_U/rdata[31]_i_1_n_0                                                                                      |                5 |             27 |         5.40 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_ALU_0/inst/ap_CS_fsm_state20                                                                                                                    | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                         |                7 |             32 |         4.57 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_multiplier_0/inst/CRTLS_s_axi_U/waddr_reg[5]_0[0]                                                                                               | Zynq_CPU_i/hls_multiplier_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                  |                8 |             32 |         4.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_ALU_0/inst/udiv_16ns_16ns_16_20_seq_1_U1/start0                                                                                                 |                                                                                                                                                       |                7 |             32 |         4.57 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_multiplier_0/inst/CRTLS_s_axi_U/E[0]                                                                                                            | Zynq_CPU_i/hls_multiplier_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                  |                7 |             32 |         4.57 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                    | Zynq_CPU_i/rtl_divider_0/inst/rtl_divider_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                       |               12 |             32 |         2.67 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_multiplier_0/inst/ap_CS_fsm_state4                                                                                                              | Zynq_CPU_i/hls_multiplier_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                  |                6 |             32 |         5.33 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_divider_0/inst/udiv_16ns_16ns_16_20_seq_1_U1/start0                                                                                             |                                                                                                                                                       |                9 |             32 |         3.56 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                              | Zynq_CPU_i/rtl_multiplier_0/inst/rtl_multiplier_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |               14 |             32 |         2.29 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |         3.78 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |                7 |             35 |         5.00 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                9 |             44 |         4.89 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                7 |             44 |         6.29 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                8 |             44 |         5.50 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                8 |             44 |         5.50 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                7 |             47 |         6.71 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                7 |             47 |         6.71 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_CPU_i/hls_ALU_0/inst/ap_CS_fsm_state1                                                                                                                     |                                                                                                                                                       |               14 |             48 |         3.43 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | Zynq_CPU_i/hls_divider_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                     |               12 |             53 |         4.42 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | Zynq_CPU_i/hls_ALU_0/inst/CRTLS_s_axi_U/SR[0]                                                                                                         |               15 |             58 |         3.87 |
|  Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |              121 |            339 |         2.80 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


