

================================================================
== Vitis HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Sun Feb  8 22:48:13 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDVitisHLS2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.159 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       55|  40.000 ns|  1.100 us|    2|   55|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_87  |exp_generic_double_s  |       11|       11|  0.220 us|  0.220 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    452|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|    9|    1928|   4079|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    907|    -|
|Register         |        -|    -|     798|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    9|    2726|   5438|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    4|       2|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U15  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|   445|  1149|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U18         |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |ddiv_64ns_64ns_64_22_no_dsp_1_U17       |ddiv_64ns_64ns_64_22_no_dsp_1       |        0|   0|     0|     0|    0|
    |grp_exp_generic_double_s_fu_87          |exp_generic_double_s                |        5|   6|  1483|  2930|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        5|   9|  1928|  4079|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |and_ln75_fu_198_p2      |       and|   0|  0|   2|           1|           1|
    |grp_fu_122_p2           |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln824_1_fu_186_p2  |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln824_2_fu_192_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln824_fu_174_p2    |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln828_fu_204_p2    |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln832_fu_269_p2    |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln840_1_fu_210_p2  |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln840_fu_180_p2    |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln844_fu_257_p2    |      icmp|   0|  0|  11|          11|          10|
    |select_ln108_fu_295_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln67_fu_317_p3   |    select|   0|  0|  63|           1|          63|
    |x_3_fu_227_p3           |    select|   0|  0|  64|           1|          64|
    |xor_ln10_fu_263_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln112_fu_285_p2     |       xor|   0|  0|  65|          64|          65|
    |xor_ln95_fu_306_p2      |       xor|   0|  0|  65|          64|          65|
    |xor_ln9_fu_275_p2       |       xor|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 452|         315|         379|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  759|        142|    1|        142|
    |ap_phi_mux_resultf_3_phi_fu_74_p10  |    9|          2|   64|        128|
    |ap_return                           |    9|          2|   64|        128|
    |expx_reg_58                         |    9|          2|   64|        128|
    |grp_fu_112_p0                       |   14|          3|   64|        192|
    |grp_fu_98_opcode                    |   14|          3|    2|          6|
    |grp_fu_98_p0                        |   37|          7|   64|        448|
    |grp_fu_98_p1                        |   31|          6|   64|        384|
    |resultf_3_reg_70                    |   25|          5|   64|        320|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  907|        172|  451|       1876|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |abst_in_reg_339                              |   63|   0|   64|          1|
    |and_ln75_reg_355                             |    1|   0|    1|          0|
    |ap_CS_fsm                                    |  141|   0|  141|          0|
    |ap_return_preg                               |   64|   0|   64|          0|
    |div_reg_399                                  |   64|   0|   64|          0|
    |expx_reg_58                                  |   64|   0|   64|          0|
    |grp_exp_generic_double_s_fu_87_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln824_reg_347                           |    1|   0|    1|          0|
    |icmp_ln828_reg_359                           |    1|   0|    1|          0|
    |icmp_ln840_1_reg_368                         |    1|   0|    1|          0|
    |icmp_ln840_reg_351                           |    1|   0|    1|          0|
    |p_Result_1_reg_334                           |   63|   0|   63|          0|
    |p_Result_s_reg_324                           |    1|   0|    1|          0|
    |reg_127                                      |   64|   0|   64|          0|
    |resultf_3_reg_70                             |   64|   0|   64|          0|
    |resultf_reg_414                              |   64|   0|   64|          0|
    |tmp_5_reg_364                                |    1|   0|    1|          0|
    |tmp_7_reg_329                                |   11|   0|   11|          0|
    |tmp_reg_394                                  |   64|   0|   64|          0|
    |x_3_reg_378                                  |   64|   0|   64|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        |  798|   0|  799|          1|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_return           |  out|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|grp_fu_722_p_din0   |  out|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|grp_fu_722_p_din1   |  out|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|grp_fu_722_p_dout0  |   in|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|grp_fu_722_p_ce     |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|t_in                |   in|   64|     ap_none|                  t_in|        scalar|
+--------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 141
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 88 79 2 
2 --> 3 56 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 25 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 57 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 56 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 56 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 56 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.47>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:57]   --->   Operation 142 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %t_in_read" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 143 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 144 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 145 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i64 %data_V"   --->   Operation 146 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i64 %data_V"   --->   Operation 147 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i63 %p_Result_1"   --->   Operation 148 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%abst_in = bitcast i64 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 149 'bitcast' 'abst_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.88ns)   --->   "%icmp_ln824 = icmp_eq  i11 %tmp_7, i11 2047"   --->   Operation 150 'icmp' 'icmp_ln824' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln824, void, void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:65]   --->   Operation 151 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.88ns)   --->   "%icmp_ln840 = icmp_ult  i11 %tmp_7, i11 968"   --->   Operation 152 'icmp' 'icmp_ln840' <Predicate = (!icmp_ln824)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln840, void, void %._crit_edge" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:74]   --->   Operation 153 'br' 'br_ln74' <Predicate = (!icmp_ln824)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.88ns)   --->   "%icmp_ln824_1 = icmp_eq  i11 %tmp_7, i11 968"   --->   Operation 154 'icmp' 'icmp_ln824_1' <Predicate = (!icmp_ln824 & !icmp_ln840)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (2.89ns)   --->   "%icmp_ln824_2 = icmp_eq  i52 %tmp_8, i52 0"   --->   Operation 155 'icmp' 'icmp_ln824_2' <Predicate = (!icmp_ln824 & !icmp_ln840)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.97ns)   --->   "%and_ln75 = and i1 %icmp_ln824_1, i1 %icmp_ln824_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:75]   --->   Operation 156 'and' 'and_ln75' <Predicate = (!icmp_ln824 & !icmp_ln840)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %and_ln75, void, void %._crit_edge" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:75]   --->   Operation 157 'br' 'br_ln75' <Predicate = (!icmp_ln824 & !icmp_ln840)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (5.46ns)   --->   "%tmp_5 = fcmp_olt  i64 %abst_in, i64 22" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:80]   --->   Operation 158 'dcmp' 'tmp_5' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [5/5] (9.47ns)   --->   "%add = dadd i64 %abst_in, i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 159 'dadd' 'add' <Predicate = (!icmp_ln824 & and_ln75) | (!icmp_ln824 & icmp_ln840)> <Delay = 9.47> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (2.89ns)   --->   "%icmp_ln828 = icmp_ne  i52 %tmp_8, i52 0"   --->   Operation 160 'icmp' 'icmp_ln828' <Predicate = (icmp_ln824)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.40>
ST_2 : Operation 161 [1/2] (5.46ns)   --->   "%tmp_5 = fcmp_olt  i64 %abst_in, i64 22" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:80]   --->   Operation 161 'dcmp' 'tmp_5' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (1.94ns)   --->   "%br_ln80 = br i1 %tmp_5, void %._crit_edge3, void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:80]   --->   Operation 162 'br' 'br_ln80' <Predicate = true> <Delay = 1.94>
ST_2 : Operation 163 [1/1] (1.88ns)   --->   "%icmp_ln840_1 = icmp_ult  i11 %tmp_7, i11 1023"   --->   Operation 163 'icmp' 'icmp_ln840_1' <Predicate = (tmp_5)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.47>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 1, i63 %p_Result_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 164 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln840_1)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i64 %or_ln" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 165 'bitcast' 'bitcast_ln84' <Predicate = (icmp_ln840_1)> <Delay = 0.00>
ST_3 : Operation 166 [5/5] (9.47ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 166 'dsub' 'x' <Predicate = (icmp_ln840_1)> <Delay = 9.47> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [5/5] (9.47ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:87]   --->   Operation 167 'dadd' 'x_1' <Predicate = (!icmp_ln840_1)> <Delay = 9.47> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.23>
ST_4 : Operation 168 [4/5] (8.23ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 168 'dsub' 'x' <Predicate = (icmp_ln840_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [4/5] (8.23ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:87]   --->   Operation 169 'dadd' 'x_1' <Predicate = (!icmp_ln840_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.23>
ST_5 : Operation 170 [3/5] (8.23ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 170 'dsub' 'x' <Predicate = (icmp_ln840_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [3/5] (8.23ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:87]   --->   Operation 171 'dadd' 'x_1' <Predicate = (!icmp_ln840_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.23>
ST_6 : Operation 172 [2/5] (8.23ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 172 'dsub' 'x' <Predicate = (icmp_ln840_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [2/5] (8.23ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:87]   --->   Operation 173 'dadd' 'x_1' <Predicate = (!icmp_ln840_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 14.1>
ST_7 : Operation 174 [1/5] (8.23ns)   --->   "%x = dsub i64 %bitcast_ln84, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:84]   --->   Operation 174 'dsub' 'x' <Predicate = (icmp_ln840_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/5] (8.23ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:87]   --->   Operation 175 'dadd' 'x_1' <Predicate = (!icmp_ln840_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (1.48ns)   --->   "%x_3 = select i1 %icmp_ln840_1, i64 %x, i64 %x_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:83]   --->   Operation 176 'select' 'x_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %x_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 177 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 178 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 179 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %p_Result_2, void %.critedge, void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:9]   --->   Operation 180 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (1.88ns)   --->   "%icmp_ln844 = icmp_ult  i11 %tmp_9, i11 997"   --->   Operation 181 'icmp' 'icmp_ln844' <Predicate = (!p_Result_2)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (1.88ns)   --->   "%icmp_ln828_2 = icmp_eq  i11 %tmp_9, i11 0"   --->   Operation 182 'icmp' 'icmp_ln828_2' <Predicate = (!p_Result_2)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.97ns)   --->   "%xor_ln10 = xor i1 %icmp_ln828_2, i1 %icmp_ln844" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:10]   --->   Operation 183 'xor' 'xor_ln10' <Predicate = (!p_Result_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (1.58ns)   --->   "%br_ln10 = br i1 %xor_ln10, void %.critedge45.i, void %_ZN11exp_reduce_5expm1Ed.exit" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:10]   --->   Operation 184 'br' 'br_ln10' <Predicate = (!p_Result_2)> <Delay = 1.58>
ST_7 : Operation 185 [1/1] (1.88ns)   --->   "%icmp_ln832 = icmp_ult  i11 %tmp_9, i11 996"   --->   Operation 185 'icmp' 'icmp_ln832' <Predicate = (p_Result_2)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (1.88ns)   --->   "%icmp_ln828_1 = icmp_eq  i11 %tmp_9, i11 0"   --->   Operation 186 'icmp' 'icmp_ln828_1' <Predicate = (p_Result_2)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.97ns)   --->   "%xor_ln9 = xor i1 %icmp_ln828_1, i1 %icmp_ln832" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:9]   --->   Operation 187 'xor' 'xor_ln9' <Predicate = (p_Result_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (1.58ns)   --->   "%br_ln9 = br i1 %xor_ln9, void %.critedge45.i, void %_ZN11exp_reduce_5expm1Ed.exit" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:9]   --->   Operation 188 'br' 'br_ln9' <Predicate = (p_Result_2)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 13.4>
ST_8 : Operation 189 [12/12] (13.4ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 189 'call' 'tmp' <Predicate = true> <Delay = 13.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 13.6>
ST_9 : Operation 190 [11/12] (13.6ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 190 'call' 'tmp' <Predicate = true> <Delay = 13.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 13.6>
ST_10 : Operation 191 [10/12] (13.6ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 191 'call' 'tmp' <Predicate = true> <Delay = 13.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 13.6>
ST_11 : Operation 192 [9/12] (13.6ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 192 'call' 'tmp' <Predicate = true> <Delay = 13.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 13.6>
ST_12 : Operation 193 [8/12] (13.6ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 193 'call' 'tmp' <Predicate = true> <Delay = 13.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 13.6>
ST_13 : Operation 194 [7/12] (13.6ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 194 'call' 'tmp' <Predicate = true> <Delay = 13.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 13.6>
ST_14 : Operation 195 [6/12] (13.6ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 195 'call' 'tmp' <Predicate = true> <Delay = 13.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 13.6>
ST_15 : Operation 196 [5/12] (13.6ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 196 'call' 'tmp' <Predicate = true> <Delay = 13.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 13.6>
ST_16 : Operation 197 [4/12] (13.6ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 197 'call' 'tmp' <Predicate = true> <Delay = 13.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 13.6>
ST_17 : Operation 198 [3/12] (13.6ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 198 'call' 'tmp' <Predicate = true> <Delay = 13.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 13.6>
ST_18 : Operation 199 [2/12] (13.6ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 199 'call' 'tmp' <Predicate = true> <Delay = 13.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 11.4>
ST_19 : Operation 200 [1/12] (11.4ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 200 'call' 'tmp' <Predicate = true> <Delay = 11.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 9.47>
ST_20 : Operation 201 [5/5] (9.47ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 201 'dadd' 'sub_i' <Predicate = true> <Delay = 9.47> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.23>
ST_21 : Operation 202 [4/5] (8.23ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 202 'dadd' 'sub_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.23>
ST_22 : Operation 203 [3/5] (8.23ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 203 'dadd' 'sub_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.23>
ST_23 : Operation 204 [2/5] (8.23ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 204 'dadd' 'sub_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.23>
ST_24 : Operation 205 [1/5] (8.23ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 205 'dadd' 'sub_i' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 206 [1/1] (1.58ns)   --->   "%br_ln11 = br void %_ZN11exp_reduce_5expm1Ed.exit" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_double.cpp:11]   --->   Operation 206 'br' 'br_ln11' <Predicate = true> <Delay = 1.58>

State 25 <SV = 24> <Delay = 9.47>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%expx = phi i64 %sub_i, void %.critedge45.i, i64 %x_3, void, i64 %x_3, void %.critedge"   --->   Operation 207 'phi' 'expx' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [5/5] (9.47ns)   --->   "%add2 = dadd i64 %expx, i64 2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 208 'dadd' 'add2' <Predicate = true> <Delay = 9.47> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.23>
ST_26 : Operation 209 [4/5] (8.23ns)   --->   "%add2 = dadd i64 %expx, i64 2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 209 'dadd' 'add2' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.23>
ST_27 : Operation 210 [3/5] (8.23ns)   --->   "%add2 = dadd i64 %expx, i64 2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 210 'dadd' 'add2' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.23>
ST_28 : Operation 211 [2/5] (8.23ns)   --->   "%add2 = dadd i64 %expx, i64 2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 211 'dadd' 'add2' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.23>
ST_29 : Operation 212 [1/5] (8.23ns)   --->   "%add2 = dadd i64 %expx, i64 2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 212 'dadd' 'add2' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln840_1, void, void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:92]   --->   Operation 213 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 12.0>
ST_30 : Operation 214 [22/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 214 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.0>
ST_31 : Operation 215 [21/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 215 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 12.0>
ST_32 : Operation 216 [20/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 216 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 12.0>
ST_33 : Operation 217 [19/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 217 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 12.0>
ST_34 : Operation 218 [18/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 218 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 12.0>
ST_35 : Operation 219 [17/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 219 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 12.0>
ST_36 : Operation 220 [16/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 220 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 12.0>
ST_37 : Operation 221 [15/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 221 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 12.0>
ST_38 : Operation 222 [14/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 222 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 12.0>
ST_39 : Operation 223 [13/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 223 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 12.0>
ST_40 : Operation 224 [12/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 224 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 12.0>
ST_41 : Operation 225 [11/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 225 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 12.0>
ST_42 : Operation 226 [10/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 226 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 12.0>
ST_43 : Operation 227 [9/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 227 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 12.0>
ST_44 : Operation 228 [8/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 228 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 12.0>
ST_45 : Operation 229 [7/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 229 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 12.0>
ST_46 : Operation 230 [6/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 230 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 12.0>
ST_47 : Operation 231 [5/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 231 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 12.0>
ST_48 : Operation 232 [4/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 232 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 12.0>
ST_49 : Operation 233 [3/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 233 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 12.0>
ST_50 : Operation 234 [2/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 234 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 12.0>
ST_51 : Operation 235 [1/22] (12.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 235 'ddiv' 'div' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 9.47>
ST_52 : Operation 236 [5/5] (9.47ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 236 'dsub' 'resultf_2' <Predicate = true> <Delay = 9.47> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.23>
ST_53 : Operation 237 [4/5] (8.23ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 237 'dsub' 'resultf_2' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.23>
ST_54 : Operation 238 [3/5] (8.23ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 238 'dsub' 'resultf_2' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.23>
ST_55 : Operation 239 [2/5] (8.23ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 239 'dsub' 'resultf_2' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 11.6>
ST_56 : Operation 240 [1/5] (8.23ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:100]   --->   Operation 240 'dsub' 'resultf_2' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 241 [1/1] (1.94ns)   --->   "%br_ln0 = br void %._crit_edge3"   --->   Operation 241 'br' 'br_ln0' <Predicate = (!icmp_ln824 & !icmp_ln840 & !and_ln75 & tmp_5 & !icmp_ln840_1)> <Delay = 1.94>
ST_56 : Operation 242 [1/1] (0.00ns)   --->   "%resultf_3 = phi i64 %resultf, void %._crit_edge, i64 %resultf_1, void, i64 %resultf_2, void, i64 %select_ln67, void, i64 1, void"   --->   Operation 242 'phi' 'resultf_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%bitcast_ln112 = bitcast i64 %resultf_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:112]   --->   Operation 243 'bitcast' 'bitcast_ln112' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_56 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%xor_ln112 = xor i64 %bitcast_ln112, i64 9223372036854775808" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:112]   --->   Operation 244 'xor' 'xor_ln112' <Predicate = (p_Result_s)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%bitcast_ln112_1 = bitcast i64 %xor_ln112" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:112]   --->   Operation 245 'bitcast' 'bitcast_ln112_1' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_56 : Operation 246 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln108 = select i1 %p_Result_s, i64 %bitcast_ln112_1, i64 %resultf_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:108]   --->   Operation 246 'select' 'select_ln108' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 247 [1/1] (0.00ns)   --->   "%ret_ln114 = ret i64 %select_ln108" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:114]   --->   Operation 247 'ret' 'ret_ln114' <Predicate = true> <Delay = 0.00>

State 57 <SV = 29> <Delay = 13.0>
ST_57 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln95 = bitcast i64 %expx" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 248 'bitcast' 'bitcast_ln95' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 249 [1/1] (0.99ns)   --->   "%xor_ln95 = xor i64 %bitcast_ln95, i64 9223372036854775808" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 249 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln95_1 = bitcast i64 %xor_ln95" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 250 'bitcast' 'bitcast_ln95_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 251 [22/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 251 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 30> <Delay = 12.0>
ST_58 : Operation 252 [21/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 252 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 31> <Delay = 12.0>
ST_59 : Operation 253 [20/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 253 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 32> <Delay = 12.0>
ST_60 : Operation 254 [19/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 254 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 33> <Delay = 12.0>
ST_61 : Operation 255 [18/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 255 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 34> <Delay = 12.0>
ST_62 : Operation 256 [17/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 256 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 35> <Delay = 12.0>
ST_63 : Operation 257 [16/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 257 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 36> <Delay = 12.0>
ST_64 : Operation 258 [15/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 258 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 37> <Delay = 12.0>
ST_65 : Operation 259 [14/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 259 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 38> <Delay = 12.0>
ST_66 : Operation 260 [13/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 260 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 39> <Delay = 12.0>
ST_67 : Operation 261 [12/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 261 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 40> <Delay = 12.0>
ST_68 : Operation 262 [11/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 262 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 41> <Delay = 12.0>
ST_69 : Operation 263 [10/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 263 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 42> <Delay = 12.0>
ST_70 : Operation 264 [9/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 264 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 43> <Delay = 12.0>
ST_71 : Operation 265 [8/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 265 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 44> <Delay = 12.0>
ST_72 : Operation 266 [7/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 266 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 45> <Delay = 12.0>
ST_73 : Operation 267 [6/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 267 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 46> <Delay = 12.0>
ST_74 : Operation 268 [5/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 268 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 47> <Delay = 12.0>
ST_75 : Operation 269 [4/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 269 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 48> <Delay = 12.0>
ST_76 : Operation 270 [3/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 270 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 49> <Delay = 12.0>
ST_77 : Operation 271 [2/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 271 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 50> <Delay = 12.0>
ST_78 : Operation 272 [1/22] (12.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln95_1, i64 %add2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 272 'ddiv' 'resultf_1' <Predicate = true> <Delay = 12.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 12.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 273 [1/1] (1.94ns)   --->   "%br_ln96 = br void %._crit_edge3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:96]   --->   Operation 273 'br' 'br_ln96' <Predicate = true> <Delay = 1.94>

State 79 <SV = 1> <Delay = 8.23>
ST_79 : Operation 274 [4/5] (8.23ns)   --->   "%add = dadd i64 %abst_in, i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 274 'dadd' 'add' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 2> <Delay = 8.23>
ST_80 : Operation 275 [3/5] (8.23ns)   --->   "%add = dadd i64 %abst_in, i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 275 'dadd' 'add' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 3> <Delay = 8.23>
ST_81 : Operation 276 [2/5] (8.23ns)   --->   "%add = dadd i64 %abst_in, i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 276 'dadd' 'add' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 4> <Delay = 8.23>
ST_82 : Operation 277 [1/5] (8.23ns)   --->   "%add = dadd i64 %abst_in, i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 277 'dadd' 'add' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 5> <Delay = 13.9>
ST_83 : Operation 278 [4/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 278 'dmul' 'resultf' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 6> <Delay = 13.9>
ST_84 : Operation 279 [3/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 279 'dmul' 'resultf' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 7> <Delay = 13.9>
ST_85 : Operation 280 [2/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 280 'dmul' 'resultf' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 8> <Delay = 13.9>
ST_86 : Operation 281 [1/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 281 'dmul' 'resultf' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 9> <Delay = 1.94>
ST_87 : Operation 282 [1/1] (1.94ns)   --->   "%br_ln79 = br void %._crit_edge3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:79]   --->   Operation 282 'br' 'br_ln79' <Predicate = true> <Delay = 1.94>

State 88 <SV = 1> <Delay = 0.00>

State 89 <SV = 2> <Delay = 0.00>

State 90 <SV = 3> <Delay = 0.00>

State 91 <SV = 4> <Delay = 0.00>

State 92 <SV = 5> <Delay = 0.00>

State 93 <SV = 6> <Delay = 0.00>

State 94 <SV = 7> <Delay = 0.00>

State 95 <SV = 8> <Delay = 0.00>

State 96 <SV = 9> <Delay = 0.00>

State 97 <SV = 10> <Delay = 0.00>

State 98 <SV = 11> <Delay = 0.00>

State 99 <SV = 12> <Delay = 0.00>

State 100 <SV = 13> <Delay = 0.00>

State 101 <SV = 14> <Delay = 0.00>

State 102 <SV = 15> <Delay = 0.00>

State 103 <SV = 16> <Delay = 0.00>

State 104 <SV = 17> <Delay = 0.00>

State 105 <SV = 18> <Delay = 0.00>

State 106 <SV = 19> <Delay = 0.00>

State 107 <SV = 20> <Delay = 0.00>

State 108 <SV = 21> <Delay = 0.00>

State 109 <SV = 22> <Delay = 0.00>

State 110 <SV = 23> <Delay = 0.00>

State 111 <SV = 24> <Delay = 0.00>

State 112 <SV = 25> <Delay = 0.00>

State 113 <SV = 26> <Delay = 0.00>

State 114 <SV = 27> <Delay = 0.00>

State 115 <SV = 28> <Delay = 0.00>

State 116 <SV = 29> <Delay = 0.00>

State 117 <SV = 30> <Delay = 0.00>

State 118 <SV = 31> <Delay = 0.00>

State 119 <SV = 32> <Delay = 0.00>

State 120 <SV = 33> <Delay = 0.00>

State 121 <SV = 34> <Delay = 0.00>

State 122 <SV = 35> <Delay = 0.00>

State 123 <SV = 36> <Delay = 0.00>

State 124 <SV = 37> <Delay = 0.00>

State 125 <SV = 38> <Delay = 0.00>

State 126 <SV = 39> <Delay = 0.00>

State 127 <SV = 40> <Delay = 0.00>

State 128 <SV = 41> <Delay = 0.00>

State 129 <SV = 42> <Delay = 0.00>

State 130 <SV = 43> <Delay = 0.00>

State 131 <SV = 44> <Delay = 0.00>

State 132 <SV = 45> <Delay = 0.00>

State 133 <SV = 46> <Delay = 0.00>

State 134 <SV = 47> <Delay = 0.00>

State 135 <SV = 48> <Delay = 0.00>

State 136 <SV = 49> <Delay = 0.00>

State 137 <SV = 50> <Delay = 0.00>

State 138 <SV = 51> <Delay = 0.00>

State 139 <SV = 52> <Delay = 0.00>

State 140 <SV = 53> <Delay = 0.00>

State 141 <SV = 54> <Delay = 1.94>
ST_141 : Operation 283 [1/1] (1.48ns)   --->   "%select_ln67 = select i1 %icmp_ln828, i64 nan, i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:67]   --->   Operation 283 'select' 'select_ln67' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_141 : Operation 284 [1/1] (1.94ns)   --->   "%br_ln67 = br void %._crit_edge3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_tanh.h:67]   --->   Operation 284 'br' 'br_ln67' <Predicate = true> <Delay = 1.94>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read       (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V          (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s      (bitselect     ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_7           (partselect    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8           (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_1      (trunc         ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln368      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
abst_in         (bitcast       ) [ 0011111100000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000]
icmp_ln824      (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln65         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln840      (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln74         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln824_1    (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln824_2    (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln75        (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln75         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828      (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111]
tmp_5           (dcmp          ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000]
br_ln80         (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111000000001000000000000000000000000000000000000000000000000000001]
icmp_ln840_1    (icmp          ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000]
or_ln           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln84    (bitcast       ) [ 0000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x               (dsub          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_1             (dadd          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_3             (select        ) [ 0000000111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_1        (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_2      (bitselect     ) [ 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9           (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln9          (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln844      (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828_2    (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln10        (xor           ) [ 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln10         (br            ) [ 0000000111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln832      (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828_1    (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln9         (xor           ) [ 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln9          (br            ) [ 0000000111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp             (call          ) [ 0000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_i           (dadd          ) [ 0000000100000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln11         (br            ) [ 0000000100000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
expx            (phi           ) [ 0000000000000000000000000111110000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add2            (dadd          ) [ 0000000000000000000000000000001111111111111111111111000001111111111111111111111000000000000000000000000000000000000000000000000000000000000000]
br_ln92         (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div             (ddiv          ) [ 0000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
resultf_2       (dsub          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0          (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
resultf_3       (phi           ) [ 0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln112   (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln112       (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln112_1 (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln108    (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln114       (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln95    (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln95        (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln95_1  (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000111111111111111111111000000000000000000000000000000000000000000000000000000000000000]
resultf_1       (ddiv          ) [ 0010000000000000000000000000000000000000000000000000000010000000000000000000001000000001000000000000000000000000000000000000000000000000000001]
br_ln96         (br            ) [ 0010000000000000000000000000000000000000000000000000000010000000000000000000001000000001000000000000000000000000000000000000000000000000000001]
add             (dadd          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000]
resultf         (dmul          ) [ 0010000000000000000000000000000000000000000000000000000010000000000000000000001000000001000000000000000000000000000000000000000000000000000001]
br_ln79         (br            ) [ 0010000000000000000000000000000000000000000000000000000010000000000000000000001000000001000000000000000000000000000000000000000000000000000001]
select_ln67     (select        ) [ 0010000000000000000000000000000000000000000000000000000010000000000000000000001000000001000000000000000000000000000000000000000000000000000001]
br_ln67         (br            ) [ 0010000000000000000000000000000000000000000000000000000010000000000000000000001000000001000000000000000000000000000000000000000000000000000001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="t_in_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="expx_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="1"/>
<pin id="60" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="expx (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="expx_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="1"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="64" slack="18"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="4" bw="64" slack="18"/>
<pin id="67" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="expx/25 "/>
</bind>
</comp>

<comp id="70" class="1005" name="resultf_3_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="54"/>
<pin id="72" dir="1" index="1" bw="64" slack="54"/>
</pin_list>
<bind>
<opset="resultf_3 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="resultf_3_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="47"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="64" slack="5"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="64" slack="0"/>
<pin id="80" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="64" slack="1"/>
<pin id="82" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="8" bw="64" slack="54"/>
<pin id="84" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="resultf_3/56 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_exp_generic_double_s_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="1"/>
<pin id="90" dir="0" index="2" bw="58" slack="0"/>
<pin id="91" dir="0" index="3" bw="26" slack="0"/>
<pin id="92" dir="0" index="4" bw="42" slack="0"/>
<pin id="93" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="add/1 x/3 x_1/3 sub_i/20 add2/25 resultf_2/52 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="5"/>
<pin id="110" dir="0" index="1" bw="64" slack="1"/>
<pin id="111" dir="1" index="2" bw="64" slack="47"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="resultf/83 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="1"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/30 resultf_1/57 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="54"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828_2/7 icmp_ln828_1/7 "/>
</bind>
</comp>

<comp id="127" class="1005" name="reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="1"/>
<pin id="129" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i add2 add "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_Result_s_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="55"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_7_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="0" index="3" bw="7" slack="0"/>
<pin id="151" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_8_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Result_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln368_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="63" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="abst_in_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="63" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="abst_in/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln824_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="11" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="55"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln840_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="55"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln840/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln824_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln824_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="52" slack="0"/>
<pin id="194" dir="0" index="1" bw="52" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="and_ln75_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="55"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln828_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="52" slack="0"/>
<pin id="206" dir="0" index="1" bw="52" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="54"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln840_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="1"/>
<pin id="212" dir="0" index="1" bw="11" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln840_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="or_ln_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="63" slack="2"/>
<pin id="219" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bitcast_ln84_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="x_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="5"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="0" index="2" bw="64" slack="0"/>
<pin id="231" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_3/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="data_V_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_Result_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_9_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="0" index="3" bw="7" slack="0"/>
<pin id="251" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln844_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="11" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xor_ln10_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln832_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="11" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln832/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln9_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln9/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="bitcast_ln112_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112/56 "/>
</bind>
</comp>

<comp id="285" class="1004" name="xor_ln112_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/56 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bitcast_ln112_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_1/56 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln108_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="55"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="0" index="2" bw="64" slack="0"/>
<pin id="299" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/56 "/>
</bind>
</comp>

<comp id="302" class="1004" name="bitcast_ln95_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="5"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95/57 "/>
</bind>
</comp>

<comp id="306" class="1004" name="xor_ln95_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/57 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bitcast_ln95_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95_1/57 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln67_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="54"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="64" slack="0"/>
<pin id="321" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/141 "/>
</bind>
</comp>

<comp id="324" class="1005" name="p_Result_s_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="55"/>
<pin id="326" dir="1" index="1" bw="1" slack="55"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_7_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="1"/>
<pin id="331" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="334" class="1005" name="p_Result_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="63" slack="2"/>
<pin id="336" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="abst_in_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="abst_in "/>
</bind>
</comp>

<comp id="347" class="1005" name="icmp_ln824_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="55"/>
<pin id="349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln824 "/>
</bind>
</comp>

<comp id="351" class="1005" name="icmp_ln840_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="55"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln840 "/>
</bind>
</comp>

<comp id="355" class="1005" name="and_ln75_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="55"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln75 "/>
</bind>
</comp>

<comp id="359" class="1005" name="icmp_ln828_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="54"/>
<pin id="361" dir="1" index="1" bw="1" slack="54"/>
</pin_list>
<bind>
<opset="icmp_ln828 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_5_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="54"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="368" class="1005" name="icmp_ln840_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln840_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="bitcast_ln84_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84 "/>
</bind>
</comp>

<comp id="378" class="1005" name="x_3_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="1"/>
<pin id="380" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="399" class="1005" name="div_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="404" class="1005" name="bitcast_ln95_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln95_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="resultf_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="5"/>
<pin id="411" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="resultf_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="resultf_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="47"/>
<pin id="416" dir="1" index="1" bw="64" slack="47"/>
</pin_list>
<bind>
<opset="resultf "/>
</bind>
</comp>

<comp id="419" class="1005" name="select_ln67_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="69"><net_src comp="61" pin="6"/><net_sink comp="58" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="86"><net_src comp="70" pin="1"/><net_sink comp="74" pin=8"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="87" pin=4"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="61" pin="6"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="46" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="98" pin="2"/><net_sink comp="74" pin=4"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="98" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="137"><net_src comp="52" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="134" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="159"><net_src comp="134" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="134" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="178"><net_src comp="146" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="146" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="146" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="156" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="186" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="156" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="232"><net_src comp="98" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="98" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="234" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="256"><net_src comp="246" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="261"><net_src comp="246" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="122" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="246" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="122" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="74" pin="10"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="74" pin="10"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="58" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="138" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="332"><net_src comp="146" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="337"><net_src comp="160" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="342"><net_src comp="168" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="350"><net_src comp="174" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="180" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="198" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="204" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="367"><net_src comp="117" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="210" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="376"><net_src comp="222" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="381"><net_src comp="227" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="61" pin=4"/></net>

<net id="397"><net_src comp="87" pin="5"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="402"><net_src comp="112" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="407"><net_src comp="312" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="412"><net_src comp="112" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="417"><net_src comp="108" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="422"><net_src comp="317" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="74" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: generic_tanh<double> : t_in | {1 }
	Port: generic_tanh<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {17 18 }
	Port: generic_tanh<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {13 14 }
	Port: generic_tanh<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {15 16 }
  - Chain level:
	State 1
		p_Result_s : 1
		tmp_7 : 1
		tmp_8 : 1
		p_Result_1 : 1
		zext_ln368 : 2
		abst_in : 3
		icmp_ln824 : 2
		br_ln65 : 3
		icmp_ln840 : 2
		br_ln74 : 3
		icmp_ln824_1 : 2
		icmp_ln824_2 : 2
		and_ln75 : 3
		br_ln75 : 3
		tmp_5 : 4
		add : 4
		icmp_ln828 : 2
	State 2
		br_ln80 : 1
	State 3
		bitcast_ln84 : 1
		x : 2
	State 4
	State 5
	State 6
	State 7
		x_3 : 1
		data_V_1 : 2
		p_Result_2 : 3
		tmp_9 : 3
		br_ln9 : 4
		icmp_ln844 : 4
		icmp_ln828_2 : 4
		xor_ln10 : 5
		br_ln10 : 5
		icmp_ln832 : 4
		icmp_ln828_1 : 4
		xor_ln9 : 5
		br_ln9 : 5
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		add2 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		resultf_3 : 1
		bitcast_ln112 : 2
		xor_ln112 : 3
		bitcast_ln112_1 : 3
		select_ln108 : 4
		ret_ln114 : 5
	State 57
		xor_ln95 : 1
		bitcast_ln95_1 : 1
		resultf_1 : 2
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_exp_generic_double_s_fu_87 |    6    |  8.0593 |   925   |   2587  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |            grp_fu_98           |    3    |    0    |   445   |   1149  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_108           |    11   |    0    |   275   |   558   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           x_3_fu_227           |    0    |    0    |    0    |    64   |
|  select  |       select_ln108_fu_295      |    0    |    0    |    0    |    64   |
|          |       select_ln67_fu_317       |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         xor_ln10_fu_263        |    0    |    0    |    0    |    2    |
|    xor   |         xor_ln9_fu_275         |    0    |    0    |    0    |    2    |
|          |        xor_ln112_fu_285        |    0    |    0    |    0    |    64   |
|          |         xor_ln95_fu_306        |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_122           |    0    |    0    |    0    |    11   |
|          |        icmp_ln824_fu_174       |    0    |    0    |    0    |    11   |
|          |        icmp_ln840_fu_180       |    0    |    0    |    0    |    11   |
|          |       icmp_ln824_1_fu_186      |    0    |    0    |    0    |    11   |
|   icmp   |       icmp_ln824_2_fu_192      |    0    |    0    |    0    |    24   |
|          |        icmp_ln828_fu_204       |    0    |    0    |    0    |    24   |
|          |       icmp_ln840_1_fu_210      |    0    |    0    |    0    |    11   |
|          |        icmp_ln844_fu_257       |    0    |    0    |    0    |    11   |
|          |        icmp_ln832_fu_269       |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |         and_ln75_fu_198        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |      t_in_read_read_fu_52      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_112           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   dcmp   |           grp_fu_117           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
| bitselect|        p_Result_s_fu_138       |    0    |    0    |    0    |    0    |
|          |        p_Result_2_fu_238       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|          tmp_7_fu_146          |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_246          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |          tmp_8_fu_156          |    0    |    0    |    0    |    0    |
|          |        p_Result_1_fu_160       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln368_fu_164       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|          or_ln_fu_215          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    20   |  8.0593 |   1645  |   4745  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    abst_in_reg_339   |   64   |
|   and_ln75_reg_355   |    1   |
| bitcast_ln84_reg_373 |   64   |
|bitcast_ln95_1_reg_404|   64   |
|      div_reg_399     |   64   |
|      expx_reg_58     |   64   |
|  icmp_ln824_reg_347  |    1   |
|  icmp_ln828_reg_359  |    1   |
| icmp_ln840_1_reg_368 |    1   |
|  icmp_ln840_reg_351  |    1   |
|  p_Result_1_reg_334  |   63   |
|  p_Result_s_reg_324  |    1   |
|        reg_127       |   64   |
|   resultf_1_reg_409  |   64   |
|   resultf_3_reg_70   |   64   |
|    resultf_reg_414   |   64   |
|  select_ln67_reg_419 |   64   |
|     tmp_5_reg_364    |    1   |
|     tmp_7_reg_329    |   11   |
|      tmp_reg_394     |   64   |
|      x_3_reg_378     |   64   |
+----------------------+--------+
|         Total        |   849  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_98 |  p0  |   7  |  64  |   448  ||    37   |
|  grp_fu_98 |  p1  |   5  |  64  |   320  ||    14   |
| grp_fu_112 |  p0  |   3  |  64  |   192  ||    14   |
| grp_fu_117 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1088  ||  7.4257 ||    74   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    8   |  1645  |  4745  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   74   |
|  Register |    -   |    -   |   849  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   15   |  2494  |  4819  |
+-----------+--------+--------+--------+--------+
