ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_I2C_MemRxCpltCallback,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_I2C_MemRxCpltCallback
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_I2C_MemRxCpltCallback:
  27              	.LVL0:
  28              	.LFB133:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "dma.h"
  22:Core/Src/main.c **** #include "i2c.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "BluetoothClassicComm.h"
  29:Core/Src/main.c **** #include "mpu6050.h"
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 2


  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** uint32_t RecMpuDataCounter = 0;
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** uint8_t gyroCalibValues[6] = {0, 193, 0, 21, 255, 241};
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** MpuData_t MpuData;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** BLU_ImuBaseDataReport_t BluImuBaseDataReport;
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** // As the sensor is set in init, the sensor takes a sample every 5ms (200hz),
  70:Core/Src/main.c **** // creates an interrupt, then puts the dma data in the buffer, 
  71:Core/Src/main.c **** // then the data is scaled and the orientations are calculated.
  72:Core/Src/main.c **** // This process is repeated automatically every 5ms. So dt is 0.005 seconds
  73:Core/Src/main.c **** void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
  74:Core/Src/main.c **** {
  30              		.loc 1 74 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 74 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  75:Core/Src/main.c ****   MPU6050_ReadDmaDataEndCallBack(&MpuData);
  40              		.loc 1 75 3 is_stmt 1 view .LVU2
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 3


  41 0002 0448     		ldr	r0, .L3
  42              	.LVL1:
  43              		.loc 1 75 3 is_stmt 0 view .LVU3
  44 0004 FFF7FEFF 		bl	MPU6050_ReadDmaDataEndCallBack
  45              	.LVL2:
  76:Core/Src/main.c ****   RecMpuDataCounter++;
  46              		.loc 1 76 3 is_stmt 1 view .LVU4
  47              		.loc 1 76 20 is_stmt 0 view .LVU5
  48 0008 034A     		ldr	r2, .L3+4
  49 000a 1368     		ldr	r3, [r2]
  50 000c 0133     		adds	r3, r3, #1
  51 000e 1360     		str	r3, [r2]
  77:Core/Src/main.c **** }
  52              		.loc 1 77 1 view .LVU6
  53 0010 08BD     		pop	{r3, pc}
  54              	.L4:
  55 0012 00BF     		.align	2
  56              	.L3:
  57 0014 00000000 		.word	.LANCHOR0
  58 0018 00000000 		.word	.LANCHOR1
  59              		.cfi_endproc
  60              	.LFE133:
  62              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
  63              		.align	1
  64              		.global	HAL_GPIO_EXTI_Callback
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  69              	HAL_GPIO_EXTI_Callback:
  70              	.LVL3:
  71              	.LFB134:
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
  80:Core/Src/main.c **** {
  72              		.loc 1 80 1 is_stmt 1 view -0
  73              		.cfi_startproc
  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 0, uses_anonymous_args = 0
  76              		.loc 1 80 1 is_stmt 0 view .LVU8
  77 0000 08B5     		push	{r3, lr}
  78              	.LCFI1:
  79              		.cfi_def_cfa_offset 8
  80              		.cfi_offset 3, -8
  81              		.cfi_offset 14, -4
  81:Core/Src/main.c ****   MPU6050_Read_DMA();
  82              		.loc 1 81 3 is_stmt 1 view .LVU9
  83 0002 FFF7FEFF 		bl	MPU6050_Read_DMA
  84              	.LVL4:
  82:Core/Src/main.c **** }
  85              		.loc 1 82 1 is_stmt 0 view .LVU10
  86 0006 08BD     		pop	{r3, pc}
  87              		.cfi_endproc
  88              	.LFE134:
  90              		.section	.text.ReportBaseImuData,"ax",%progbits
  91              		.align	1
  92              		.global	ReportBaseImuData
  93              		.syntax unified
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 4


  94              		.thumb
  95              		.thumb_func
  97              	ReportBaseImuData:
  98              	.LFB135:
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** void ReportBaseImuData(void)
  85:Core/Src/main.c **** {
  99              		.loc 1 85 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103 0000 08B5     		push	{r3, lr}
 104              	.LCFI2:
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 3, -8
 107              		.cfi_offset 14, -4
  86:Core/Src/main.c ****   BluImuBaseDataReport.gyroX               = MpuData.gyroX;
 108              		.loc 1 86 3 view .LVU12
 109              		.loc 1 86 53 is_stmt 0 view .LVU13
 110 0002 264B     		ldr	r3, .L9
 111              		.loc 1 86 44 view .LVU14
 112 0004 2648     		ldr	r0, .L9+4
 113 0006 1A68     		ldr	r2, [r3]	@ float
 114 0008 C0F80520 		str	r2, [r0, #5]	@ unaligned
  87:Core/Src/main.c ****   BluImuBaseDataReport.gyroY               = MpuData.gyroY;
 115              		.loc 1 87 3 is_stmt 1 view .LVU15
 116              		.loc 1 87 44 is_stmt 0 view .LVU16
 117 000c 5A68     		ldr	r2, [r3, #4]	@ float
 118 000e C0F80920 		str	r2, [r0, #9]	@ unaligned
  88:Core/Src/main.c ****   BluImuBaseDataReport.gyroZ               = MpuData.gyroZ;
 119              		.loc 1 88 3 is_stmt 1 view .LVU17
 120              		.loc 1 88 44 is_stmt 0 view .LVU18
 121 0012 9A68     		ldr	r2, [r3, #8]	@ float
 122 0014 C0F80D20 		str	r2, [r0, #13]	@ unaligned
  89:Core/Src/main.c ****   BluImuBaseDataReport.accX                = MpuData.accX;
 123              		.loc 1 89 3 is_stmt 1 view .LVU19
 124              		.loc 1 89 44 is_stmt 0 view .LVU20
 125 0018 DA68     		ldr	r2, [r3, #12]	@ float
 126 001a C0F81120 		str	r2, [r0, #17]	@ unaligned
  90:Core/Src/main.c ****   BluImuBaseDataReport.accY                = MpuData.accY;
 127              		.loc 1 90 3 is_stmt 1 view .LVU21
 128              		.loc 1 90 44 is_stmt 0 view .LVU22
 129 001e 1A69     		ldr	r2, [r3, #16]	@ float
 130 0020 C0F81520 		str	r2, [r0, #21]	@ unaligned
  91:Core/Src/main.c ****   BluImuBaseDataReport.accZ                = MpuData.accZ;
 131              		.loc 1 91 3 is_stmt 1 view .LVU23
 132              		.loc 1 91 44 is_stmt 0 view .LVU24
 133 0024 5A69     		ldr	r2, [r3, #20]	@ float
 134 0026 C0F81920 		str	r2, [r0, #25]	@ unaligned
  92:Core/Src/main.c ****   BluImuBaseDataReport.normalizedAccX      = MpuData.normalizedAccX;
 135              		.loc 1 92 3 is_stmt 1 view .LVU25
 136              		.loc 1 92 44 is_stmt 0 view .LVU26
 137 002a 9A69     		ldr	r2, [r3, #24]	@ float
 138 002c C0F81D20 		str	r2, [r0, #29]	@ unaligned
  93:Core/Src/main.c ****   BluImuBaseDataReport.normalizedAccY      = MpuData.normalizedAccY;
 139              		.loc 1 93 3 is_stmt 1 view .LVU27
 140              		.loc 1 93 44 is_stmt 0 view .LVU28
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 5


 141 0030 DA69     		ldr	r2, [r3, #28]	@ float
 142 0032 C0F82120 		str	r2, [r0, #33]	@ unaligned
  94:Core/Src/main.c ****   BluImuBaseDataReport.normalizedAccZ      = MpuData.normalizedAccZ;
 143              		.loc 1 94 3 is_stmt 1 view .LVU29
 144              		.loc 1 94 44 is_stmt 0 view .LVU30
 145 0036 1A6A     		ldr	r2, [r3, #32]	@ float
 146 0038 C0F82520 		str	r2, [r0, #37]	@ unaligned
  95:Core/Src/main.c ****   BluImuBaseDataReport.fildAccX            = MpuData.fildAccX;
 147              		.loc 1 95 3 is_stmt 1 view .LVU31
 148              		.loc 1 95 44 is_stmt 0 view .LVU32
 149 003c 5A6A     		ldr	r2, [r3, #36]	@ float
 150 003e C0F82920 		str	r2, [r0, #41]	@ unaligned
  96:Core/Src/main.c ****   BluImuBaseDataReport.fildAccY            = MpuData.fildAccY;
 151              		.loc 1 96 3 is_stmt 1 view .LVU33
 152              		.loc 1 96 44 is_stmt 0 view .LVU34
 153 0042 9A6A     		ldr	r2, [r3, #40]	@ float
 154 0044 C0F82D20 		str	r2, [r0, #45]	@ unaligned
  97:Core/Src/main.c ****   BluImuBaseDataReport.fildAccZ            = MpuData.fildAccZ;
 155              		.loc 1 97 3 is_stmt 1 view .LVU35
 156              		.loc 1 97 44 is_stmt 0 view .LVU36
 157 0048 DA6A     		ldr	r2, [r3, #44]	@ float
 158 004a C0F83120 		str	r2, [r0, #49]	@ unaligned
  98:Core/Src/main.c ****   BluImuBaseDataReport.jerkX               = MpuData.jerkX;
 159              		.loc 1 98 3 is_stmt 1 view .LVU37
 160              		.loc 1 98 44 is_stmt 0 view .LVU38
 161 004e 1A6B     		ldr	r2, [r3, #48]	@ float
 162 0050 C0F83520 		str	r2, [r0, #53]	@ unaligned
  99:Core/Src/main.c ****   BluImuBaseDataReport.jerkY               = MpuData.jerkY;
 163              		.loc 1 99 3 is_stmt 1 view .LVU39
 164              		.loc 1 99 44 is_stmt 0 view .LVU40
 165 0054 5A6B     		ldr	r2, [r3, #52]	@ float
 166 0056 C0F83920 		str	r2, [r0, #57]	@ unaligned
 100:Core/Src/main.c ****   BluImuBaseDataReport.jerkZ               = MpuData.jerkZ;
 167              		.loc 1 100 3 is_stmt 1 view .LVU41
 168              		.loc 1 100 44 is_stmt 0 view .LVU42
 169 005a 9A6B     		ldr	r2, [r3, #56]	@ float
 170 005c C0F83D20 		str	r2, [r0, #61]	@ unaligned
 101:Core/Src/main.c ****   BluImuBaseDataReport.roll                = MpuData.roll; 
 171              		.loc 1 101 3 is_stmt 1 view .LVU43
 172              		.loc 1 101 44 is_stmt 0 view .LVU44
 173 0060 1A6C     		ldr	r2, [r3, #64]	@ float
 174 0062 C0F84120 		str	r2, [r0, #65]	@ unaligned
 102:Core/Src/main.c ****   BluImuBaseDataReport.pitch               = MpuData.pitch; 
 175              		.loc 1 102 3 is_stmt 1 view .LVU45
 176              		.loc 1 102 44 is_stmt 0 view .LVU46
 177 0066 5A6C     		ldr	r2, [r3, #68]	@ float
 178 0068 C0F84520 		str	r2, [r0, #69]	@ unaligned
 103:Core/Src/main.c ****   BluImuBaseDataReport.yaw                 = MpuData.yaw;
 179              		.loc 1 103 3 is_stmt 1 view .LVU47
 180              		.loc 1 103 44 is_stmt 0 view .LVU48
 181 006c 9A6C     		ldr	r2, [r3, #72]	@ float
 182 006e C0F84920 		str	r2, [r0, #73]	@ unaligned
 104:Core/Src/main.c ****   BluImuBaseDataReport.velX                = MpuData.velX;
 183              		.loc 1 104 3 is_stmt 1 view .LVU49
 184              		.loc 1 104 44 is_stmt 0 view .LVU50
 185 0072 DA6C     		ldr	r2, [r3, #76]	@ float
 186 0074 C0F84D20 		str	r2, [r0, #77]	@ unaligned
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 6


 105:Core/Src/main.c ****   BluImuBaseDataReport.velY                = MpuData.velY;
 187              		.loc 1 105 3 is_stmt 1 view .LVU51
 188              		.loc 1 105 44 is_stmt 0 view .LVU52
 189 0078 1A6D     		ldr	r2, [r3, #80]	@ float
 190 007a C0F85120 		str	r2, [r0, #81]	@ unaligned
 106:Core/Src/main.c ****   BluImuBaseDataReport.velZ                = MpuData.velZ;
 191              		.loc 1 106 3 is_stmt 1 view .LVU53
 192              		.loc 1 106 44 is_stmt 0 view .LVU54
 193 007e 5A6D     		ldr	r2, [r3, #84]	@ float
 194 0080 C0F85520 		str	r2, [r0, #85]	@ unaligned
 107:Core/Src/main.c ****   BluImuBaseDataReport.posX                = MpuData.posX;
 195              		.loc 1 107 3 is_stmt 1 view .LVU55
 196              		.loc 1 107 44 is_stmt 0 view .LVU56
 197 0084 9A6D     		ldr	r2, [r3, #88]	@ float
 198 0086 C0F85920 		str	r2, [r0, #89]	@ unaligned
 108:Core/Src/main.c ****   BluImuBaseDataReport.posY                = MpuData.posZ; /*!!!Intended!!!*/
 199              		.loc 1 108 3 is_stmt 1 view .LVU57
 200              		.loc 1 108 44 is_stmt 0 view .LVU58
 201 008a 1A6E     		ldr	r2, [r3, #96]	@ float
 202 008c C0F85D20 		str	r2, [r0, #93]	@ unaligned
 109:Core/Src/main.c ****   BluImuBaseDataReport.posZ                = MpuData.posY; 
 203              		.loc 1 109 3 is_stmt 1 view .LVU59
 204              		.loc 1 109 44 is_stmt 0 view .LVU60
 205 0090 DB6D     		ldr	r3, [r3, #92]	@ float
 206 0092 C0F86130 		str	r3, [r0, #97]	@ unaligned
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   BLU_ReportImuData(&BluImuBaseDataReport);
 207              		.loc 1 111 3 is_stmt 1 view .LVU61
 208 0096 FFF7FEFF 		bl	BLU_ReportImuData
 209              	.LVL5:
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** }
 210              		.loc 1 113 1 is_stmt 0 view .LVU62
 211 009a 08BD     		pop	{r3, pc}
 212              	.L10:
 213              		.align	2
 214              	.L9:
 215 009c 00000000 		.word	.LANCHOR0
 216 00a0 00000000 		.word	.LANCHOR2
 217              		.cfi_endproc
 218              	.LFE135:
 220              		.section	.text.Error_Handler,"ax",%progbits
 221              		.align	1
 222              		.global	Error_Handler
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	Error_Handler:
 228              	.LFB138:
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** /* USER CODE END 0 */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /**
 118:Core/Src/main.c ****   * @brief  The application entry point.
 119:Core/Src/main.c ****   * @retval int
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c **** int main(void)
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 7


 122:Core/Src/main.c **** {
 123:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* USER CODE END 1 */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 130:Core/Src/main.c ****   HAL_Init();
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* USER CODE END Init */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* Configure the system clock */
 137:Core/Src/main.c ****   SystemClock_Config();
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* USER CODE END SysInit */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* Initialize all configured peripherals */
 144:Core/Src/main.c ****   MX_GPIO_Init();
 145:Core/Src/main.c ****   MX_DMA_Init();
 146:Core/Src/main.c ****   MX_I2C1_Init();
 147:Core/Src/main.c ****   MX_USART1_UART_Init();
 148:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 149:Core/Src/main.c ****   
 150:Core/Src/main.c ****   BLU_Init();
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   MPU6050_Init(&hi2c1);
 153:Core/Src/main.c ****   // while (MPU6050_Init(&hi2c1) == 1){
 154:Core/Src/main.c ****   //   // MPU6050_DeviceReset(0);
 155:Core/Src/main.c ****   //   // HAL_Delay(1000);
 156:Core/Src/main.c ****   //   // MPU6050_DeviceReset(1);
 157:Core/Src/main.c ****   // }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   // uint8_t *NewCalibData = MPU6050_Calibrate_Gyro();
 160:Core/Src/main.c ****   MPU6050Set_Calibrate_Gyro(gyroCalibValues);
 161:Core/Src/main.c ****   MPU6050_Start_IRQ();
 162:Core/Src/main.c ****   MPU6050_Read_DMA();
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /* USER CODE END 2 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* Infinite loop */
 167:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 168:Core/Src/main.c ****   while (1)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     static uint32_t LogAccelTimer = 0;
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****     if( (HAL_GetTick() - LogAccelTimer > 499 ) ) //
 173:Core/Src/main.c ****     {
 174:Core/Src/main.c ****       LogAccelTimer = HAL_GetTick();
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****       // BLU_DbgMsgTransmit("posX %.2f posY: %.2f posZ: %.2f", 
 177:Core/Src/main.c ****       //                               MpuData.posX, 
 178:Core/Src/main.c ****       //                               MpuData.posY,
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 8


 179:Core/Src/main.c ****       //                               MpuData.posZ
 180:Core/Src/main.c ****       //                               );
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****       
 183:Core/Src/main.c ****       // BLU_DbgMsgTransmit("RecDataCnt %d ",RecMpuDataCounter);
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****     }
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****     ReportBaseImuData();
 188:Core/Src/main.c ****     BLU_Task();
 189:Core/Src/main.c ****     /* USER CODE END WHILE */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 192:Core/Src/main.c ****   }
 193:Core/Src/main.c ****   /* USER CODE END 3 */
 194:Core/Src/main.c **** }
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /**
 197:Core/Src/main.c ****   * @brief System Clock Configuration
 198:Core/Src/main.c ****   * @retval None
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c **** void SystemClock_Config(void)
 201:Core/Src/main.c **** {
 202:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 203:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 206:Core/Src/main.c ****   */
 207:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 208:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 211:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 212:Core/Src/main.c ****   */
 213:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 214:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 221:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 222:Core/Src/main.c ****   {
 223:Core/Src/main.c ****     Error_Handler();
 224:Core/Src/main.c ****   }
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 227:Core/Src/main.c ****   */
 228:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 229:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 230:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 231:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 232:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 9


 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c **** }
 240:Core/Src/main.c **** 
 241:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** /* USER CODE END 4 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /**
 246:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 247:Core/Src/main.c ****   * @retval None
 248:Core/Src/main.c ****   */
 249:Core/Src/main.c **** void Error_Handler(void)
 250:Core/Src/main.c **** {
 229              		.loc 1 250 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ Volatile: function does not return.
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		@ link register save eliminated.
 251:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 252:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 253:Core/Src/main.c ****   __disable_irq();
 235              		.loc 1 253 3 view .LVU64
 236              	.LBB4:
 237              	.LBI4:
 238              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 10


  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 11


  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 239              		.loc 2 140 27 view .LVU65
 240              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 12


 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 241              		.loc 2 142 3 view .LVU66
 242              		.syntax unified
 243              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 244 0000 72B6     		cpsid i
 245              	@ 0 "" 2
 246              		.thumb
 247              		.syntax unified
 248              	.L12:
 249              	.LBE5:
 250              	.LBE4:
 254:Core/Src/main.c ****   while (1)
 251              		.loc 1 254 3 discriminator 1 view .LVU67
 255:Core/Src/main.c ****   {
 256:Core/Src/main.c ****   }
 252              		.loc 1 256 3 discriminator 1 view .LVU68
 254:Core/Src/main.c ****   while (1)
 253              		.loc 1 254 9 discriminator 1 view .LVU69
 254 0002 FEE7     		b	.L12
 255              		.cfi_endproc
 256              	.LFE138:
 258              		.section	.text.SystemClock_Config,"ax",%progbits
 259              		.align	1
 260              		.global	SystemClock_Config
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	SystemClock_Config:
 266              	.LFB137:
 201:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 267              		.loc 1 201 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 80
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271 0000 00B5     		push	{lr}
 272              	.LCFI3:
 273              		.cfi_def_cfa_offset 4
 274              		.cfi_offset 14, -4
 275 0002 95B0     		sub	sp, sp, #84
 276              	.LCFI4:
 277              		.cfi_def_cfa_offset 88
 202:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 278              		.loc 1 202 3 view .LVU71
 202:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 279              		.loc 1 202 22 is_stmt 0 view .LVU72
 280 0004 3022     		movs	r2, #48
 281 0006 0021     		movs	r1, #0
 282 0008 08A8     		add	r0, sp, #32
 283 000a FFF7FEFF 		bl	memset
 284              	.LVL6:
 203:Core/Src/main.c **** 
 285              		.loc 1 203 3 is_stmt 1 view .LVU73
 203:Core/Src/main.c **** 
 286              		.loc 1 203 22 is_stmt 0 view .LVU74
 287 000e 0023     		movs	r3, #0
 288 0010 0393     		str	r3, [sp, #12]
 289 0012 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 13


 290 0014 0593     		str	r3, [sp, #20]
 291 0016 0693     		str	r3, [sp, #24]
 292 0018 0793     		str	r3, [sp, #28]
 207:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 293              		.loc 1 207 3 is_stmt 1 view .LVU75
 294              	.LBB6:
 207:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 295              		.loc 1 207 3 view .LVU76
 296 001a 0193     		str	r3, [sp, #4]
 207:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 297              		.loc 1 207 3 view .LVU77
 298 001c 204A     		ldr	r2, .L19
 299 001e 116C     		ldr	r1, [r2, #64]
 300 0020 41F08051 		orr	r1, r1, #268435456
 301 0024 1164     		str	r1, [r2, #64]
 207:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 302              		.loc 1 207 3 view .LVU78
 303 0026 126C     		ldr	r2, [r2, #64]
 304 0028 02F08052 		and	r2, r2, #268435456
 305 002c 0192     		str	r2, [sp, #4]
 207:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 306              		.loc 1 207 3 view .LVU79
 307 002e 019A     		ldr	r2, [sp, #4]
 308              	.LBE6:
 207:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 309              		.loc 1 207 3 view .LVU80
 208:Core/Src/main.c **** 
 310              		.loc 1 208 3 view .LVU81
 311              	.LBB7:
 208:Core/Src/main.c **** 
 312              		.loc 1 208 3 view .LVU82
 313 0030 0293     		str	r3, [sp, #8]
 208:Core/Src/main.c **** 
 314              		.loc 1 208 3 view .LVU83
 315 0032 1C4A     		ldr	r2, .L19+4
 316 0034 1368     		ldr	r3, [r2]
 317 0036 23F44043 		bic	r3, r3, #49152
 318 003a 43F40043 		orr	r3, r3, #32768
 319 003e 1360     		str	r3, [r2]
 208:Core/Src/main.c **** 
 320              		.loc 1 208 3 view .LVU84
 321 0040 1368     		ldr	r3, [r2]
 322 0042 03F44043 		and	r3, r3, #49152
 323 0046 0293     		str	r3, [sp, #8]
 208:Core/Src/main.c **** 
 324              		.loc 1 208 3 view .LVU85
 325 0048 029B     		ldr	r3, [sp, #8]
 326              	.LBE7:
 208:Core/Src/main.c **** 
 327              		.loc 1 208 3 view .LVU86
 213:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 328              		.loc 1 213 3 view .LVU87
 213:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 329              		.loc 1 213 36 is_stmt 0 view .LVU88
 330 004a 0123     		movs	r3, #1
 331 004c 0893     		str	r3, [sp, #32]
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 14


 332              		.loc 1 214 3 is_stmt 1 view .LVU89
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 333              		.loc 1 214 30 is_stmt 0 view .LVU90
 334 004e 4FF48033 		mov	r3, #65536
 335 0052 0993     		str	r3, [sp, #36]
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 336              		.loc 1 215 3 is_stmt 1 view .LVU91
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 337              		.loc 1 215 34 is_stmt 0 view .LVU92
 338 0054 0223     		movs	r3, #2
 339 0056 0E93     		str	r3, [sp, #56]
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 340              		.loc 1 216 3 is_stmt 1 view .LVU93
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 341              		.loc 1 216 35 is_stmt 0 view .LVU94
 342 0058 4FF48002 		mov	r2, #4194304
 343 005c 0F92     		str	r2, [sp, #60]
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 344              		.loc 1 217 3 is_stmt 1 view .LVU95
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 345              		.loc 1 217 30 is_stmt 0 view .LVU96
 346 005e 1922     		movs	r2, #25
 347 0060 1092     		str	r2, [sp, #64]
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 348              		.loc 1 218 3 is_stmt 1 view .LVU97
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 349              		.loc 1 218 30 is_stmt 0 view .LVU98
 350 0062 A822     		movs	r2, #168
 351 0064 1192     		str	r2, [sp, #68]
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 352              		.loc 1 219 3 is_stmt 1 view .LVU99
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 353              		.loc 1 219 30 is_stmt 0 view .LVU100
 354 0066 1293     		str	r3, [sp, #72]
 220:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 355              		.loc 1 220 3 is_stmt 1 view .LVU101
 220:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 356              		.loc 1 220 30 is_stmt 0 view .LVU102
 357 0068 0423     		movs	r3, #4
 358 006a 1393     		str	r3, [sp, #76]
 221:Core/Src/main.c ****   {
 359              		.loc 1 221 3 is_stmt 1 view .LVU103
 221:Core/Src/main.c ****   {
 360              		.loc 1 221 7 is_stmt 0 view .LVU104
 361 006c 08A8     		add	r0, sp, #32
 362 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 363              	.LVL7:
 221:Core/Src/main.c ****   {
 364              		.loc 1 221 6 view .LVU105
 365 0072 80B9     		cbnz	r0, .L17
 228:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 366              		.loc 1 228 3 is_stmt 1 view .LVU106
 228:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 367              		.loc 1 228 31 is_stmt 0 view .LVU107
 368 0074 0F23     		movs	r3, #15
 369 0076 0393     		str	r3, [sp, #12]
 230:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 15


 370              		.loc 1 230 3 is_stmt 1 view .LVU108
 230:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 371              		.loc 1 230 34 is_stmt 0 view .LVU109
 372 0078 0221     		movs	r1, #2
 373 007a 0491     		str	r1, [sp, #16]
 231:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 374              		.loc 1 231 3 is_stmt 1 view .LVU110
 231:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 375              		.loc 1 231 35 is_stmt 0 view .LVU111
 376 007c 0023     		movs	r3, #0
 377 007e 0593     		str	r3, [sp, #20]
 232:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 378              		.loc 1 232 3 is_stmt 1 view .LVU112
 232:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 379              		.loc 1 232 36 is_stmt 0 view .LVU113
 380 0080 4FF48052 		mov	r2, #4096
 381 0084 0692     		str	r2, [sp, #24]
 233:Core/Src/main.c **** 
 382              		.loc 1 233 3 is_stmt 1 view .LVU114
 233:Core/Src/main.c **** 
 383              		.loc 1 233 36 is_stmt 0 view .LVU115
 384 0086 0793     		str	r3, [sp, #28]
 235:Core/Src/main.c ****   {
 385              		.loc 1 235 3 is_stmt 1 view .LVU116
 235:Core/Src/main.c ****   {
 386              		.loc 1 235 7 is_stmt 0 view .LVU117
 387 0088 03A8     		add	r0, sp, #12
 388 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 389              	.LVL8:
 235:Core/Src/main.c ****   {
 390              		.loc 1 235 6 view .LVU118
 391 008e 20B9     		cbnz	r0, .L18
 239:Core/Src/main.c **** 
 392              		.loc 1 239 1 view .LVU119
 393 0090 15B0     		add	sp, sp, #84
 394              	.LCFI5:
 395              		.cfi_remember_state
 396              		.cfi_def_cfa_offset 4
 397              		@ sp needed
 398 0092 5DF804FB 		ldr	pc, [sp], #4
 399              	.L17:
 400              	.LCFI6:
 401              		.cfi_restore_state
 223:Core/Src/main.c ****   }
 402              		.loc 1 223 5 is_stmt 1 view .LVU120
 403 0096 FFF7FEFF 		bl	Error_Handler
 404              	.LVL9:
 405              	.L18:
 237:Core/Src/main.c ****   }
 406              		.loc 1 237 5 view .LVU121
 407 009a FFF7FEFF 		bl	Error_Handler
 408              	.LVL10:
 409              	.L20:
 410 009e 00BF     		.align	2
 411              	.L19:
 412 00a0 00380240 		.word	1073887232
 413 00a4 00700040 		.word	1073770496
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 16


 414              		.cfi_endproc
 415              	.LFE137:
 417              		.section	.text.main,"ax",%progbits
 418              		.align	1
 419              		.global	main
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 424              	main:
 425              	.LFB136:
 122:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 426              		.loc 1 122 1 view -0
 427              		.cfi_startproc
 428              		@ Volatile: function does not return.
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431 0000 08B5     		push	{r3, lr}
 432              	.LCFI7:
 433              		.cfi_def_cfa_offset 8
 434              		.cfi_offset 3, -8
 435              		.cfi_offset 14, -4
 130:Core/Src/main.c **** 
 436              		.loc 1 130 3 view .LVU123
 437 0002 FFF7FEFF 		bl	HAL_Init
 438              	.LVL11:
 137:Core/Src/main.c **** 
 439              		.loc 1 137 3 view .LVU124
 440 0006 FFF7FEFF 		bl	SystemClock_Config
 441              	.LVL12:
 144:Core/Src/main.c ****   MX_DMA_Init();
 442              		.loc 1 144 3 view .LVU125
 443 000a FFF7FEFF 		bl	MX_GPIO_Init
 444              	.LVL13:
 145:Core/Src/main.c ****   MX_I2C1_Init();
 445              		.loc 1 145 3 view .LVU126
 446 000e FFF7FEFF 		bl	MX_DMA_Init
 447              	.LVL14:
 146:Core/Src/main.c ****   MX_USART1_UART_Init();
 448              		.loc 1 146 3 view .LVU127
 449 0012 FFF7FEFF 		bl	MX_I2C1_Init
 450              	.LVL15:
 147:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 451              		.loc 1 147 3 view .LVU128
 452 0016 FFF7FEFF 		bl	MX_USART1_UART_Init
 453              	.LVL16:
 150:Core/Src/main.c **** 
 454              		.loc 1 150 3 view .LVU129
 455 001a FFF7FEFF 		bl	BLU_Init
 456              	.LVL17:
 152:Core/Src/main.c ****   // while (MPU6050_Init(&hi2c1) == 1){
 457              		.loc 1 152 3 view .LVU130
 458 001e 0E48     		ldr	r0, .L26
 459 0020 FFF7FEFF 		bl	MPU6050_Init
 460              	.LVL18:
 160:Core/Src/main.c ****   MPU6050_Start_IRQ();
 461              		.loc 1 160 3 view .LVU131
 462 0024 0D48     		ldr	r0, .L26+4
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 17


 463 0026 FFF7FEFF 		bl	MPU6050Set_Calibrate_Gyro
 464              	.LVL19:
 161:Core/Src/main.c ****   MPU6050_Read_DMA();
 465              		.loc 1 161 3 view .LVU132
 466 002a FFF7FEFF 		bl	MPU6050_Start_IRQ
 467              	.LVL20:
 162:Core/Src/main.c **** 
 468              		.loc 1 162 3 view .LVU133
 469 002e FFF7FEFF 		bl	MPU6050_Read_DMA
 470              	.LVL21:
 471 0032 07E0     		b	.L23
 472              	.L25:
 473              	.LBB8:
 174:Core/Src/main.c **** 
 474              		.loc 1 174 7 view .LVU134
 174:Core/Src/main.c **** 
 475              		.loc 1 174 23 is_stmt 0 view .LVU135
 476 0034 FFF7FEFF 		bl	HAL_GetTick
 477              	.LVL22:
 174:Core/Src/main.c **** 
 478              		.loc 1 174 21 view .LVU136
 479 0038 094B     		ldr	r3, .L26+8
 480 003a 1860     		str	r0, [r3]
 481              	.L22:
 187:Core/Src/main.c ****     BLU_Task();
 482              		.loc 1 187 5 is_stmt 1 view .LVU137
 483 003c FFF7FEFF 		bl	ReportBaseImuData
 484              	.LVL23:
 188:Core/Src/main.c ****     /* USER CODE END WHILE */
 485              		.loc 1 188 5 view .LVU138
 486 0040 FFF7FEFF 		bl	BLU_Task
 487              	.LVL24:
 488              	.LBE8:
 168:Core/Src/main.c ****   {
 489              		.loc 1 168 9 view .LVU139
 490              	.L23:
 168:Core/Src/main.c ****   {
 491              		.loc 1 168 3 view .LVU140
 492              	.LBB9:
 170:Core/Src/main.c **** 
 493              		.loc 1 170 5 view .LVU141
 172:Core/Src/main.c ****     {
 494              		.loc 1 172 5 view .LVU142
 172:Core/Src/main.c ****     {
 495              		.loc 1 172 10 is_stmt 0 view .LVU143
 496 0044 FFF7FEFF 		bl	HAL_GetTick
 497              	.LVL25:
 172:Core/Src/main.c ****     {
 498              		.loc 1 172 24 view .LVU144
 499 0048 054B     		ldr	r3, .L26+8
 500 004a 1B68     		ldr	r3, [r3]
 501 004c C01A     		subs	r0, r0, r3
 172:Core/Src/main.c ****     {
 502              		.loc 1 172 7 view .LVU145
 503 004e B0F5FA7F 		cmp	r0, #500
 504 0052 EFD2     		bcs	.L25
 505 0054 F2E7     		b	.L22
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 18


 506              	.L27:
 507 0056 00BF     		.align	2
 508              	.L26:
 509 0058 00000000 		.word	hi2c1
 510 005c 00000000 		.word	.LANCHOR3
 511 0060 00000000 		.word	.LANCHOR4
 512              	.LBE9:
 513              		.cfi_endproc
 514              	.LFE136:
 516              		.global	BluImuBaseDataReport
 517              		.global	MpuData
 518              		.global	gyroCalibValues
 519              		.global	RecMpuDataCounter
 520              		.section	.bss.BluImuBaseDataReport,"aw",%nobits
 521              		.align	2
 522              		.set	.LANCHOR2,. + 0
 525              	BluImuBaseDataReport:
 526 0000 00000000 		.space	101
 526      00000000 
 526      00000000 
 526      00000000 
 526      00000000 
 527              		.section	.bss.LogAccelTimer.0,"aw",%nobits
 528              		.align	2
 529              		.set	.LANCHOR4,. + 0
 532              	LogAccelTimer.0:
 533 0000 00000000 		.space	4
 534              		.section	.bss.MpuData,"aw",%nobits
 535              		.align	2
 536              		.set	.LANCHOR0,. + 0
 539              	MpuData:
 540 0000 00000000 		.space	104
 540      00000000 
 540      00000000 
 540      00000000 
 540      00000000 
 541              		.section	.bss.RecMpuDataCounter,"aw",%nobits
 542              		.align	2
 543              		.set	.LANCHOR1,. + 0
 546              	RecMpuDataCounter:
 547 0000 00000000 		.space	4
 548              		.section	.data.gyroCalibValues,"aw"
 549              		.align	2
 550              		.set	.LANCHOR3,. + 0
 553              	gyroCalibValues:
 554 0000 00C10015 		.ascii	"\000\301\000\025\377\361"
 554      FFF1
 555              		.text
 556              	.Letext0:
 557              		.file 3 "e:\\gnu_tools\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\machine\\_
 558              		.file 4 "e:\\gnu_tools\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdi
 559              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 560              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 561              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 562              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 563              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 564              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 19


 565              		.file 11 "Drivers/BluetoothComm/BluetoothClassicComm.h"
 566              		.file 12 "Drivers/Imu/mpu6050.h"
 567              		.file 13 "Core/Inc/i2c.h"
 568              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 569              		.file 15 "Core/Inc/gpio.h"
 570              		.file 16 "Core/Inc/dma.h"
 571              		.file 17 "Core/Inc/usart.h"
 572              		.file 18 "<built-in>"
ARM GAS  C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:20     .text.HAL_I2C_MemRxCpltCallback:00000000 $t
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:26     .text.HAL_I2C_MemRxCpltCallback:00000000 HAL_I2C_MemRxCpltCallback
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:57     .text.HAL_I2C_MemRxCpltCallback:00000014 $d
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:63     .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:69     .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:91     .text.ReportBaseImuData:00000000 $t
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:97     .text.ReportBaseImuData:00000000 ReportBaseImuData
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:215    .text.ReportBaseImuData:0000009c $d
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:221    .text.Error_Handler:00000000 $t
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:227    .text.Error_Handler:00000000 Error_Handler
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:259    .text.SystemClock_Config:00000000 $t
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:265    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:412    .text.SystemClock_Config:000000a0 $d
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:418    .text.main:00000000 $t
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:424    .text.main:00000000 main
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:509    .text.main:00000058 $d
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:525    .bss.BluImuBaseDataReport:00000000 BluImuBaseDataReport
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:539    .bss.MpuData:00000000 MpuData
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:553    .data.gyroCalibValues:00000000 gyroCalibValues
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:546    .bss.RecMpuDataCounter:00000000 RecMpuDataCounter
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:521    .bss.BluImuBaseDataReport:00000000 $d
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:528    .bss.LogAccelTimer.0:00000000 $d
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:532    .bss.LogAccelTimer.0:00000000 LogAccelTimer.0
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:535    .bss.MpuData:00000000 $d
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:542    .bss.RecMpuDataCounter:00000000 $d
C:\Users\Teodor\AppData\Local\Temp\cchBqx7Z.s:549    .data.gyroCalibValues:00000000 $d

UNDEFINED SYMBOLS
MPU6050_ReadDmaDataEndCallBack
MPU6050_Read_DMA
BLU_ReportImuData
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_I2C1_Init
MX_USART1_UART_Init
BLU_Init
MPU6050_Init
MPU6050Set_Calibrate_Gyro
MPU6050_Start_IRQ
HAL_GetTick
BLU_Task
hi2c1
