{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635070117609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635070117610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 18:08:37 2021 " "Processing started: Sun Oct 24 18:08:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635070117610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070117610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux5to1 -c Mux5to1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux5to1 -c Mux5to1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070117610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635070118163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635070118164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5to1 " "Found entity 1: Mux5to1" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635070130268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070130268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0 Mux5to1.v(14) " "Verilog HDL Implicit Net warning at Mux5to1.v(14): created implicit net for \"a0\"" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070130272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0 Mux5to1.v(15) " "Verilog HDL Implicit Net warning at Mux5to1.v(15): created implicit net for \"b0\"" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070130272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 Mux5to1.v(16) " "Verilog HDL Implicit Net warning at Mux5to1.v(16): created implicit net for \"c0\"" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070130272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 Mux5to1.v(19) " "Verilog HDL Implicit Net warning at Mux5to1.v(19): created implicit net for \"a1\"" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070130273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 Mux5to1.v(20) " "Verilog HDL Implicit Net warning at Mux5to1.v(20): created implicit net for \"b1\"" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070130273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 Mux5to1.v(21) " "Verilog HDL Implicit Net warning at Mux5to1.v(21): created implicit net for \"c1\"" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070130273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2 Mux5to1.v(24) " "Verilog HDL Implicit Net warning at Mux5to1.v(24): created implicit net for \"a2\"" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070130273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2 Mux5to1.v(25) " "Verilog HDL Implicit Net warning at Mux5to1.v(25): created implicit net for \"b2\"" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070130273 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 Mux5to1.v(26) " "Verilog HDL Implicit Net warning at Mux5to1.v(26): created implicit net for \"c2\"" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070130273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mux5to1 " "Elaborating entity \"Mux5to1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635070130379 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635070131565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635070132366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635070132366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635070132445 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635070132445 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635070132445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635070132445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635070132462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 24 18:08:52 2021 " "Processing ended: Sun Oct 24 18:08:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635070132462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635070132462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635070132462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070132462 ""}
