
Thread_Coap_Generic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c16c  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000888  0800c2ac  0800c2ac  0001c2ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800cb34  0800cb34  0001cb34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800cb38  0800cb38  0001cb38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000009c  20000008  0800cb3c  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 SYSTEM_DRIVER_CONTEXT 00000011  200000a4  0800cbd8  000200a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006fc  200000b8  0800cbe9  000200b8  2**2
                  ALLOC
  8 ._user_heap_stack 00002804  200007b4  0800cbe9  000207b4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY
 10 MAPPING_TABLE 00000028  20030000  20030000  00030000  2**2
                  ALLOC
 11 MB_MEM1       000000c0  20030028  20030028  00030000  2**2
                  ALLOC
 12 MB_MEM2       00000b82  200300e8  200300e8  00030000  2**2
                  ALLOC
 13 .debug_info   0003e43f  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000078e8  00000000  00000000  0005e524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000030b8  00000000  00000000  00065e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002d70  00000000  00000000  00068ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003374e  00000000  00000000  0006bc38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003cffb  00000000  00000000  0009f386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00114b48  00000000  00000000  000dc381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001f0ec9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d194  00000000  00000000  001f0f1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000b8 	.word	0x200000b8
 800015c:	00000000 	.word	0x00000000
 8000160:	0800c294 	.word	0x0800c294

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000bc 	.word	0x200000bc
 800017c:	0800c294 	.word	0x0800c294

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr
	...

080001b0 <memchr>:
 80001b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001b4:	2a10      	cmp	r2, #16
 80001b6:	db2b      	blt.n	8000210 <memchr+0x60>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	d008      	beq.n	80001d0 <memchr+0x20>
 80001be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001c2:	3a01      	subs	r2, #1
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d02d      	beq.n	8000224 <memchr+0x74>
 80001c8:	f010 0f07 	tst.w	r0, #7
 80001cc:	b342      	cbz	r2, 8000220 <memchr+0x70>
 80001ce:	d1f6      	bne.n	80001be <memchr+0xe>
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001da:	f022 0407 	bic.w	r4, r2, #7
 80001de:	f07f 0700 	mvns.w	r7, #0
 80001e2:	2300      	movs	r3, #0
 80001e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001e8:	3c08      	subs	r4, #8
 80001ea:	ea85 0501 	eor.w	r5, r5, r1
 80001ee:	ea86 0601 	eor.w	r6, r6, r1
 80001f2:	fa85 f547 	uadd8	r5, r5, r7
 80001f6:	faa3 f587 	sel	r5, r3, r7
 80001fa:	fa86 f647 	uadd8	r6, r6, r7
 80001fe:	faa5 f687 	sel	r6, r5, r7
 8000202:	b98e      	cbnz	r6, 8000228 <memchr+0x78>
 8000204:	d1ee      	bne.n	80001e4 <memchr+0x34>
 8000206:	bcf0      	pop	{r4, r5, r6, r7}
 8000208:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800020c:	f002 0207 	and.w	r2, r2, #7
 8000210:	b132      	cbz	r2, 8000220 <memchr+0x70>
 8000212:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000216:	3a01      	subs	r2, #1
 8000218:	ea83 0301 	eor.w	r3, r3, r1
 800021c:	b113      	cbz	r3, 8000224 <memchr+0x74>
 800021e:	d1f8      	bne.n	8000212 <memchr+0x62>
 8000220:	2000      	movs	r0, #0
 8000222:	4770      	bx	lr
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr
 8000228:	2d00      	cmp	r5, #0
 800022a:	bf06      	itte	eq
 800022c:	4635      	moveq	r5, r6
 800022e:	3803      	subeq	r0, #3
 8000230:	3807      	subne	r0, #7
 8000232:	f015 0f01 	tst.w	r5, #1
 8000236:	d107      	bne.n	8000248 <memchr+0x98>
 8000238:	3001      	adds	r0, #1
 800023a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800023e:	bf02      	ittt	eq
 8000240:	3001      	addeq	r0, #1
 8000242:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000246:	3001      	addeq	r0, #1
 8000248:	bcf0      	pop	{r4, r5, r6, r7}
 800024a:	3801      	subs	r0, #1
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop

08000250 <sensirion_common_generate_crc>:

    tmp.u32_value = sensirion_bytes_to_uint32_t(bytes);
    return tmp.float32;
}

uint8_t sensirion_common_generate_crc(const uint8_t* data, uint16_t count) {
 8000250:	b480      	push	{r7}
 8000252:	b085      	sub	sp, #20
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
 8000258:	460b      	mov	r3, r1
 800025a:	807b      	strh	r3, [r7, #2]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 800025c:	23ff      	movs	r3, #255	; 0xff
 800025e:	737b      	strb	r3, [r7, #13]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8000260:	2300      	movs	r3, #0
 8000262:	81fb      	strh	r3, [r7, #14]
 8000264:	e021      	b.n	80002aa <sensirion_common_generate_crc+0x5a>
        crc ^= (data[current_byte]);
 8000266:	89fb      	ldrh	r3, [r7, #14]
 8000268:	687a      	ldr	r2, [r7, #4]
 800026a:	4413      	add	r3, r2
 800026c:	781a      	ldrb	r2, [r3, #0]
 800026e:	7b7b      	ldrb	r3, [r7, #13]
 8000270:	4053      	eors	r3, r2
 8000272:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8000274:	2308      	movs	r3, #8
 8000276:	733b      	strb	r3, [r7, #12]
 8000278:	e011      	b.n	800029e <sensirion_common_generate_crc+0x4e>
            if (crc & 0x80)
 800027a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800027e:	2b00      	cmp	r3, #0
 8000280:	da07      	bge.n	8000292 <sensirion_common_generate_crc+0x42>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8000282:	7b7b      	ldrb	r3, [r7, #13]
 8000284:	005b      	lsls	r3, r3, #1
 8000286:	b25b      	sxtb	r3, r3
 8000288:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 800028c:	b25b      	sxtb	r3, r3
 800028e:	737b      	strb	r3, [r7, #13]
 8000290:	e002      	b.n	8000298 <sensirion_common_generate_crc+0x48>
            else
                crc = (crc << 1);
 8000292:	7b7b      	ldrb	r3, [r7, #13]
 8000294:	005b      	lsls	r3, r3, #1
 8000296:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8000298:	7b3b      	ldrb	r3, [r7, #12]
 800029a:	3b01      	subs	r3, #1
 800029c:	733b      	strb	r3, [r7, #12]
 800029e:	7b3b      	ldrb	r3, [r7, #12]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d1ea      	bne.n	800027a <sensirion_common_generate_crc+0x2a>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 80002a4:	89fb      	ldrh	r3, [r7, #14]
 80002a6:	3301      	adds	r3, #1
 80002a8:	81fb      	strh	r3, [r7, #14]
 80002aa:	89fa      	ldrh	r2, [r7, #14]
 80002ac:	887b      	ldrh	r3, [r7, #2]
 80002ae:	429a      	cmp	r2, r3
 80002b0:	d3d9      	bcc.n	8000266 <sensirion_common_generate_crc+0x16>
        }
    }
    return crc;
 80002b2:	7b7b      	ldrb	r3, [r7, #13]
}
 80002b4:	4618      	mov	r0, r3
 80002b6:	3714      	adds	r7, #20
 80002b8:	46bd      	mov	sp, r7
 80002ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002be:	4770      	bx	lr

080002c0 <sensirion_common_check_crc>:

int8_t sensirion_common_check_crc(const uint8_t* data, uint16_t count,
                                  uint8_t checksum) {
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
 80002c8:	460b      	mov	r3, r1
 80002ca:	807b      	strh	r3, [r7, #2]
 80002cc:	4613      	mov	r3, r2
 80002ce:	707b      	strb	r3, [r7, #1]
    if (sensirion_common_generate_crc(data, count) != checksum)
 80002d0:	887b      	ldrh	r3, [r7, #2]
 80002d2:	4619      	mov	r1, r3
 80002d4:	6878      	ldr	r0, [r7, #4]
 80002d6:	f7ff ffbb 	bl	8000250 <sensirion_common_generate_crc>
 80002da:	4603      	mov	r3, r0
 80002dc:	461a      	mov	r2, r3
 80002de:	787b      	ldrb	r3, [r7, #1]
 80002e0:	4293      	cmp	r3, r2
 80002e2:	d002      	beq.n	80002ea <sensirion_common_check_crc+0x2a>
        return STATUS_FAIL;
 80002e4:	f04f 33ff 	mov.w	r3, #4294967295
 80002e8:	e000      	b.n	80002ec <sensirion_common_check_crc+0x2c>
    return NO_ERROR;
 80002ea:	2300      	movs	r3, #0
}
 80002ec:	4618      	mov	r0, r3
 80002ee:	3708      	adds	r7, #8
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bd80      	pop	{r7, pc}

080002f4 <sensirion_i2c_read_words_as_bytes>:
    }
    return idx;
}

int16_t sensirion_i2c_read_words_as_bytes(uint8_t address, uint8_t* data,
                                          uint16_t num_words) {
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b096      	sub	sp, #88	; 0x58
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	4603      	mov	r3, r0
 80002fc:	6039      	str	r1, [r7, #0]
 80002fe:	71fb      	strb	r3, [r7, #7]
 8000300:	4613      	mov	r3, r2
 8000302:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint16_t i, j;
    uint16_t size = num_words * (SENSIRION_WORD_SIZE + CRC8_LEN);
 8000304:	88bb      	ldrh	r3, [r7, #4]
 8000306:	461a      	mov	r2, r3
 8000308:	0052      	lsls	r2, r2, #1
 800030a:	4413      	add	r3, r2
 800030c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
    uint16_t word_buf[SENSIRION_MAX_BUFFER_WORDS];
    uint8_t* const buf8 = (uint8_t*)word_buf;
 8000310:	f107 0308 	add.w	r3, r7, #8
 8000314:	64fb      	str	r3, [r7, #76]	; 0x4c

    ret = sensirion_i2c_read(address, buf8, size);
 8000316:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 800031a:	79fb      	ldrb	r3, [r7, #7]
 800031c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800031e:	4618      	mov	r0, r3
 8000320:	f000 f8a2 	bl	8000468 <sensirion_i2c_read>
 8000324:	4603      	mov	r3, r0
 8000326:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
    if (ret != NO_ERROR)
 800032a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800032e:	2b00      	cmp	r3, #0
 8000330:	d002      	beq.n	8000338 <sensirion_i2c_read_words_as_bytes+0x44>
        return ret;
 8000332:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000336:	e047      	b.n	80003c8 <sensirion_i2c_read_words_as_bytes+0xd4>

    /* check the CRC for each word */
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8000338:	2300      	movs	r3, #0
 800033a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800033e:	2300      	movs	r3, #0
 8000340:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 8000344:	e039      	b.n	80003ba <sensirion_i2c_read_words_as_bytes+0xc6>

        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8000346:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800034a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800034c:	18d0      	adds	r0, r2, r3
                                         buf8[i + SENSIRION_WORD_SIZE]);
 800034e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000352:	3302      	adds	r3, #2
 8000354:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000356:	4413      	add	r3, r2
        ret = sensirion_common_check_crc(&buf8[i], SENSIRION_WORD_SIZE,
 8000358:	781b      	ldrb	r3, [r3, #0]
 800035a:	461a      	mov	r2, r3
 800035c:	2102      	movs	r1, #2
 800035e:	f7ff ffaf 	bl	80002c0 <sensirion_common_check_crc>
 8000362:	4603      	mov	r3, r0
 8000364:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
        if (ret != NO_ERROR)
 8000368:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800036c:	2b00      	cmp	r3, #0
 800036e:	d002      	beq.n	8000376 <sensirion_i2c_read_words_as_bytes+0x82>
            return ret;
 8000370:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000374:	e028      	b.n	80003c8 <sensirion_i2c_read_words_as_bytes+0xd4>

        data[j++] = buf8[i];
 8000376:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800037a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800037c:	441a      	add	r2, r3
 800037e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8000382:	1c59      	adds	r1, r3, #1
 8000384:	f8a7 1054 	strh.w	r1, [r7, #84]	; 0x54
 8000388:	4619      	mov	r1, r3
 800038a:	683b      	ldr	r3, [r7, #0]
 800038c:	440b      	add	r3, r1
 800038e:	7812      	ldrb	r2, [r2, #0]
 8000390:	701a      	strb	r2, [r3, #0]
        data[j++] = buf8[i + 1];
 8000392:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8000396:	3301      	adds	r3, #1
 8000398:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800039a:	441a      	add	r2, r3
 800039c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80003a0:	1c59      	adds	r1, r3, #1
 80003a2:	f8a7 1054 	strh.w	r1, [r7, #84]	; 0x54
 80003a6:	4619      	mov	r1, r3
 80003a8:	683b      	ldr	r3, [r7, #0]
 80003aa:	440b      	add	r3, r1
 80003ac:	7812      	ldrb	r2, [r2, #0]
 80003ae:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 80003b0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80003b4:	3303      	adds	r3, #3
 80003b6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80003ba:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 80003be:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80003c2:	429a      	cmp	r2, r3
 80003c4:	d3bf      	bcc.n	8000346 <sensirion_i2c_read_words_as_bytes+0x52>
    }

    return NO_ERROR;
 80003c6:	2300      	movs	r3, #0
}
 80003c8:	4618      	mov	r0, r3
 80003ca:	3758      	adds	r7, #88	; 0x58
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}

080003d0 <sensirion_i2c_read_words>:

int16_t sensirion_i2c_read_words(uint8_t address, uint16_t* data_words,
                                 uint16_t num_words) {
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b084      	sub	sp, #16
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	4603      	mov	r3, r0
 80003d8:	6039      	str	r1, [r7, #0]
 80003da:	71fb      	strb	r3, [r7, #7]
 80003dc:	4613      	mov	r3, r2
 80003de:	80bb      	strh	r3, [r7, #4]
    int16_t ret;
    uint8_t i;
    const uint8_t* word_bytes;

    ret = sensirion_i2c_read_words_as_bytes(address, (uint8_t*)data_words,
 80003e0:	88ba      	ldrh	r2, [r7, #4]
 80003e2:	79fb      	ldrb	r3, [r7, #7]
 80003e4:	6839      	ldr	r1, [r7, #0]
 80003e6:	4618      	mov	r0, r3
 80003e8:	f7ff ff84 	bl	80002f4 <sensirion_i2c_read_words_as_bytes>
 80003ec:	4603      	mov	r3, r0
 80003ee:	81bb      	strh	r3, [r7, #12]
                                            num_words);
    if (ret != NO_ERROR)
 80003f0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d002      	beq.n	80003fe <sensirion_i2c_read_words+0x2e>
        return ret;
 80003f8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80003fc:	e020      	b.n	8000440 <sensirion_i2c_read_words+0x70>

    for (i = 0; i < num_words; ++i) {
 80003fe:	2300      	movs	r3, #0
 8000400:	73fb      	strb	r3, [r7, #15]
 8000402:	e017      	b.n	8000434 <sensirion_i2c_read_words+0x64>
        word_bytes = (uint8_t*)&data_words[i];
 8000404:	7bfb      	ldrb	r3, [r7, #15]
 8000406:	005b      	lsls	r3, r3, #1
 8000408:	683a      	ldr	r2, [r7, #0]
 800040a:	4413      	add	r3, r2
 800040c:	60bb      	str	r3, [r7, #8]
        data_words[i] = ((uint16_t)word_bytes[0] << 8) | word_bytes[1];
 800040e:	68bb      	ldr	r3, [r7, #8]
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	021b      	lsls	r3, r3, #8
 8000414:	b21a      	sxth	r2, r3
 8000416:	68bb      	ldr	r3, [r7, #8]
 8000418:	3301      	adds	r3, #1
 800041a:	781b      	ldrb	r3, [r3, #0]
 800041c:	b21b      	sxth	r3, r3
 800041e:	4313      	orrs	r3, r2
 8000420:	b219      	sxth	r1, r3
 8000422:	7bfb      	ldrb	r3, [r7, #15]
 8000424:	005b      	lsls	r3, r3, #1
 8000426:	683a      	ldr	r2, [r7, #0]
 8000428:	4413      	add	r3, r2
 800042a:	b28a      	uxth	r2, r1
 800042c:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < num_words; ++i) {
 800042e:	7bfb      	ldrb	r3, [r7, #15]
 8000430:	3301      	adds	r3, #1
 8000432:	73fb      	strb	r3, [r7, #15]
 8000434:	7bfb      	ldrb	r3, [r7, #15]
 8000436:	b29b      	uxth	r3, r3
 8000438:	88ba      	ldrh	r2, [r7, #4]
 800043a:	429a      	cmp	r2, r3
 800043c:	d8e2      	bhi.n	8000404 <sensirion_i2c_read_words+0x34>
    }

    return NO_ERROR;
 800043e:	2300      	movs	r3, #0
}
 8000440:	4618      	mov	r0, r3
 8000442:	3710      	adds	r7, #16
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}

08000448 <sensirion_i2c_init>:

/**
 * Initialize all hard- and software components that are needed for the I2C
 * communication.
 */
void sensirion_i2c_init(I2C_HandleTypeDef* i2c_handle) {
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
	i2c = i2c_handle;
 8000450:	4a04      	ldr	r2, [pc, #16]	; (8000464 <sensirion_i2c_init+0x1c>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	6013      	str	r3, [r2, #0]
}
 8000456:	bf00      	nop
 8000458:	370c      	adds	r7, #12
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	200000d4 	.word	0x200000d4

08000468 <sensirion_i2c_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_read(uint8_t address, uint8_t* data, uint16_t count) {
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af02      	add	r7, sp, #8
 800046e:	4603      	mov	r3, r0
 8000470:	6039      	str	r1, [r7, #0]
 8000472:	71fb      	strb	r3, [r7, #7]
 8000474:	4613      	mov	r3, r2
 8000476:	80bb      	strh	r3, [r7, #4]
	return (int8_t)HAL_I2C_Master_Receive(i2c, (uint16_t)(address<<1), (uint8_t*)data, count,5);
 8000478:	4b08      	ldr	r3, [pc, #32]	; (800049c <sensirion_i2c_read+0x34>)
 800047a:	6818      	ldr	r0, [r3, #0]
 800047c:	79fb      	ldrb	r3, [r7, #7]
 800047e:	b29b      	uxth	r3, r3
 8000480:	005b      	lsls	r3, r3, #1
 8000482:	b299      	uxth	r1, r3
 8000484:	88bb      	ldrh	r3, [r7, #4]
 8000486:	2205      	movs	r2, #5
 8000488:	9200      	str	r2, [sp, #0]
 800048a:	683a      	ldr	r2, [r7, #0]
 800048c:	f004 fd60 	bl	8004f50 <HAL_I2C_Master_Receive>
 8000490:	4603      	mov	r3, r0
 8000492:	b25b      	sxtb	r3, r3
}
 8000494:	4618      	mov	r0, r3
 8000496:	3708      	adds	r7, #8
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}
 800049c:	200000d4 	.word	0x200000d4

080004a0 <sensirion_i2c_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_write(uint8_t address, const uint8_t* data,
                           uint16_t count) {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b084      	sub	sp, #16
 80004a4:	af02      	add	r7, sp, #8
 80004a6:	4603      	mov	r3, r0
 80004a8:	6039      	str	r1, [r7, #0]
 80004aa:	71fb      	strb	r3, [r7, #7]
 80004ac:	4613      	mov	r3, r2
 80004ae:	80bb      	strh	r3, [r7, #4]
	return (int8_t)HAL_I2C_Master_Transmit(i2c, (uint16_t)(address<<1), (uint8_t*)data, count,5);
 80004b0:	4b08      	ldr	r3, [pc, #32]	; (80004d4 <sensirion_i2c_write+0x34>)
 80004b2:	6818      	ldr	r0, [r3, #0]
 80004b4:	79fb      	ldrb	r3, [r7, #7]
 80004b6:	b29b      	uxth	r3, r3
 80004b8:	005b      	lsls	r3, r3, #1
 80004ba:	b299      	uxth	r1, r3
 80004bc:	88bb      	ldrh	r3, [r7, #4]
 80004be:	2205      	movs	r2, #5
 80004c0:	9200      	str	r2, [sp, #0]
 80004c2:	683a      	ldr	r2, [r7, #0]
 80004c4:	f004 fc50 	bl	8004d68 <HAL_I2C_Master_Transmit>
 80004c8:	4603      	mov	r3, r0
 80004ca:	b25b      	sxtb	r3, r3
}
 80004cc:	4618      	mov	r0, r3
 80004ce:	3708      	adds	r7, #8
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	200000d4 	.word	0x200000d4

080004d8 <sensirion_sleep_usec>:
 * Sleep for a given number of microseconds. The function should delay the
 * execution for at least the given time, but may also sleep longer.
 *
 * @param useconds the sleep time in microseconds
 */
void sensirion_sleep_usec(uint32_t useconds) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b084      	sub	sp, #16
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	4a0d      	ldr	r2, [pc, #52]	; (8000518 <sensirion_sleep_usec+0x40>)
 80004e4:	fba2 2303 	umull	r2, r3, r2, r3
 80004e8:	099b      	lsrs	r3, r3, #6
 80004ea:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	4b0a      	ldr	r3, [pc, #40]	; (8000518 <sensirion_sleep_usec+0x40>)
 80004f0:	fba3 1302 	umull	r1, r3, r3, r2
 80004f4:	099b      	lsrs	r3, r3, #6
 80004f6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004fa:	fb01 f303 	mul.w	r3, r1, r3
 80004fe:	1ad3      	subs	r3, r2, r3
 8000500:	2b00      	cmp	r3, #0
 8000502:	d002      	beq.n	800050a <sensirion_sleep_usec+0x32>
        msec++;
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	3301      	adds	r3, #1
 8000508:	60fb      	str	r3, [r7, #12]
    }
    HAL_Delay(msec);
 800050a:	68f8      	ldr	r0, [r7, #12]
 800050c:	f001 ffa6 	bl	800245c <HAL_Delay>
}
 8000510:	bf00      	nop
 8000512:	3710      	adds	r7, #16
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	10624dd3 	.word	0x10624dd3

0800051c <sht4x_activate_medium_heater>:
#define SHT_DRV_VERSION_STR "5.3.0"
static uint8_t sht4x_cmd_measure = SHT4X_CMD_MEASURE_HPM;
static uint16_t sht4x_cmd_measure_delay_us = SHT4X_MEASUREMENT_DURATION_USEC;


int16_t sht4x_activate_medium_heater(void) {
 800051c:	b580      	push	{r7, lr}
 800051e:	b084      	sub	sp, #16
 8000520:	af00      	add	r7, sp, #0
    int16_t error;
    uint8_t buffer[6];
    uint16_t offset = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	81fb      	strh	r3, [r7, #14]
    buffer[offset++] = (uint8_t)0x24;
 8000526:	89fb      	ldrh	r3, [r7, #14]
 8000528:	1c5a      	adds	r2, r3, #1
 800052a:	81fa      	strh	r2, [r7, #14]
 800052c:	3310      	adds	r3, #16
 800052e:	443b      	add	r3, r7
 8000530:	2224      	movs	r2, #36	; 0x24
 8000532:	f803 2c0c 	strb.w	r2, [r3, #-12]

    error = sensirion_i2c_write(SHT4X_ADDRESS, &buffer[0], offset);
 8000536:	89fa      	ldrh	r2, [r7, #14]
 8000538:	1d3b      	adds	r3, r7, #4
 800053a:	4619      	mov	r1, r3
 800053c:	2044      	movs	r0, #68	; 0x44
 800053e:	f7ff ffaf 	bl	80004a0 <sensirion_i2c_write>
 8000542:	4603      	mov	r3, r0
 8000544:	81bb      	strh	r3, [r7, #12]
    if (error) {
 8000546:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800054a:	2b00      	cmp	r3, #0
 800054c:	d002      	beq.n	8000554 <sht4x_activate_medium_heater+0x38>
        return error;
 800054e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000552:	e000      	b.n	8000556 <sht4x_activate_medium_heater+0x3a>
    }


    return NO_ERROR;
 8000554:	2300      	movs	r3, #0
}
 8000556:	4618      	mov	r0, r3
 8000558:	3710      	adds	r7, #16
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
	...

08000560 <sht4x_measure_blocking_read>:

int16_t sht4x_measure_blocking_read(int32_t* temperature, int32_t* humidity) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b084      	sub	sp, #16
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	6039      	str	r1, [r7, #0]
    int16_t ret;

    ret = sht4x_measure();
 800056a:	f000 f819 	bl	80005a0 <sht4x_measure>
 800056e:	4603      	mov	r3, r0
 8000570:	81fb      	strh	r3, [r7, #14]
    if (ret)
 8000572:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d002      	beq.n	8000580 <sht4x_measure_blocking_read+0x20>
        return ret;
 800057a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800057e:	e009      	b.n	8000594 <sht4x_measure_blocking_read+0x34>
    sensirion_sleep_usec(sht4x_cmd_measure_delay_us);
 8000580:	4b06      	ldr	r3, [pc, #24]	; (800059c <sht4x_measure_blocking_read+0x3c>)
 8000582:	881b      	ldrh	r3, [r3, #0]
 8000584:	4618      	mov	r0, r3
 8000586:	f7ff ffa7 	bl	80004d8 <sensirion_sleep_usec>
    return sht4x_read(temperature, humidity);
 800058a:	6839      	ldr	r1, [r7, #0]
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f000 f815 	bl	80005bc <sht4x_read>
 8000592:	4603      	mov	r3, r0
}
 8000594:	4618      	mov	r0, r3
 8000596:	3710      	adds	r7, #16
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	2000000a 	.word	0x2000000a

080005a0 <sht4x_measure>:

int16_t sht4x_measure(void) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
    return sensirion_i2c_write(SHT4X_ADDRESS, &sht4x_cmd_measure, 1);
 80005a4:	2201      	movs	r2, #1
 80005a6:	4904      	ldr	r1, [pc, #16]	; (80005b8 <sht4x_measure+0x18>)
 80005a8:	2044      	movs	r0, #68	; 0x44
 80005aa:	f7ff ff79 	bl	80004a0 <sensirion_i2c_write>
 80005ae:	4603      	mov	r3, r0
 80005b0:	b21b      	sxth	r3, r3
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000008 	.word	0x20000008

080005bc <sht4x_read>:

int16_t sht4x_read(int32_t* temperature, int32_t* humidity) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
 80005c4:	6039      	str	r1, [r7, #0]
    uint16_t words[2];
    int16_t ret = sensirion_i2c_read_words(SHT4X_ADDRESS, words,
 80005c6:	f107 0308 	add.w	r3, r7, #8
 80005ca:	2202      	movs	r2, #2
 80005cc:	4619      	mov	r1, r3
 80005ce:	2044      	movs	r0, #68	; 0x44
 80005d0:	f7ff fefe 	bl	80003d0 <sensirion_i2c_read_words>
 80005d4:	4603      	mov	r3, r0
 80005d6:	81fb      	strh	r3, [r7, #14]
     * formulas for conversion of the sensor signals, optimized for fixed point
     * algebra:
     * Temperature = 175 * S_T / 65535 - 45
     * Relative Humidity = 125 * (S_RH / 65535) - 6
     */
    *temperature = ((21875 * (int32_t)words[0]) >> 13) - 45000;
 80005d8:	893b      	ldrh	r3, [r7, #8]
 80005da:	461a      	mov	r2, r3
 80005dc:	f245 5373 	movw	r3, #21875	; 0x5573
 80005e0:	fb02 f303 	mul.w	r3, r2, r3
 80005e4:	135b      	asrs	r3, r3, #13
 80005e6:	f5a3 432f 	sub.w	r3, r3, #44800	; 0xaf00
 80005ea:	3bc8      	subs	r3, #200	; 0xc8
 80005ec:	687a      	ldr	r2, [r7, #4]
 80005ee:	6013      	str	r3, [r2, #0]
    *humidity = ((15625 * (int32_t)words[1]) >> 13) - 6000;
 80005f0:	897b      	ldrh	r3, [r7, #10]
 80005f2:	461a      	mov	r2, r3
 80005f4:	f643 5309 	movw	r3, #15625	; 0x3d09
 80005f8:	fb02 f303 	mul.w	r3, r2, r3
 80005fc:	135b      	asrs	r3, r3, #13
 80005fe:	f5a3 53bb 	sub.w	r3, r3, #5984	; 0x1760
 8000602:	3b10      	subs	r3, #16
 8000604:	683a      	ldr	r2, [r7, #0]
 8000606:	6013      	str	r3, [r2, #0]

    return ret;
 8000608:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800060c:	4618      	mov	r0, r3
 800060e:	3710      	adds	r7, #16
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}

08000614 <sht4x_enable_low_power_mode>:
    uint32_t serial;

    return sht4x_read_serial(&serial);
}

void sht4x_enable_low_power_mode(uint8_t enable_low_power_mode) {
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	71fb      	strb	r3, [r7, #7]
    if (enable_low_power_mode) {
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d007      	beq.n	8000634 <sht4x_enable_low_power_mode+0x20>
        sht4x_cmd_measure = SHT4X_CMD_MEASURE_LPM;
 8000624:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <sht4x_enable_low_power_mode+0x3c>)
 8000626:	22e0      	movs	r2, #224	; 0xe0
 8000628:	701a      	strb	r2, [r3, #0]
        sht4x_cmd_measure_delay_us = SHT4X_MEASUREMENT_DURATION_LPM_USEC;
 800062a:	4b0a      	ldr	r3, [pc, #40]	; (8000654 <sht4x_enable_low_power_mode+0x40>)
 800062c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000630:	801a      	strh	r2, [r3, #0]
    } else {
        sht4x_cmd_measure = SHT4X_CMD_MEASURE_HPM;
        sht4x_cmd_measure_delay_us = SHT4X_MEASUREMENT_DURATION_USEC;
    }
}
 8000632:	e006      	b.n	8000642 <sht4x_enable_low_power_mode+0x2e>
        sht4x_cmd_measure = SHT4X_CMD_MEASURE_HPM;
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <sht4x_enable_low_power_mode+0x3c>)
 8000636:	22fd      	movs	r2, #253	; 0xfd
 8000638:	701a      	strb	r2, [r3, #0]
        sht4x_cmd_measure_delay_us = SHT4X_MEASUREMENT_DURATION_USEC;
 800063a:	4b06      	ldr	r3, [pc, #24]	; (8000654 <sht4x_enable_low_power_mode+0x40>)
 800063c:	f242 7210 	movw	r2, #10000	; 0x2710
 8000640:	801a      	strh	r2, [r3, #0]
}
 8000642:	bf00      	nop
 8000644:	370c      	adds	r7, #12
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	20000008 	.word	0x20000008
 8000654:	2000000a 	.word	0x2000000a

08000658 <platform_stts22h_init>:
#include <stm32wbxx_hal.h>
stmdev_ctx_t dev_ctx;
stmdev_ctx_t *ctx;

bool platform_stts22h_init(I2C_HandleTypeDef* i2c_handle)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
	  static uint8_t whoamI;
	  /* Initialize mems driver interface */

	  dev_ctx.write_reg = platform_write;
 8000660:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <platform_stts22h_init+0x3c>)
 8000662:	4a0d      	ldr	r2, [pc, #52]	; (8000698 <platform_stts22h_init+0x40>)
 8000664:	601a      	str	r2, [r3, #0]
	  dev_ctx.read_reg = platform_read;
 8000666:	4b0b      	ldr	r3, [pc, #44]	; (8000694 <platform_stts22h_init+0x3c>)
 8000668:	4a0c      	ldr	r2, [pc, #48]	; (800069c <platform_stts22h_init+0x44>)
 800066a:	605a      	str	r2, [r3, #4]
	  dev_ctx.handle = &i2c_handle;
 800066c:	4a09      	ldr	r2, [pc, #36]	; (8000694 <platform_stts22h_init+0x3c>)
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	60d3      	str	r3, [r2, #12]
	  ctx = &dev_ctx;
 8000672:	4b0b      	ldr	r3, [pc, #44]	; (80006a0 <platform_stts22h_init+0x48>)
 8000674:	4a07      	ldr	r2, [pc, #28]	; (8000694 <platform_stts22h_init+0x3c>)
 8000676:	601a      	str	r2, [r3, #0]
	  /* Check device ID */
	  stts22h_dev_id_get(&whoamI);
 8000678:	480a      	ldr	r0, [pc, #40]	; (80006a4 <platform_stts22h_init+0x4c>)
 800067a:	f000 f966 	bl	800094a <stts22h_dev_id_get>

	  return (whoamI == STTS22H_ID ? true : false);
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <platform_stts22h_init+0x4c>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2ba0      	cmp	r3, #160	; 0xa0
 8000684:	bf0c      	ite	eq
 8000686:	2301      	moveq	r3, #1
 8000688:	2300      	movne	r3, #0
 800068a:	b2db      	uxtb	r3, r3
}
 800068c:	4618      	mov	r0, r3
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	200000d8 	.word	0x200000d8
 8000698:	080006a9 	.word	0x080006a9
 800069c:	080006df 	.word	0x080006df
 80006a0:	200000e8 	.word	0x200000e8
 80006a4:	200000ec 	.word	0x200000ec

080006a8 <platform_write>:

int32_t platform_write(void *handle, uint8_t Reg, const uint8_t *Bufp, uint16_t len) {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af02      	add	r7, sp, #8
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	607a      	str	r2, [r7, #4]
 80006b2:	461a      	mov	r2, r3
 80006b4:	460b      	mov	r3, r1
 80006b6:	72fb      	strb	r3, [r7, #11]
 80006b8:	4613      	mov	r3, r2
 80006ba:	813b      	strh	r3, [r7, #8]
	return (int8_t)HAL_I2C_Master_Receive(handle, (uint16_t)(Reg<<1), (uint8_t*)Bufp, len,5);
 80006bc:	7afb      	ldrb	r3, [r7, #11]
 80006be:	b29b      	uxth	r3, r3
 80006c0:	005b      	lsls	r3, r3, #1
 80006c2:	b299      	uxth	r1, r3
 80006c4:	893b      	ldrh	r3, [r7, #8]
 80006c6:	2205      	movs	r2, #5
 80006c8:	9200      	str	r2, [sp, #0]
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	68f8      	ldr	r0, [r7, #12]
 80006ce:	f004 fc3f 	bl	8004f50 <HAL_I2C_Master_Receive>
 80006d2:	4603      	mov	r3, r0
 80006d4:	b25b      	sxtb	r3, r3
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3710      	adds	r7, #16
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}

080006de <platform_read>:


int32_t platform_read(void *handle, uint8_t Reg, const uint8_t *Bufp, uint16_t len) {
 80006de:	b580      	push	{r7, lr}
 80006e0:	b086      	sub	sp, #24
 80006e2:	af02      	add	r7, sp, #8
 80006e4:	60f8      	str	r0, [r7, #12]
 80006e6:	607a      	str	r2, [r7, #4]
 80006e8:	461a      	mov	r2, r3
 80006ea:	460b      	mov	r3, r1
 80006ec:	72fb      	strb	r3, [r7, #11]
 80006ee:	4613      	mov	r3, r2
 80006f0:	813b      	strh	r3, [r7, #8]
	return (int8_t)HAL_I2C_Master_Transmit(handle, (uint16_t)(Reg<<1), (uint8_t*)Bufp, len,5);
 80006f2:	7afb      	ldrb	r3, [r7, #11]
 80006f4:	b29b      	uxth	r3, r3
 80006f6:	005b      	lsls	r3, r3, #1
 80006f8:	b299      	uxth	r1, r3
 80006fa:	893b      	ldrh	r3, [r7, #8]
 80006fc:	2205      	movs	r2, #5
 80006fe:	9200      	str	r2, [sp, #0]
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	68f8      	ldr	r0, [r7, #12]
 8000704:	f004 fb30 	bl	8004d68 <HAL_I2C_Master_Transmit>
 8000708:	4603      	mov	r3, r0
 800070a:	b25b      	sxtb	r3, r3
}
 800070c:	4618      	mov	r0, r3
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <stts22h_read_reg>:
  *
  */
int32_t __weak stts22h_read_reg( uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8000714:	b590      	push	{r4, r7, lr}
 8000716:	b085      	sub	sp, #20
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	6039      	str	r1, [r7, #0]
 800071e:	71fb      	strb	r3, [r7, #7]
 8000720:	4613      	mov	r3, r2
 8000722:	80bb      	strh	r3, [r7, #4]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000724:	4b07      	ldr	r3, [pc, #28]	; (8000744 <stts22h_read_reg+0x30>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	685c      	ldr	r4, [r3, #4]
 800072a:	4b06      	ldr	r3, [pc, #24]	; (8000744 <stts22h_read_reg+0x30>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	68d8      	ldr	r0, [r3, #12]
 8000730:	88bb      	ldrh	r3, [r7, #4]
 8000732:	79f9      	ldrb	r1, [r7, #7]
 8000734:	683a      	ldr	r2, [r7, #0]
 8000736:	47a0      	blx	r4
 8000738:	60f8      	str	r0, [r7, #12]

  return ret;
 800073a:	68fb      	ldr	r3, [r7, #12]
}
 800073c:	4618      	mov	r0, r3
 800073e:	3714      	adds	r7, #20
 8000740:	46bd      	mov	sp, r7
 8000742:	bd90      	pop	{r4, r7, pc}
 8000744:	200000e8 	.word	0x200000e8

08000748 <stts22h_write_reg>:
  *
  */
int32_t __weak stts22h_write_reg( uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8000748:	b590      	push	{r4, r7, lr}
 800074a:	b085      	sub	sp, #20
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	6039      	str	r1, [r7, #0]
 8000752:	71fb      	strb	r3, [r7, #7]
 8000754:	4613      	mov	r3, r2
 8000756:	80bb      	strh	r3, [r7, #4]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8000758:	4b07      	ldr	r3, [pc, #28]	; (8000778 <stts22h_write_reg+0x30>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	681c      	ldr	r4, [r3, #0]
 800075e:	4b06      	ldr	r3, [pc, #24]	; (8000778 <stts22h_write_reg+0x30>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	68d8      	ldr	r0, [r3, #12]
 8000764:	88bb      	ldrh	r3, [r7, #4]
 8000766:	79f9      	ldrb	r1, [r7, #7]
 8000768:	683a      	ldr	r2, [r7, #0]
 800076a:	47a0      	blx	r4
 800076c:	60f8      	str	r0, [r7, #12]

  return ret;
 800076e:	68fb      	ldr	r3, [r7, #12]
}
 8000770:	4618      	mov	r0, r3
 8000772:	3714      	adds	r7, #20
 8000774:	46bd      	mov	sp, r7
 8000776:	bd90      	pop	{r4, r7, pc}
 8000778:	200000e8 	.word	0x200000e8

0800077c <stts22h_temp_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temp_data_rate_set(
                                   stts22h_odr_temp_t val)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b086      	sub	sp, #24
 8000780:	af00      	add	r7, sp, #0
 8000782:	4603      	mov	r3, r0
 8000784:	71fb      	strb	r3, [r7, #7]
  stts22h_software_reset_t software_reset;
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 8000786:	f107 030c 	add.w	r3, r7, #12
 800078a:	2201      	movs	r2, #1
 800078c:	4619      	mov	r1, r3
 800078e:	2004      	movs	r0, #4
 8000790:	f7ff ffc0 	bl	8000714 <stts22h_read_reg>
 8000794:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8000796:	697b      	ldr	r3, [r7, #20]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d107      	bne.n	80007ac <stts22h_temp_data_rate_set+0x30>
  {
    ret = stts22h_read_reg(STTS22H_SOFTWARE_RESET,
 800079c:	f107 0310 	add.w	r3, r7, #16
 80007a0:	2201      	movs	r2, #1
 80007a2:	4619      	mov	r1, r3
 80007a4:	200c      	movs	r0, #12
 80007a6:	f7ff ffb5 	bl	8000714 <stts22h_read_reg>
 80007aa:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&software_reset, 1);
  }

  if ((val == STTS22H_ONE_SHOT) && (ret == 0))
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d11d      	bne.n	80007ee <stts22h_temp_data_rate_set+0x72>
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d11a      	bne.n	80007ee <stts22h_temp_data_rate_set+0x72>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 80007b8:	7c3b      	ldrb	r3, [r7, #16]
 80007ba:	f043 0302 	orr.w	r3, r3, #2
 80007be:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 80007c0:	f107 0310 	add.w	r3, r7, #16
 80007c4:	2201      	movs	r2, #1
 80007c6:	4619      	mov	r1, r3
 80007c8:	200c      	movs	r0, #12
 80007ca:	f7ff ffbd 	bl	8000748 <stts22h_write_reg>
 80007ce:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d10b      	bne.n	80007ee <stts22h_temp_data_rate_set+0x72>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 80007d6:	7c3b      	ldrb	r3, [r7, #16]
 80007d8:	f36f 0341 	bfc	r3, #1, #1
 80007dc:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 80007de:	f107 0310 	add.w	r3, r7, #16
 80007e2:	2201      	movs	r2, #1
 80007e4:	4619      	mov	r1, r3
 80007e6:	200c      	movs	r0, #12
 80007e8:	f7ff ffae 	bl	8000748 <stts22h_write_reg>
 80007ec:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if (((val == STTS22H_25Hz)  || (val == STTS22H_50Hz)   ||
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	2b02      	cmp	r3, #2
 80007f2:	d008      	beq.n	8000806 <stts22h_temp_data_rate_set+0x8a>
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	2b12      	cmp	r3, #18
 80007f8:	d005      	beq.n	8000806 <stts22h_temp_data_rate_set+0x8a>
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	2b22      	cmp	r3, #34	; 0x22
 80007fe:	d002      	beq.n	8000806 <stts22h_temp_data_rate_set+0x8a>
       (val == STTS22H_100Hz) || (val == STTS22H_200Hz)) &&
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	2b32      	cmp	r3, #50	; 0x32
 8000804:	d123      	bne.n	800084e <stts22h_temp_data_rate_set+0xd2>
      (ctrl.freerun == PROPERTY_DISABLE) && (ret == 0))
 8000806:	7b3b      	ldrb	r3, [r7, #12]
 8000808:	f003 0304 	and.w	r3, r3, #4
 800080c:	b2db      	uxtb	r3, r3
       (val == STTS22H_100Hz) || (val == STTS22H_200Hz)) &&
 800080e:	2b00      	cmp	r3, #0
 8000810:	d11d      	bne.n	800084e <stts22h_temp_data_rate_set+0xd2>
      (ctrl.freerun == PROPERTY_DISABLE) && (ret == 0))
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d11a      	bne.n	800084e <stts22h_temp_data_rate_set+0xd2>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 8000818:	7c3b      	ldrb	r3, [r7, #16]
 800081a:	f043 0302 	orr.w	r3, r3, #2
 800081e:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 8000820:	f107 0310 	add.w	r3, r7, #16
 8000824:	2201      	movs	r2, #1
 8000826:	4619      	mov	r1, r3
 8000828:	200c      	movs	r0, #12
 800082a:	f7ff ff8d 	bl	8000748 <stts22h_write_reg>
 800082e:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d10b      	bne.n	800084e <stts22h_temp_data_rate_set+0xd2>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 8000836:	7c3b      	ldrb	r3, [r7, #16]
 8000838:	f36f 0341 	bfc	r3, #1, #1
 800083c:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 800083e:	f107 0310 	add.w	r3, r7, #16
 8000842:	2201      	movs	r2, #1
 8000844:	4619      	mov	r1, r3
 8000846:	200c      	movs	r0, #12
 8000848:	f7ff ff7e 	bl	8000748 <stts22h_write_reg>
 800084c:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if ((val == STTS22H_1Hz) && (ret == 0))
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	2b04      	cmp	r3, #4
 8000852:	d125      	bne.n	80008a0 <stts22h_temp_data_rate_set+0x124>
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d122      	bne.n	80008a0 <stts22h_temp_data_rate_set+0x124>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 800085a:	7c3b      	ldrb	r3, [r7, #16]
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	743b      	strb	r3, [r7, #16]
    software_reset.low_odr_enable = PROPERTY_ENABLE;
 8000862:	7c3b      	ldrb	r3, [r7, #16]
 8000864:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000868:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 800086a:	f107 0310 	add.w	r3, r7, #16
 800086e:	2201      	movs	r2, #1
 8000870:	4619      	mov	r1, r3
 8000872:	200c      	movs	r0, #12
 8000874:	f7ff ff68 	bl	8000748 <stts22h_write_reg>
 8000878:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d10f      	bne.n	80008a0 <stts22h_temp_data_rate_set+0x124>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 8000880:	7c3b      	ldrb	r3, [r7, #16]
 8000882:	f36f 0341 	bfc	r3, #1, #1
 8000886:	743b      	strb	r3, [r7, #16]
      software_reset.low_odr_enable = PROPERTY_ENABLE;
 8000888:	7c3b      	ldrb	r3, [r7, #16]
 800088a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800088e:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(STTS22H_SOFTWARE_RESET,
 8000890:	f107 0310 	add.w	r3, r7, #16
 8000894:	2201      	movs	r2, #1
 8000896:	4619      	mov	r1, r3
 8000898:	200c      	movs	r0, #12
 800089a:	f7ff ff55 	bl	8000748 <stts22h_write_reg>
 800089e:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if (ret == 0)
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d12a      	bne.n	80008fc <stts22h_temp_data_rate_set+0x180>
  {
    ctrl.one_shot = (uint8_t)val & 0x01U;
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	f003 0301 	and.w	r3, r3, #1
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	7b3b      	ldrb	r3, [r7, #12]
 80008b0:	f362 0300 	bfi	r3, r2, #0, #1
 80008b4:	733b      	strb	r3, [r7, #12]
    ctrl.freerun = ((uint8_t)val & 0x02U) >> 1;
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	b2da      	uxtb	r2, r3
 80008c0:	7b3b      	ldrb	r3, [r7, #12]
 80008c2:	f362 0382 	bfi	r3, r2, #2, #1
 80008c6:	733b      	strb	r3, [r7, #12]
    ctrl.low_odr_start = ((uint8_t)val & 0x04U) >> 2;
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	089b      	lsrs	r3, r3, #2
 80008cc:	f003 0301 	and.w	r3, r3, #1
 80008d0:	b2da      	uxtb	r2, r3
 80008d2:	7b3b      	ldrb	r3, [r7, #12]
 80008d4:	f362 13c7 	bfi	r3, r2, #7, #1
 80008d8:	733b      	strb	r3, [r7, #12]
    ctrl.avg = ((uint8_t)val & 0x30U) >> 4;
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	091b      	lsrs	r3, r3, #4
 80008de:	f003 0303 	and.w	r3, r3, #3
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	7b3b      	ldrb	r3, [r7, #12]
 80008e6:	f362 1305 	bfi	r3, r2, #4, #2
 80008ea:	733b      	strb	r3, [r7, #12]
    ret = stts22h_write_reg(STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 80008ec:	f107 030c 	add.w	r3, r7, #12
 80008f0:	2201      	movs	r2, #1
 80008f2:	4619      	mov	r1, r3
 80008f4:	2004      	movs	r0, #4
 80008f6:	f7ff ff27 	bl	8000748 <stts22h_write_reg>
 80008fa:	6178      	str	r0, [r7, #20]
  }

  return ret;
 80008fc:	697b      	ldr	r3, [r7, #20]
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3718      	adds	r7, #24
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <stts22h_temperature_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temperature_raw_get( int16_t *val)
{
 8000906:	b580      	push	{r7, lr}
 8000908:	b084      	sub	sp, #16
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
  uint8_t buff[2];
  int32_t ret;

  ret = stts22h_read_reg(STTS22H_TEMP_L_OUT, buff, 2);
 800090e:	f107 0308 	add.w	r3, r7, #8
 8000912:	2202      	movs	r2, #2
 8000914:	4619      	mov	r1, r3
 8000916:	2006      	movs	r0, #6
 8000918:	f7ff fefc 	bl	8000714 <stts22h_read_reg>
 800091c:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 800091e:	7a7b      	ldrb	r3, [r7, #9]
 8000920:	b21a      	sxth	r2, r3
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	f9b3 3000 	ldrsh.w	r3, [r3]
 800092c:	b29b      	uxth	r3, r3
 800092e:	021b      	lsls	r3, r3, #8
 8000930:	b29a      	uxth	r2, r3
 8000932:	7a3b      	ldrb	r3, [r7, #8]
 8000934:	b29b      	uxth	r3, r3
 8000936:	4413      	add	r3, r2
 8000938:	b29b      	uxth	r3, r3
 800093a:	b21a      	sxth	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	801a      	strh	r2, [r3, #0]

  return ret;
 8000940:	68fb      	ldr	r3, [r7, #12]
}
 8000942:	4618      	mov	r0, r3
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <stts22h_dev_id_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_dev_id_get( uint8_t *buff)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	b084      	sub	sp, #16
 800094e:	af00      	add	r7, sp, #0
 8000950:	6078      	str	r0, [r7, #4]
  int32_t ret;

  ret = stts22h_read_reg(STTS22H_WHOAMI, buff, 1);
 8000952:	2201      	movs	r2, #1
 8000954:	6879      	ldr	r1, [r7, #4]
 8000956:	2001      	movs	r0, #1
 8000958:	f7ff fedc 	bl	8000714 <stts22h_read_reg>
 800095c:	60f8      	str	r0, [r7, #12]

  return ret;
 800095e:	68fb      	ldr	r3, [r7, #12]
}
 8000960:	4618      	mov	r0, r3
 8000962:	3710      	adds	r7, #16
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}

08000968 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000968:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800096a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800096c:	3304      	adds	r3, #4

0800096e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800096e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000970:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000972:	d3f9      	bcc.n	8000968 <CopyDataInit>
  bx lr
 8000974:	4770      	bx	lr

08000976 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000976:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000978:	3004      	adds	r0, #4

0800097a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800097a:	4288      	cmp	r0, r1
  bcc FillZerobss
 800097c:	d3fb      	bcc.n	8000976 <FillZerobss>
  bx lr
 800097e:	4770      	bx	lr

08000980 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000980:	480c      	ldr	r0, [pc, #48]	; (80009b4 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000982:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000984:	f003 fa92 	bl	8003eac <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000988:	480b      	ldr	r0, [pc, #44]	; (80009b8 <LoopForever+0x8>)
 800098a:	490c      	ldr	r1, [pc, #48]	; (80009bc <LoopForever+0xc>)
 800098c:	4a0c      	ldr	r2, [pc, #48]	; (80009c0 <LoopForever+0x10>)
 800098e:	2300      	movs	r3, #0
 8000990:	f7ff ffed 	bl	800096e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000994:	480b      	ldr	r0, [pc, #44]	; (80009c4 <LoopForever+0x14>)
 8000996:	490c      	ldr	r1, [pc, #48]	; (80009c8 <LoopForever+0x18>)
 8000998:	2300      	movs	r3, #0
 800099a:	f7ff ffee 	bl	800097a <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 800099e:	480b      	ldr	r0, [pc, #44]	; (80009cc <LoopForever+0x1c>)
 80009a0:	490b      	ldr	r1, [pc, #44]	; (80009d0 <LoopForever+0x20>)
 80009a2:	2300      	movs	r3, #0
 80009a4:	f7ff ffe9 	bl	800097a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009a8:	f00a fa88 	bl	800aebc <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80009ac:	f002 fd4c 	bl	8003448 <main>

080009b0 <LoopForever>:

LoopForever:
  b LoopForever
 80009b0:	e7fe      	b.n	80009b0 <LoopForever>
 80009b2:	0000      	.short	0x0000
  ldr   r0, =_estack
 80009b4:	20024000 	.word	0x20024000
  INIT_DATA _sdata, _edata, _sidata
 80009b8:	20000008 	.word	0x20000008
 80009bc:	200000a4 	.word	0x200000a4
 80009c0:	0800cb3c 	.word	0x0800cb3c
  INIT_BSS _sbss, _ebss
 80009c4:	200000b8 	.word	0x200000b8
 80009c8:	200007b4 	.word	0x200007b4
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80009cc:	200300e8 	.word	0x200300e8
 80009d0:	20030c6a 	.word	0x20030c6a

080009d4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009d4:	e7fe      	b.n	80009d4 <ADC1_IRQHandler>

080009d6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80009d6:	b480      	push	{r7}
 80009d8:	af00      	add	r7, sp, #0
  return 1;
 80009da:	2301      	movs	r3, #1
}
 80009dc:	4618      	mov	r0, r3
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr

080009e6 <_kill>:

int _kill(int pid, int sig)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	b082      	sub	sp, #8
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	6078      	str	r0, [r7, #4]
 80009ee:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80009f0:	f00a fa4c 	bl	800ae8c <__errno>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2216      	movs	r2, #22
 80009f8:	601a      	str	r2, [r3, #0]
  return -1;
 80009fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}

08000a06 <_exit>:

void _exit (int status)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	b082      	sub	sp, #8
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000a0e:	f04f 31ff 	mov.w	r1, #4294967295
 8000a12:	6878      	ldr	r0, [r7, #4]
 8000a14:	f7ff ffe7 	bl	80009e6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000a18:	e7fe      	b.n	8000a18 <_exit+0x12>

08000a1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b086      	sub	sp, #24
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	60f8      	str	r0, [r7, #12]
 8000a22:	60b9      	str	r1, [r7, #8]
 8000a24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a26:	2300      	movs	r3, #0
 8000a28:	617b      	str	r3, [r7, #20]
 8000a2a:	e00a      	b.n	8000a42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a2c:	f3af 8000 	nop.w
 8000a30:	4601      	mov	r1, r0
 8000a32:	68bb      	ldr	r3, [r7, #8]
 8000a34:	1c5a      	adds	r2, r3, #1
 8000a36:	60ba      	str	r2, [r7, #8]
 8000a38:	b2ca      	uxtb	r2, r1
 8000a3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	617b      	str	r3, [r7, #20]
 8000a42:	697a      	ldr	r2, [r7, #20]
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	dbf0      	blt.n	8000a2c <_read+0x12>
  }

  return len;
 8000a4a:	687b      	ldr	r3, [r7, #4]
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3718      	adds	r7, #24
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b086      	sub	sp, #24
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a60:	2300      	movs	r3, #0
 8000a62:	617b      	str	r3, [r7, #20]
 8000a64:	e009      	b.n	8000a7a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	1c5a      	adds	r2, r3, #1
 8000a6a:	60ba      	str	r2, [r7, #8]
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	3301      	adds	r3, #1
 8000a78:	617b      	str	r3, [r7, #20]
 8000a7a:	697a      	ldr	r2, [r7, #20]
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	dbf1      	blt.n	8000a66 <_write+0x12>
  }
  return len;
 8000a82:	687b      	ldr	r3, [r7, #4]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3718      	adds	r7, #24
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <_close>:

int _close(int file)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ab4:	605a      	str	r2, [r3, #4]
  return 0;
 8000ab6:	2300      	movs	r3, #0
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr

08000ac4 <_isatty>:

int _isatty(int file)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000acc:	2301      	movs	r3, #1
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr

08000ada <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ada:	b480      	push	{r7}
 8000adc:	b085      	sub	sp, #20
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	60f8      	str	r0, [r7, #12]
 8000ae2:	60b9      	str	r1, [r7, #8]
 8000ae4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ae6:	2300      	movs	r3, #0
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3714      	adds	r7, #20
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000afc:	4a14      	ldr	r2, [pc, #80]	; (8000b50 <_sbrk+0x5c>)
 8000afe:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <_sbrk+0x60>)
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b08:	4b13      	ldr	r3, [pc, #76]	; (8000b58 <_sbrk+0x64>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d102      	bne.n	8000b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b10:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <_sbrk+0x64>)
 8000b12:	4a12      	ldr	r2, [pc, #72]	; (8000b5c <_sbrk+0x68>)
 8000b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b16:	4b10      	ldr	r3, [pc, #64]	; (8000b58 <_sbrk+0x64>)
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4413      	add	r3, r2
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d207      	bcs.n	8000b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b24:	f00a f9b2 	bl	800ae8c <__errno>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	220c      	movs	r2, #12
 8000b2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b32:	e009      	b.n	8000b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b34:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <_sbrk+0x64>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b3a:	4b07      	ldr	r3, [pc, #28]	; (8000b58 <_sbrk+0x64>)
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4413      	add	r3, r2
 8000b42:	4a05      	ldr	r2, [pc, #20]	; (8000b58 <_sbrk+0x64>)
 8000b44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b46:	68fb      	ldr	r3, [r7, #12]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3718      	adds	r7, #24
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	20024000 	.word	0x20024000
 8000b54:	00002000 	.word	0x00002000
 8000b58:	200000f0 	.word	0x200000f0
 8000b5c:	200007b8 	.word	0x200007b8

08000b60 <otCoapSendResponse>:
 * @retval OT_ERROR_NONE     Successfully enqueued the CoAP response message.
 * @retval OT_ERROR_NO_BUFS  Insufficient buffers available to send the CoAP response.
 *
 */
static inline otError otCoapSendResponse(otInstance *aInstance, otMessage *aMessage, const otMessageInfo *aMessageInfo)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60f8      	str	r0, [r7, #12]
 8000b68:	60b9      	str	r1, [r7, #8]
 8000b6a:	607a      	str	r2, [r7, #4]
    // NOLINTNEXTLINE(modernize-use-nullptr)
    return otCoapSendResponseWithParameters(aInstance, aMessage, aMessageInfo, NULL);
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	68b9      	ldr	r1, [r7, #8]
 8000b72:	68f8      	ldr	r0, [r7, #12]
 8000b74:	f007 ff3b 	bl	80089ee <otCoapSendResponseWithParameters>
 8000b78:	4603      	mov	r3, r0
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <APP_THREAD_Init>:
static otInstance *sInstance = NULL;

/* Functions Definition ------------------------------------------------------*/

void APP_THREAD_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0

	  /* USER CODE END APP_THREAD_INIT_1 */
	  SHCI_C2_RADIO_AllowLowPower(THREAD_IP, FALSE);
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2001      	movs	r0, #1
 8000b8e:	f008 ff54 	bl	8009a3a <SHCI_C2_RADIO_AllowLowPower>
	  SHCI_CmdStatus_t ThreadInitStatus;

	  /* Check the compatibility with the Coprocessor Wireless Firmware loaded */
	  APP_THREAD_CheckWirelessFirmwareInfo();
 8000b92:	f000 fad9 	bl	8001148 <APP_THREAD_CheckWirelessFirmwareInfo>
	#if (CFG_USB_INTERFACE_ENABLE != 0)
	  VCP_Init(&VcpTxBuffer[0], &VcpRxBuffer[0]);
	#endif /* (CFG_USB_INTERFACE_ENABLE != 0) */

	  /* Register cmdbuffer */
	  APP_THREAD_RegisterCmdBuffer(&ThreadOtCmdBuffer);
 8000b96:	482e      	ldr	r0, [pc, #184]	; (8000c50 <APP_THREAD_Init+0xcc>)
 8000b98:	f000 fd42 	bl	8001620 <APP_THREAD_RegisterCmdBuffer>

	  /**
	   * Do not allow standby in the application
	   */
	  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_DISABLE);
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	2002      	movs	r0, #2
 8000ba0:	f009 fe34 	bl	800a80c <UTIL_LPM_SetOffMode>
	  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_DISABLE);
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	2002      	movs	r0, #2
 8000ba8:	f009 fe00 	bl	800a7ac <UTIL_LPM_SetStopMode>
	/* Init config buffer and call TL_THREAD_Init */
	APP_THREAD_TL_THREAD_INIT();
 8000bac:	f000 fdf6 	bl	800179c <APP_THREAD_TL_THREAD_INIT>

	/* Configure UART for sending CLI command from M4 */
	APP_THREAD_Init_UART_CLI();
 8000bb0:	f000 fdec 	bl	800178c <APP_THREAD_Init_UART_CLI>

	/* Send Thread start system cmd to M0 */
	ThreadInitStatus = SHCI_C2_THREAD_Init();
 8000bb4:	f008 ff15 	bl	80099e2 <SHCI_C2_THREAD_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	71fb      	strb	r3, [r7, #7]

	//otPlatRadioGetIeeeEui64(sInstance, &eui64);

	/* Prevent unused argument(s) compilation warning */
	UNUSED(ThreadInitStatus);
	sInstance = otInstanceInitSingle();
 8000bbc:	f007 ff7f 	bl	8008abe <otInstanceInitSingle>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	4a24      	ldr	r2, [pc, #144]	; (8000c54 <APP_THREAD_Init+0xd0>)
 8000bc4:	6013      	str	r3, [r2, #0]
	assert(sInstance);
 8000bc6:	4b23      	ldr	r3, [pc, #140]	; (8000c54 <APP_THREAD_Init+0xd0>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d105      	bne.n	8000bda <APP_THREAD_Init+0x56>
 8000bce:	4b22      	ldr	r3, [pc, #136]	; (8000c58 <APP_THREAD_Init+0xd4>)
 8000bd0:	4a22      	ldr	r2, [pc, #136]	; (8000c5c <APP_THREAD_Init+0xd8>)
 8000bd2:	21c7      	movs	r1, #199	; 0xc7
 8000bd4:	4822      	ldr	r0, [pc, #136]	; (8000c60 <APP_THREAD_Init+0xdc>)
 8000bd6:	f00a f93b 	bl	800ae50 <__assert_func>
	APP_THREAD_SetSleepyEndDeviceMode();
 8000bda:	f000 f98f 	bl	8000efc <APP_THREAD_SetSleepyEndDeviceMode>
	/* Initialize and configure the Thread device*/
	otPlatRadioSetTransmitPower(sInstance, 6);
 8000bde:	4b1d      	ldr	r3, [pc, #116]	; (8000c54 <APP_THREAD_Init+0xd0>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2106      	movs	r1, #6
 8000be4:	4618      	mov	r0, r3
 8000be6:	f008 fec9 	bl	800997c <otPlatRadioSetTransmitPower>
	APP_THREAD_DeviceConfig();
 8000bea:	f000 f9bb 	bl	8000f64 <APP_THREAD_DeviceConfig>
	//appSrpInit();
	/* Register task */
	/* Create the different tasks */
	UTIL_SEQ_RegTask(1 << (uint32_t) CFG_TASK_MSG_FROM_M0_TO_M4, UTIL_SEQ_RFU,
 8000bee:	4a1d      	ldr	r2, [pc, #116]	; (8000c64 <APP_THREAD_Init+0xe0>)
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	f009 ff6c 	bl	800aad0 <UTIL_SEQ_RegTask>
			APP_THREAD_ProcessMsgM0ToM4);

	HW_TS_Create(CFG_TIM_PROC_ID_ISR, &coapMessageTimerId, hw_ts_Repeated,
 8000bf8:	4b1b      	ldr	r3, [pc, #108]	; (8000c68 <APP_THREAD_Init+0xe4>)
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	491b      	ldr	r1, [pc, #108]	; (8000c6c <APP_THREAD_Init+0xe8>)
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f002 f9c6 	bl	8002f90 <HW_TS_Create>
			(HW_TS_pTimerCb_t) APP_THREAD_SendCoapMsg);
	HW_TS_Create(CFG_TIM_PROC_ID_ISR, &setThreadLpTimerId, hw_ts_SingleShot,
 8000c04:	4b1a      	ldr	r3, [pc, #104]	; (8000c70 <APP_THREAD_Init+0xec>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	491a      	ldr	r1, [pc, #104]	; (8000c74 <APP_THREAD_Init+0xf0>)
 8000c0a:	2000      	movs	r0, #0
 8000c0c:	f002 f9c0 	bl	8002f90 <HW_TS_Create>
			APP_THREAD_SetSleepyEndDeviceMode);
	HW_TS_Create(CFG_TIM_PROC_ID_ISR, &srpRegisterTimerId, hw_ts_SingleShot,
 8000c10:	4b19      	ldr	r3, [pc, #100]	; (8000c78 <APP_THREAD_Init+0xf4>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	4919      	ldr	r1, [pc, #100]	; (8000c7c <APP_THREAD_Init+0xf8>)
 8000c16:	2000      	movs	r0, #0
 8000c18:	f002 f9ba 	bl	8002f90 <HW_TS_Create>
			appSrpInit);
	HW_TS_Start(coapMessageTimerId, coapMessageIntervalMs);
 8000c1c:	4b13      	ldr	r3, [pc, #76]	; (8000c6c <APP_THREAD_Init+0xe8>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	f24f 0223 	movw	r2, #61475	; 0xf023
 8000c24:	4611      	mov	r1, r2
 8000c26:	4618      	mov	r0, r3
 8000c28:	f002 fab0 	bl	800318c <HW_TS_Start>
	//HW_TS_Start(srpRegisterTimerId, 10 * 1000 * 1000 / CFG_TS_TICK_VAL);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	2102      	movs	r1, #2
 8000c30:	4813      	ldr	r0, [pc, #76]	; (8000c80 <APP_THREAD_Init+0xfc>)
 8000c32:	f003 ff91 	bl	8004b58 <HAL_GPIO_WritePin>
	/* USER CODE BEGIN INIT TASKS */


	UTIL_LPM_SetStopMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_ENABLE);
 8000c36:	2100      	movs	r1, #0
 8000c38:	2002      	movs	r0, #2
 8000c3a:	f009 fdb7 	bl	800a7ac <UTIL_LPM_SetStopMode>
	SHCI_C2_RADIO_AllowLowPower(THREAD_IP, TRUE);
 8000c3e:	2101      	movs	r1, #1
 8000c40:	2001      	movs	r0, #1
 8000c42:	f008 fefa 	bl	8009a3a <SHCI_C2_RADIO_AllowLowPower>

}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	200300e8 	.word	0x200300e8
 8000c54:	20000248 	.word	0x20000248
 8000c58:	0800c2b8 	.word	0x0800c2b8
 8000c5c:	0800c990 	.word	0x0800c990
 8000c60:	0800c2c4 	.word	0x0800c2c4
 8000c64:	08001831 	.word	0x08001831
 8000c68:	080013c1 	.word	0x080013c1
 8000c6c:	20000104 	.word	0x20000104
 8000c70:	08000efd 	.word	0x08000efd
 8000c74:	20000105 	.word	0x20000105
 8000c78:	08000c85 	.word	0x08000c85
 8000c7c:	20000106 	.word	0x20000106
 8000c80:	48000800 	.word	0x48000800

08000c84 <appSrpInit>:

void appSrpInit(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b090      	sub	sp, #64	; 0x40
 8000c88:	af00      	add	r7, sp, #0
    otError error = OT_ERROR_NONE;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    char *hostName;
    char *HOST_NAME = "OT-HS-0";
 8000c90:	4b3a      	ldr	r3, [pc, #232]	; (8000d7c <appSrpInit+0xf8>)
 8000c92:	63bb      	str	r3, [r7, #56]	; 0x38
    uint16_t size;
    hostName = otSrpClientBuffersGetHostNameString(sInstance, &size);
 8000c94:	4b3a      	ldr	r3, [pc, #232]	; (8000d80 <appSrpInit+0xfc>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f107 0226 	add.w	r2, r7, #38	; 0x26
 8000c9c:	4611      	mov	r1, r2
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f009 f98d 	bl	8009fbe <otSrpClientBuffersGetHostNameString>
 8000ca4:	6378      	str	r0, [r7, #52]	; 0x34
    error |= otSrpClientSetHostName(sInstance, HOST_NAME);
 8000ca6:	4b36      	ldr	r3, [pc, #216]	; (8000d80 <appSrpInit+0xfc>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000cac:	4618      	mov	r0, r3
 8000cae:	f009 f8f9 	bl	8009ea4 <otSrpClientSetHostName>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    memcpy(hostName, HOST_NAME, sizeof(HOST_NAME) + 1);
 8000cc0:	2205      	movs	r2, #5
 8000cc2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000cc4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000cc6:	f00a f92d 	bl	800af24 <memcpy>

    otSrpClientEnableAutoHostAddress(sInstance);
 8000cca:	4b2d      	ldr	r3, [pc, #180]	; (8000d80 <appSrpInit+0xfc>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f009 f919 	bl	8009f06 <otSrpClientEnableAutoHostAddress>


    otSrpClientBuffersServiceEntry *entry = NULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	633b      	str	r3, [r7, #48]	; 0x30
    char *string;

    entry = otSrpClientBuffersAllocateService(sInstance);
 8000cd8:	4b29      	ldr	r3, [pc, #164]	; (8000d80 <appSrpInit+0xfc>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f009 f99e 	bl	800a01e <otSrpClientBuffersAllocateService>
 8000ce2:	6338      	str	r0, [r7, #48]	; 0x30

    entry->mService.mPort = 33434;
 8000ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ce6:	f248 229a 	movw	r2, #33434	; 0x829a
 8000cea:	821a      	strh	r2, [r3, #16]
    char INST_NAME[32];
    snprintf(INST_NAME, 32, "ipv6bc%d", 255);
 8000cec:	1d38      	adds	r0, r7, #4
 8000cee:	23ff      	movs	r3, #255	; 0xff
 8000cf0:	4a24      	ldr	r2, [pc, #144]	; (8000d84 <appSrpInit+0x100>)
 8000cf2:	2120      	movs	r1, #32
 8000cf4:	f00a fd0a 	bl	800b70c <sniprintf>
    char *SERV_NAME = "_ot._udp";
 8000cf8:	4b23      	ldr	r3, [pc, #140]	; (8000d88 <appSrpInit+0x104>)
 8000cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    string = otSrpClientBuffersGetServiceEntryInstanceNameString(entry, &size);
 8000cfc:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8000d00:	4619      	mov	r1, r3
 8000d02:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000d04:	f009 f9e8 	bl	800a0d8 <otSrpClientBuffersGetServiceEntryInstanceNameString>
 8000d08:	62b8      	str	r0, [r7, #40]	; 0x28
    memcpy(string, INST_NAME, size);
 8000d0a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	1d3b      	adds	r3, r7, #4
 8000d10:	4619      	mov	r1, r3
 8000d12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000d14:	f00a f906 	bl	800af24 <memcpy>


    string = otSrpClientBuffersGetServiceEntryServiceNameString(entry, &size);
 8000d18:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000d20:	f009 f9a7 	bl	800a072 <otSrpClientBuffersGetServiceEntryServiceNameString>
 8000d24:	62b8      	str	r0, [r7, #40]	; 0x28
    memcpy(string, SERV_NAME, size);
 8000d26:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000d28:	461a      	mov	r2, r3
 8000d2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000d2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000d2e:	f00a f8f9 	bl	800af24 <memcpy>

    error |= otSrpClientAddService(sInstance, &entry->mService);
 8000d32:	4b13      	ldr	r3, [pc, #76]	; (8000d80 <appSrpInit+0xfc>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000d38:	4611      	mov	r1, r2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f009 f90e 	bl	8009f5c <otSrpClientAddService>
 8000d40:	4603      	mov	r3, r0
 8000d42:	461a      	mov	r2, r3
 8000d44:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    entry = NULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	633b      	str	r3, [r7, #48]	; 0x30

    otSrpClientEnableAutoStartMode(sInstance, /* aCallback */ NULL, /* aContext */ NULL);
 8000d52:	4b0b      	ldr	r3, [pc, #44]	; (8000d80 <appSrpInit+0xfc>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	2200      	movs	r2, #0
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f009 f86e 	bl	8009e3c <otSrpClientEnableAutoStartMode>
    if(error != OT_ERROR_NONE) HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8000d60:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d004      	beq.n	8000d72 <appSrpInit+0xee>
 8000d68:	2201      	movs	r2, #1
 8000d6a:	2102      	movs	r1, #2
 8000d6c:	4807      	ldr	r0, [pc, #28]	; (8000d8c <appSrpInit+0x108>)
 8000d6e:	f003 fef3 	bl	8004b58 <HAL_GPIO_WritePin>
}
 8000d72:	bf00      	nop
 8000d74:	3740      	adds	r7, #64	; 0x40
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	0800c328 	.word	0x0800c328
 8000d80:	20000248 	.word	0x20000248
 8000d84:	0800c330 	.word	0x0800c330
 8000d88:	0800c33c 	.word	0x0800c33c
 8000d8c:	48000800 	.word	0x48000800

08000d90 <APP_THREAD_Error>:
 * @param  ErrId :
 * @param  ErrCode
 * @retval None
 */
void APP_THREAD_Error(uint32_t ErrId, uint32_t ErrCode)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN APP_THREAD_Error_1 */

	/* USER CODE END APP_THREAD_Error_1 */
	switch (ErrId)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2b16      	cmp	r3, #22
 8000d9e:	f200 8081 	bhi.w	8000ea4 <APP_THREAD_Error+0x114>
 8000da2:	a201      	add	r2, pc, #4	; (adr r2, 8000da8 <APP_THREAD_Error+0x18>)
 8000da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000da8:	08000e05 	.word	0x08000e05
 8000dac:	08000e0f 	.word	0x08000e0f
 8000db0:	08000e19 	.word	0x08000e19
 8000db4:	08000e23 	.word	0x08000e23
 8000db8:	08000e2d 	.word	0x08000e2d
 8000dbc:	08000e37 	.word	0x08000e37
 8000dc0:	08000e41 	.word	0x08000e41
 8000dc4:	08000e4b 	.word	0x08000e4b
 8000dc8:	08000e5f 	.word	0x08000e5f
 8000dcc:	08000e69 	.word	0x08000e69
 8000dd0:	08000e73 	.word	0x08000e73
 8000dd4:	08000e7d 	.word	0x08000e7d
 8000dd8:	08000ea5 	.word	0x08000ea5
 8000ddc:	08000e87 	.word	0x08000e87
 8000de0:	08000e91 	.word	0x08000e91
 8000de4:	08000ea5 	.word	0x08000ea5
 8000de8:	08000ea5 	.word	0x08000ea5
 8000dec:	08000ea5 	.word	0x08000ea5
 8000df0:	08000ea5 	.word	0x08000ea5
 8000df4:	08000ea5 	.word	0x08000ea5
 8000df8:	08000e9b 	.word	0x08000e9b
 8000dfc:	08000ea5 	.word	0x08000ea5
 8000e00:	08000e55 	.word	0x08000e55
	{
	case ERR_REC_MULTI_MSG_FROM_M0:
		APP_THREAD_TraceError("ERROR : ERR_REC_MULTI_MSG_FROM_M0 ", ErrCode);
 8000e04:	6839      	ldr	r1, [r7, #0]
 8000e06:	482c      	ldr	r0, [pc, #176]	; (8000eb8 <APP_THREAD_Error+0x128>)
 8000e08:	f000 f98a 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e0c:	e04f      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_SET_STATE_CB:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_STATE_CB ", ErrCode);
 8000e0e:	6839      	ldr	r1, [r7, #0]
 8000e10:	482a      	ldr	r0, [pc, #168]	; (8000ebc <APP_THREAD_Error+0x12c>)
 8000e12:	f000 f985 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e16:	e04a      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_SET_CHANNEL:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_CHANNEL ", ErrCode);
 8000e18:	6839      	ldr	r1, [r7, #0]
 8000e1a:	4829      	ldr	r0, [pc, #164]	; (8000ec0 <APP_THREAD_Error+0x130>)
 8000e1c:	f000 f980 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e20:	e045      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_SET_PANID:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_PANID ", ErrCode);
 8000e22:	6839      	ldr	r1, [r7, #0]
 8000e24:	4827      	ldr	r0, [pc, #156]	; (8000ec4 <APP_THREAD_Error+0x134>)
 8000e26:	f000 f97b 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e2a:	e040      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_IPV6_ENABLE:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_IPV6_ENABLE ", ErrCode);
 8000e2c:	6839      	ldr	r1, [r7, #0]
 8000e2e:	4826      	ldr	r0, [pc, #152]	; (8000ec8 <APP_THREAD_Error+0x138>)
 8000e30:	f000 f976 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e34:	e03b      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_START:
		APP_THREAD_TraceError("ERROR: ERR_THREAD_START ", ErrCode);
 8000e36:	6839      	ldr	r1, [r7, #0]
 8000e38:	4824      	ldr	r0, [pc, #144]	; (8000ecc <APP_THREAD_Error+0x13c>)
 8000e3a:	f000 f971 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e3e:	e036      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_ERASE_PERSISTENT_INFO:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_ERASE_PERSISTENT_INFO ",
 8000e40:	6839      	ldr	r1, [r7, #0]
 8000e42:	4823      	ldr	r0, [pc, #140]	; (8000ed0 <APP_THREAD_Error+0x140>)
 8000e44:	f000 f96c 	bl	8001120 <APP_THREAD_TraceError>
				ErrCode);
		break;
 8000e48:	e031      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_SET_NETWORK_KEY:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_NETWORK_KEY ", ErrCode);
 8000e4a:	6839      	ldr	r1, [r7, #0]
 8000e4c:	4821      	ldr	r0, [pc, #132]	; (8000ed4 <APP_THREAD_Error+0x144>)
 8000e4e:	f000 f967 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e52:	e02c      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_CHECK_WIRELESS:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_CHECK_WIRELESS ", ErrCode);
 8000e54:	6839      	ldr	r1, [r7, #0]
 8000e56:	4820      	ldr	r0, [pc, #128]	; (8000ed8 <APP_THREAD_Error+0x148>)
 8000e58:	f000 f962 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e5c:	e027      	b.n	8000eae <APP_THREAD_Error+0x11e>
		/* USER CODE BEGIN APP_THREAD_Error_2 */
	case ERR_THREAD_COAP_START:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_START ", ErrCode);
 8000e5e:	6839      	ldr	r1, [r7, #0]
 8000e60:	481e      	ldr	r0, [pc, #120]	; (8000edc <APP_THREAD_Error+0x14c>)
 8000e62:	f000 f95d 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e66:	e022      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_COAP_ADD_RESSOURCE:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_ADD_RESSOURCE ",
 8000e68:	6839      	ldr	r1, [r7, #0]
 8000e6a:	481d      	ldr	r0, [pc, #116]	; (8000ee0 <APP_THREAD_Error+0x150>)
 8000e6c:	f000 f958 	bl	8001120 <APP_THREAD_TraceError>
				ErrCode);
		break;
 8000e70:	e01d      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_MESSAGE_READ:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_MESSAGE_READ ", ErrCode);
 8000e72:	6839      	ldr	r1, [r7, #0]
 8000e74:	481b      	ldr	r0, [pc, #108]	; (8000ee4 <APP_THREAD_Error+0x154>)
 8000e76:	f000 f953 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e7a:	e018      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_COAP_SEND_RESPONSE:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_SEND_RESPONSE ",
 8000e7c:	6839      	ldr	r1, [r7, #0]
 8000e7e:	481a      	ldr	r0, [pc, #104]	; (8000ee8 <APP_THREAD_Error+0x158>)
 8000e80:	f000 f94e 	bl	8001120 <APP_THREAD_TraceError>
				ErrCode);
		break;
 8000e84:	e013      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_COAP_APPEND:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_APPEND ", ErrCode);
 8000e86:	6839      	ldr	r1, [r7, #0]
 8000e88:	4818      	ldr	r0, [pc, #96]	; (8000eec <APP_THREAD_Error+0x15c>)
 8000e8a:	f000 f949 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e8e:	e00e      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_COAP_SEND_REQUEST:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_COAP_SEND_REQUEST ", ErrCode);
 8000e90:	6839      	ldr	r1, [r7, #0]
 8000e92:	4817      	ldr	r0, [pc, #92]	; (8000ef0 <APP_THREAD_Error+0x160>)
 8000e94:	f000 f944 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000e98:	e009      	b.n	8000eae <APP_THREAD_Error+0x11e>
	case ERR_THREAD_MSG_COMPARE_FAILED:
		APP_THREAD_TraceError("ERROR : ERR_THREAD_MSG_COMPARE_FAILED ",
 8000e9a:	6839      	ldr	r1, [r7, #0]
 8000e9c:	4815      	ldr	r0, [pc, #84]	; (8000ef4 <APP_THREAD_Error+0x164>)
 8000e9e:	f000 f93f 	bl	8001120 <APP_THREAD_TraceError>
				ErrCode);
		break;
 8000ea2:	e004      	b.n	8000eae <APP_THREAD_Error+0x11e>
		/* USER CODE END APP_THREAD_Error_2 */
	default:
		APP_THREAD_TraceError("ERROR Unknown ", 0);
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4814      	ldr	r0, [pc, #80]	; (8000ef8 <APP_THREAD_Error+0x168>)
 8000ea8:	f000 f93a 	bl	8001120 <APP_THREAD_TraceError>
		break;
 8000eac:	bf00      	nop
	}
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	0800c348 	.word	0x0800c348
 8000ebc:	0800c36c 	.word	0x0800c36c
 8000ec0:	0800c390 	.word	0x0800c390
 8000ec4:	0800c3b0 	.word	0x0800c3b0
 8000ec8:	0800c3d0 	.word	0x0800c3d0
 8000ecc:	0800c3f0 	.word	0x0800c3f0
 8000ed0:	0800c40c 	.word	0x0800c40c
 8000ed4:	0800c438 	.word	0x0800c438
 8000ed8:	0800c45c 	.word	0x0800c45c
 8000edc:	0800c480 	.word	0x0800c480
 8000ee0:	0800c4a0 	.word	0x0800c4a0
 8000ee4:	0800c4c8 	.word	0x0800c4c8
 8000ee8:	0800c4ec 	.word	0x0800c4ec
 8000eec:	0800c514 	.word	0x0800c514
 8000ef0:	0800c534 	.word	0x0800c534
 8000ef4:	0800c55c 	.word	0x0800c55c
 8000ef8:	0800c584 	.word	0x0800c584

08000efc <APP_THREAD_SetSleepyEndDeviceMode>:
 *
 * @param None
 * @retval None
 */
void APP_THREAD_SetSleepyEndDeviceMode(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
	otError error = OT_ERROR_NONE;
 8000f02:	2300      	movs	r3, #0
 8000f04:	71fb      	strb	r3, [r7, #7]

	/* Set the pool period to 5 sec. It means that when the device will enter
	 * in 'sleepy end device' mode, it will send an ACK_Request every 5 sec.
	 * This message will act as keep alive message.
	 */
	otLinkSetPollPeriod(sInstance, 5000);
 8000f06:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <APP_THREAD_SetSleepyEndDeviceMode+0x60>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f241 3188 	movw	r1, #5000	; 0x1388
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f007 fe55 	bl	8008bbe <otLinkSetPollPeriod>

	/* Set the sleepy end device mode */
	OT_LinkMode.mRxOnWhenIdle = 0;
 8000f14:	4a12      	ldr	r2, [pc, #72]	; (8000f60 <APP_THREAD_SetSleepyEndDeviceMode+0x64>)
 8000f16:	7813      	ldrb	r3, [r2, #0]
 8000f18:	f36f 0300 	bfc	r3, #0, #1
 8000f1c:	7013      	strb	r3, [r2, #0]
	OT_LinkMode.mDeviceType = 0;
 8000f1e:	4a10      	ldr	r2, [pc, #64]	; (8000f60 <APP_THREAD_SetSleepyEndDeviceMode+0x64>)
 8000f20:	7813      	ldrb	r3, [r2, #0]
 8000f22:	f36f 0341 	bfc	r3, #1, #1
 8000f26:	7013      	strb	r3, [r2, #0]
	OT_LinkMode.mNetworkData = 1;
 8000f28:	4a0d      	ldr	r2, [pc, #52]	; (8000f60 <APP_THREAD_SetSleepyEndDeviceMode+0x64>)
 8000f2a:	7813      	ldrb	r3, [r2, #0]
 8000f2c:	f043 0304 	orr.w	r3, r3, #4
 8000f30:	7013      	strb	r3, [r2, #0]

	error = otThreadSetLinkMode(sInstance, OT_LinkMode);
 8000f32:	4b0a      	ldr	r3, [pc, #40]	; (8000f5c <APP_THREAD_SetSleepyEndDeviceMode+0x60>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a0a      	ldr	r2, [pc, #40]	; (8000f60 <APP_THREAD_SetSleepyEndDeviceMode+0x64>)
 8000f38:	7811      	ldrb	r1, [r2, #0]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f009 f92f 	bl	800a19e <otThreadSetLinkMode>
 8000f40:	4603      	mov	r3, r0
 8000f42:	71fb      	strb	r3, [r7, #7]
	if (error != OT_ERROR_NONE)
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d004      	beq.n	8000f54 <APP_THREAD_SetSleepyEndDeviceMode+0x58>
		APP_THREAD_Error(ERR_THREAD_LINK_MODE, error);
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	2011      	movs	r0, #17
 8000f50:	f7ff ff1e 	bl	8000d90 <APP_THREAD_Error>

}
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000248 	.word	0x20000248
 8000f60:	200000f4 	.word	0x200000f4

08000f64 <APP_THREAD_DeviceConfig>:
 * @brief Thread initialization.
 * @param  None
 * @retval None
 */
static void APP_THREAD_DeviceConfig(void)
{
 8000f64:	b590      	push	{r4, r7, lr}
 8000f66:	b0a7      	sub	sp, #156	; 0x9c
 8000f68:	af00      	add	r7, sp, #0
	otError error;
	error = otInstanceErasePersistentInfo(sInstance);
 8000f6a:	4b65      	ldr	r3, [pc, #404]	; (8001100 <APP_THREAD_DeviceConfig+0x19c>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f007 fdcc 	bl	8008b0c <otInstanceErasePersistentInfo>
 8000f74:	4603      	mov	r3, r0
 8000f76:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	  if (error != OT_ERROR_NONE)
 8000f7a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d005      	beq.n	8000f8e <APP_THREAD_DeviceConfig+0x2a>
	  {
	    APP_THREAD_Error(ERR_THREAD_ERASE_PERSISTENT_INFO,error);
 8000f82:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8000f86:	4619      	mov	r1, r3
 8000f88:	2006      	movs	r0, #6
 8000f8a:	f7ff ff01 	bl	8000d90 <APP_THREAD_Error>
	  }
	static char aNetworkName[] = "OpenThread Test";

	otOperationalDataset aDataset;

	memset(&aDataset, 0, sizeof(otOperationalDataset));
 8000f8e:	f107 0318 	add.w	r3, r7, #24
 8000f92:	2278      	movs	r2, #120	; 0x78
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f009 ffd2 	bl	800af40 <memset>
	/*
	 * Fields that can be configured in otOperationDataset to override defaults:
	 *     Network Name, Mesh Local Prefix, Extended PAN ID, PAN ID, Delay Timer,
	 *     Channel, Channel Mask Page 0, Network Key, PSKc, Security Policy
	 */
	aDataset.mActiveTimestamp.mSeconds             = 1;
 8000f9c:	f04f 0201 	mov.w	r2, #1
 8000fa0:	f04f 0300 	mov.w	r3, #0
 8000fa4:	e9c7 2306 	strd	r2, r3, [r7, #24]
	aDataset.mComponents.mIsActiveTimestampPresent = true;
 8000fa8:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

	/* Set Channel to 15 */
	aDataset.mChannel = 26;
 8000fb4:	231a      	movs	r3, #26
 8000fb6:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	aDataset.mComponents.mIsChannelPresent = true;
 8000fba:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8000fbe:	f043 0301 	orr.w	r3, r3, #1
 8000fc2:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d

	/* Set Pan ID to 2222 */
	aDataset.mPanId = (otPanId) 0xCCC1;
 8000fc6:	f64c 43c1 	movw	r3, #52417	; 0xccc1
 8000fca:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	aDataset.mComponents.mIsPanIdPresent = true;
 8000fce:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8000fd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fd6:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

	/* Set Extended Pan ID to  */
	uint8_t extPanId[OT_EXT_PAN_ID_SIZE] =
 8000fda:	4a4a      	ldr	r2, [pc, #296]	; (8001104 <APP_THREAD_DeviceConfig+0x1a0>)
 8000fdc:	f107 0310 	add.w	r3, r7, #16
 8000fe0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fe4:	e883 0003 	stmia.w	r3, {r0, r1}
	{ 0x11, 0x11, 0x11, 0x11, 0x22, 0x22, 0x22, 0x22 };
	memcpy(aDataset.mExtendedPanId.m8, extPanId,
 8000fe8:	f107 0259 	add.w	r2, r7, #89	; 0x59
 8000fec:	f107 0310 	add.w	r3, r7, #16
 8000ff0:	cb03      	ldmia	r3!, {r0, r1}
 8000ff2:	6010      	str	r0, [r2, #0]
 8000ff4:	6051      	str	r1, [r2, #4]
			sizeof(aDataset.mExtendedPanId));
	aDataset.mComponents.mIsExtendedPanIdPresent = true;
 8000ff6:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8000ffa:	f043 0310 	orr.w	r3, r3, #16
 8000ffe:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

	/* Set network key to  */
	uint8_t key[OT_NETWORK_KEY_SIZE] =
 8001002:	4b41      	ldr	r3, [pc, #260]	; (8001108 <APP_THREAD_DeviceConfig+0x1a4>)
 8001004:	463c      	mov	r4, r7
 8001006:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001008:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	{ 0x00, 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88, 0x99, 0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF };
	memcpy(aDataset.mNetworkKey.m8, key, sizeof(aDataset.mNetworkKey));
 800100c:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001010:	463b      	mov	r3, r7
 8001012:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001014:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	aDataset.mComponents.mIsNetworkKeyPresent = true;
 8001018:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800101c:	f043 0304 	orr.w	r3, r3, #4
 8001020:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

	/* Set Network Name */
	size_t length = strlen(aNetworkName);
 8001024:	4839      	ldr	r0, [pc, #228]	; (800110c <APP_THREAD_DeviceConfig+0x1a8>)
 8001026:	f7ff f8b5 	bl	8000194 <strlen>
 800102a:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
	assert(length <= OT_NETWORK_NAME_MAX_SIZE);
 800102e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001032:	2b10      	cmp	r3, #16
 8001034:	d906      	bls.n	8001044 <APP_THREAD_DeviceConfig+0xe0>
 8001036:	4b36      	ldr	r3, [pc, #216]	; (8001110 <APP_THREAD_DeviceConfig+0x1ac>)
 8001038:	4a36      	ldr	r2, [pc, #216]	; (8001114 <APP_THREAD_DeviceConfig+0x1b0>)
 800103a:	f240 11a5 	movw	r1, #421	; 0x1a5
 800103e:	4836      	ldr	r0, [pc, #216]	; (8001118 <APP_THREAD_DeviceConfig+0x1b4>)
 8001040:	f009 ff06 	bl	800ae50 <__assert_func>
	memcpy(aDataset.mNetworkName.m8, aNetworkName, length);
 8001044:	f107 0318 	add.w	r3, r7, #24
 8001048:	3330      	adds	r3, #48	; 0x30
 800104a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800104e:	492f      	ldr	r1, [pc, #188]	; (800110c <APP_THREAD_DeviceConfig+0x1a8>)
 8001050:	4618      	mov	r0, r3
 8001052:	f009 ff67 	bl	800af24 <memcpy>
	aDataset.mComponents.mIsNetworkNamePresent = true;
 8001056:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800105a:	f043 0308 	orr.w	r3, r3, #8
 800105e:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
	/* Set the Active Operational Dataset to this dataset */
	error = otDatasetSetActive(sInstance, &aDataset);
 8001062:	4b27      	ldr	r3, [pc, #156]	; (8001100 <APP_THREAD_DeviceConfig+0x19c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f107 0218 	add.w	r2, r7, #24
 800106a:	4611      	mov	r1, r2
 800106c:	4618      	mov	r0, r3
 800106e:	f007 fcf5 	bl	8008a5c <otDatasetSetActive>
 8001072:	4603      	mov	r3, r0
 8001074:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	error = otIp6SetEnabled(sInstance, true);
 8001078:	4b21      	ldr	r3, [pc, #132]	; (8001100 <APP_THREAD_DeviceConfig+0x19c>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2101      	movs	r1, #1
 800107e:	4618      	mov	r0, r3
 8001080:	f007 fd6d 	bl	8008b5e <otIp6SetEnabled>
 8001084:	4603      	mov	r3, r0
 8001086:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	if (error != OT_ERROR_NONE)
 800108a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800108e:	2b00      	cmp	r3, #0
 8001090:	d005      	beq.n	800109e <APP_THREAD_DeviceConfig+0x13a>
	{
		APP_THREAD_Error(ERR_THREAD_IPV6_ENABLE, error);
 8001092:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8001096:	4619      	mov	r1, r3
 8001098:	2004      	movs	r0, #4
 800109a:	f7ff fe79 	bl	8000d90 <APP_THREAD_Error>
	}
	error = otThreadSetEnabled(sInstance, true);
 800109e:	4b18      	ldr	r3, [pc, #96]	; (8001100 <APP_THREAD_DeviceConfig+0x19c>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	2101      	movs	r1, #1
 80010a4:	4618      	mov	r0, r3
 80010a6:	f009 f84a 	bl	800a13e <otThreadSetEnabled>
 80010aa:	4603      	mov	r3, r0
 80010ac:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	if (error != OT_ERROR_NONE)
 80010b0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d005      	beq.n	80010c4 <APP_THREAD_DeviceConfig+0x160>
	{
		APP_THREAD_Error(ERR_THREAD_START, error);
 80010b8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80010bc:	4619      	mov	r1, r3
 80010be:	2005      	movs	r0, #5
 80010c0:	f7ff fe66 	bl	8000d90 <APP_THREAD_Error>
	}
	/* USER CODE BEGIN DEVICECONFIG */
	/* Start the COAP server */
	error = otCoapStart(sInstance, OT_DEFAULT_COAP_PORT);
 80010c4:	4b0e      	ldr	r3, [pc, #56]	; (8001100 <APP_THREAD_DeviceConfig+0x19c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f241 6133 	movw	r1, #5683	; 0x1633
 80010cc:	4618      	mov	r0, r3
 80010ce:	f007 fc32 	bl	8008936 <otCoapStart>
 80010d2:	4603      	mov	r3, r0
 80010d4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	if (error != OT_ERROR_NONE)
 80010d8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d005      	beq.n	80010ec <APP_THREAD_DeviceConfig+0x188>
	{
		APP_THREAD_Error(ERR_THREAD_COAP_START, error);
 80010e0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80010e4:	4619      	mov	r1, r3
 80010e6:	2008      	movs	r0, #8
 80010e8:	f7ff fe52 	bl	8000d90 <APP_THREAD_Error>
	}
	/* Add COAP resources */
	otCoapAddResource(sInstance, &OT_Ressource);
 80010ec:	4b04      	ldr	r3, [pc, #16]	; (8001100 <APP_THREAD_DeviceConfig+0x19c>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	490a      	ldr	r1, [pc, #40]	; (800111c <APP_THREAD_DeviceConfig+0x1b8>)
 80010f2:	4618      	mov	r0, r3
 80010f4:	f007 fc4f 	bl	8008996 <otCoapAddResource>

	/* USER CODE END DEVICECONFIG */
}
 80010f8:	bf00      	nop
 80010fa:	379c      	adds	r7, #156	; 0x9c
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd90      	pop	{r4, r7, pc}
 8001100:	20000248 	.word	0x20000248
 8001104:	0800c5b8 	.word	0x0800c5b8
 8001108:	0800c5c0 	.word	0x0800c5c0
 800110c:	2000001c 	.word	0x2000001c
 8001110:	0800c594 	.word	0x0800c594
 8001114:	0800c9a0 	.word	0x0800c9a0
 8001118:	0800c2c4 	.word	0x0800c2c4
 800111c:	2000000c 	.word	0x2000000c

08001120 <APP_THREAD_TraceError>:
 * @param  pMess  : Message associated to the error.
 * @param  ErrCode: Error code associated to the module (OpenThread or other module if any)
 * @retval None
 */
static void APP_THREAD_TraceError(const char *pMess, uint32_t ErrCode)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af02      	add	r7, sp, #8
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN TRACE_ERROR */
	APP_DBG("**** Fatal error = %s (Err = %d)", pMess, ErrCode);
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a04      	ldr	r2, [pc, #16]	; (8001144 <APP_THREAD_TraceError+0x24>)
 8001132:	2101      	movs	r1, #1
 8001134:	2000      	movs	r0, #0
 8001136:	f002 fea9 	bl	8003e8c <logApplication>

	/* USER CODE END TRACE_ERROR */
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	0800c5d0 	.word	0x0800c5d0

08001148 <APP_THREAD_CheckWirelessFirmwareInfo>:
 *        and display associated information
 * @param  None
 * @retval None
 */
static void APP_THREAD_CheckWirelessFirmwareInfo(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af02      	add	r7, sp, #8
	WirelessFwInfo_t wireless_info_instance;
	WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;
 800114e:	1d3b      	adds	r3, r7, #4
 8001150:	617b      	str	r3, [r7, #20]

	if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 8001152:	6978      	ldr	r0, [r7, #20]
 8001154:	f008 fc90 	bl	8009a78 <SHCI_GetWirelessFwInfo>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d004      	beq.n	8001168 <APP_THREAD_CheckWirelessFirmwareInfo+0x20>
	{
		APP_THREAD_Error((uint32_t) ERR_THREAD_CHECK_WIRELESS,
 800115e:	2101      	movs	r1, #1
 8001160:	2016      	movs	r0, #22
 8001162:	f7ff fe15 	bl	8000d90 <APP_THREAD_Error>
					(uint32_t) ERR_INTERFACE_FATAL);
			break;
		}
		APP_DBG("**********************************************************");
	}
}
 8001166:	e07c      	b.n	8001262 <APP_THREAD_CheckWirelessFirmwareInfo+0x11a>
		APP_DBG("*****************WIRELESS COPROCESSOR FW*******************");
 8001168:	4a40      	ldr	r2, [pc, #256]	; (800126c <APP_THREAD_CheckWirelessFirmwareInfo+0x124>)
 800116a:	2101      	movs	r1, #1
 800116c:	2000      	movs	r0, #0
 800116e:	f002 fe8d 	bl	8003e8c <logApplication>
		APP_DBG("STACK VERSION ID = %d.%d.%d", p_wireless_info->VersionMajor,
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	4619      	mov	r1, r3
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	785b      	ldrb	r3, [r3, #1]
 800117c:	461a      	mov	r2, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	789b      	ldrb	r3, [r3, #2]
 8001182:	9301      	str	r3, [sp, #4]
 8001184:	9200      	str	r2, [sp, #0]
 8001186:	460b      	mov	r3, r1
 8001188:	4a39      	ldr	r2, [pc, #228]	; (8001270 <APP_THREAD_CheckWirelessFirmwareInfo+0x128>)
 800118a:	2101      	movs	r1, #1
 800118c:	2000      	movs	r0, #0
 800118e:	f002 fe7d 	bl	8003e8c <logApplication>
		APP_DBG("Version release type: %d", p_wireless_info->VersionReleaseType);
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	791b      	ldrb	r3, [r3, #4]
 8001196:	4a37      	ldr	r2, [pc, #220]	; (8001274 <APP_THREAD_CheckWirelessFirmwareInfo+0x12c>)
 8001198:	2101      	movs	r1, #1
 800119a:	2000      	movs	r0, #0
 800119c:	f002 fe76 	bl	8003e8c <logApplication>
		APP_DBG("Version branch type: %d", p_wireless_info->VersionBranch);
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	78db      	ldrb	r3, [r3, #3]
 80011a4:	4a34      	ldr	r2, [pc, #208]	; (8001278 <APP_THREAD_CheckWirelessFirmwareInfo+0x130>)
 80011a6:	2101      	movs	r1, #1
 80011a8:	2000      	movs	r0, #0
 80011aa:	f002 fe6f 	bl	8003e8c <logApplication>
		APP_DBG("FUS VERSION ID = %d.%d.%d", p_wireless_info->FusVersionMajor,
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	7a9b      	ldrb	r3, [r3, #10]
 80011b2:	4619      	mov	r1, r3
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	7adb      	ldrb	r3, [r3, #11]
 80011b8:	461a      	mov	r2, r3
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	7b1b      	ldrb	r3, [r3, #12]
 80011be:	9301      	str	r3, [sp, #4]
 80011c0:	9200      	str	r2, [sp, #0]
 80011c2:	460b      	mov	r3, r1
 80011c4:	4a2d      	ldr	r2, [pc, #180]	; (800127c <APP_THREAD_CheckWirelessFirmwareInfo+0x134>)
 80011c6:	2101      	movs	r1, #1
 80011c8:	2000      	movs	r0, #0
 80011ca:	f002 fe5f 	bl	8003e8c <logApplication>
		APP_DBG("Stack type: %d", p_wireless_info->StackType);
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	7a5b      	ldrb	r3, [r3, #9]
 80011d2:	4a2b      	ldr	r2, [pc, #172]	; (8001280 <APP_THREAD_CheckWirelessFirmwareInfo+0x138>)
 80011d4:	2101      	movs	r1, #1
 80011d6:	2000      	movs	r0, #0
 80011d8:	f002 fe58 	bl	8003e8c <logApplication>
		APP_DBG("MEMSIZE flash: %d", p_wireless_info->MemorySizeFlash);
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	7a1b      	ldrb	r3, [r3, #8]
 80011e0:	4a28      	ldr	r2, [pc, #160]	; (8001284 <APP_THREAD_CheckWirelessFirmwareInfo+0x13c>)
 80011e2:	2101      	movs	r1, #1
 80011e4:	2000      	movs	r0, #0
 80011e6:	f002 fe51 	bl	8003e8c <logApplication>
		APP_DBG("MEMSIZE sram1: %d", p_wireless_info->MemorySizeSram1);
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	79db      	ldrb	r3, [r3, #7]
 80011ee:	4a26      	ldr	r2, [pc, #152]	; (8001288 <APP_THREAD_CheckWirelessFirmwareInfo+0x140>)
 80011f0:	2101      	movs	r1, #1
 80011f2:	2000      	movs	r0, #0
 80011f4:	f002 fe4a 	bl	8003e8c <logApplication>
		APP_DBG("MEMSIZE sram2a: %d", p_wireless_info->MemorySizeSram2A);
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	799b      	ldrb	r3, [r3, #6]
 80011fc:	4a23      	ldr	r2, [pc, #140]	; (800128c <APP_THREAD_CheckWirelessFirmwareInfo+0x144>)
 80011fe:	2101      	movs	r1, #1
 8001200:	2000      	movs	r0, #0
 8001202:	f002 fe43 	bl	8003e8c <logApplication>
		APP_DBG("MEMSIZE sram2b: %d", p_wireless_info->MemorySizeSram2B);
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	795b      	ldrb	r3, [r3, #5]
 800120a:	4a21      	ldr	r2, [pc, #132]	; (8001290 <APP_THREAD_CheckWirelessFirmwareInfo+0x148>)
 800120c:	2101      	movs	r1, #1
 800120e:	2000      	movs	r0, #0
 8001210:	f002 fe3c 	bl	8003e8c <logApplication>
		switch (p_wireless_info->StackType)
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	7a5b      	ldrb	r3, [r3, #9]
 8001218:	2b50      	cmp	r3, #80	; 0x50
 800121a:	d012      	beq.n	8001242 <APP_THREAD_CheckWirelessFirmwareInfo+0xfa>
 800121c:	2b50      	cmp	r3, #80	; 0x50
 800121e:	dc16      	bgt.n	800124e <APP_THREAD_CheckWirelessFirmwareInfo+0x106>
 8001220:	2b10      	cmp	r3, #16
 8001222:	d002      	beq.n	800122a <APP_THREAD_CheckWirelessFirmwareInfo+0xe2>
 8001224:	2b11      	cmp	r3, #17
 8001226:	d006      	beq.n	8001236 <APP_THREAD_CheckWirelessFirmwareInfo+0xee>
 8001228:	e011      	b.n	800124e <APP_THREAD_CheckWirelessFirmwareInfo+0x106>
			APP_DBG("FW Type : Thread FTD")
 800122a:	4a1a      	ldr	r2, [pc, #104]	; (8001294 <APP_THREAD_CheckWirelessFirmwareInfo+0x14c>)
 800122c:	2101      	movs	r1, #1
 800122e:	2000      	movs	r0, #0
 8001230:	f002 fe2c 	bl	8003e8c <logApplication>
			break;
 8001234:	e010      	b.n	8001258 <APP_THREAD_CheckWirelessFirmwareInfo+0x110>
			APP_DBG("FW Type : Thread MTD")
 8001236:	4a18      	ldr	r2, [pc, #96]	; (8001298 <APP_THREAD_CheckWirelessFirmwareInfo+0x150>)
 8001238:	2101      	movs	r1, #1
 800123a:	2000      	movs	r0, #0
 800123c:	f002 fe26 	bl	8003e8c <logApplication>
			break;
 8001240:	e00a      	b.n	8001258 <APP_THREAD_CheckWirelessFirmwareInfo+0x110>
			APP_DBG("FW Type : Static Concurrent Mode BLE/Thread")
 8001242:	4a16      	ldr	r2, [pc, #88]	; (800129c <APP_THREAD_CheckWirelessFirmwareInfo+0x154>)
 8001244:	2101      	movs	r1, #1
 8001246:	2000      	movs	r0, #0
 8001248:	f002 fe20 	bl	8003e8c <logApplication>
			break;
 800124c:	e004      	b.n	8001258 <APP_THREAD_CheckWirelessFirmwareInfo+0x110>
			APP_THREAD_Error((uint32_t) ERR_THREAD_CHECK_WIRELESS,
 800124e:	2101      	movs	r1, #1
 8001250:	2016      	movs	r0, #22
 8001252:	f7ff fd9d 	bl	8000d90 <APP_THREAD_Error>
			break;
 8001256:	bf00      	nop
		APP_DBG("**********************************************************");
 8001258:	4a11      	ldr	r2, [pc, #68]	; (80012a0 <APP_THREAD_CheckWirelessFirmwareInfo+0x158>)
 800125a:	2101      	movs	r1, #1
 800125c:	2000      	movs	r0, #0
 800125e:	f002 fe15 	bl	8003e8c <logApplication>
}
 8001262:	bf00      	nop
 8001264:	3718      	adds	r7, #24
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	0800c5f4 	.word	0x0800c5f4
 8001270:	0800c630 	.word	0x0800c630
 8001274:	0800c64c 	.word	0x0800c64c
 8001278:	0800c668 	.word	0x0800c668
 800127c:	0800c680 	.word	0x0800c680
 8001280:	0800c69c 	.word	0x0800c69c
 8001284:	0800c6ac 	.word	0x0800c6ac
 8001288:	0800c6c0 	.word	0x0800c6c0
 800128c:	0800c6d4 	.word	0x0800c6d4
 8001290:	0800c6e8 	.word	0x0800c6e8
 8001294:	0800c6fc 	.word	0x0800c6fc
 8001298:	0800c714 	.word	0x0800c714
 800129c:	0800c72c 	.word	0x0800c72c
 80012a0:	0800c758 	.word	0x0800c758

080012a4 <APP_THREAD_CoapPermissionsRequestHandler>:
 */

static void APP_THREAD_CoapPermissionsRequestHandler(void *pContext,
		otMessage *pMessage, const otMessageInfo *pMessageInfo)

{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b089      	sub	sp, #36	; 0x24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
	SHCI_C2_RADIO_AllowLowPower(THREAD_IP, FALSE);
 80012b0:	2100      	movs	r1, #0
 80012b2:	2001      	movs	r0, #1
 80012b4:	f008 fbc1 	bl	8009a3a <SHCI_C2_RADIO_AllowLowPower>
	coapConnectionEstablished = true;
 80012b8:	4b3b      	ldr	r3, [pc, #236]	; (80013a8 <APP_THREAD_CoapPermissionsRequestHandler+0x104>)
 80012ba:	2201      	movs	r2, #1
 80012bc:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80012be:	2201      	movs	r2, #1
 80012c0:	2102      	movs	r1, #2
 80012c2:	483a      	ldr	r0, [pc, #232]	; (80013ac <APP_THREAD_CoapPermissionsRequestHandler+0x108>)
 80012c4:	f003 fc48 	bl	8004b58 <HAL_GPIO_WritePin>
	/* USER CODE BEGIN APP_THREAD_CoapRequestHandler */
	//GPIO_PinOutSet(IP_LED_PORT, IP_LED_PIN);
	//printIPv6Addr(&aMessageInfo->mPeerAddr);
	brAddr = pMessageInfo->mPeerAddr;
 80012c8:	4a39      	ldr	r2, [pc, #228]	; (80013b0 <APP_THREAD_CoapPermissionsRequestHandler+0x10c>)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4614      	mov	r4, r2
 80012ce:	3310      	adds	r3, #16
 80012d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	otError error = OT_ERROR_NONE;
 80012d6:	2300      	movs	r3, #0
 80012d8:	77fb      	strb	r3, [r7, #31]
	otMessage *responseMessage;
	otCoapCode responseCode = OT_COAP_CODE_CHANGED;
 80012da:	2344      	movs	r3, #68	; 0x44
 80012dc:	77bb      	strb	r3, [r7, #30]
	otCoapCode messageCode = otCoapMessageGetCode(pMessage);
 80012de:	68b8      	ldr	r0, [r7, #8]
 80012e0:	f007 fa33 	bl	800874a <otCoapMessageGetCode>
 80012e4:	4603      	mov	r3, r0
 80012e6:	777b      	strb	r3, [r7, #29]

	responseMessage = otCoapNewMessage((otInstance*) pContext, NULL);
 80012e8:	2100      	movs	r1, #0
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f007 f8c5 	bl	800847a <otCoapNewMessage>
 80012f0:	61b8      	str	r0, [r7, #24]

	otCoapMessageInitResponse(responseMessage, pMessage,
 80012f2:	7fbb      	ldrb	r3, [r7, #30]
 80012f4:	2202      	movs	r2, #2
 80012f6:	68b9      	ldr	r1, [r7, #8]
 80012f8:	69b8      	ldr	r0, [r7, #24]
 80012fa:	f007 f921 	bl	8008540 <otCoapMessageInitResponse>
			OT_COAP_TYPE_ACKNOWLEDGMENT, responseCode);
	otCoapMessageSetToken(responseMessage, otCoapMessageGetToken(pMessage),
 80012fe:	68b8      	ldr	r0, [r7, #8]
 8001300:	f007 faaf 	bl	8008862 <otCoapMessageGetToken>
 8001304:	4604      	mov	r4, r0
 8001306:	68b8      	ldr	r0, [r7, #8]
 8001308:	f007 fa7d 	bl	8008806 <otCoapMessageGetTokenLength>
 800130c:	4603      	mov	r3, r0
 800130e:	461a      	mov	r2, r3
 8001310:	4621      	mov	r1, r4
 8001312:	69b8      	ldr	r0, [r7, #24]
 8001314:	f007 f952 	bl	80085bc <otCoapMessageSetToken>
			otCoapMessageGetTokenLength(pMessage));
	otCoapMessageSetPayloadMarker(responseMessage);
 8001318:	69b8      	ldr	r0, [r7, #24]
 800131a:	f007 f9e8 	bl	80086ee <otCoapMessageSetPayloadMarker>

	uint16_t offset = otMessageGetOffset(pMessage);
 800131e:	68b8      	ldr	r0, [r7, #8]
 8001320:	f007 fca9 	bl	8008c76 <otMessageGetOffset>
 8001324:	4603      	mov	r3, r0
 8001326:	82fb      	strh	r3, [r7, #22]
	otMessageRead(pMessage, offset, resource_name, sizeof(resource_name) - 1);
 8001328:	8af9      	ldrh	r1, [r7, #22]
 800132a:	231f      	movs	r3, #31
 800132c:	4a21      	ldr	r2, [pc, #132]	; (80013b4 <APP_THREAD_CoapPermissionsRequestHandler+0x110>)
 800132e:	68b8      	ldr	r0, [r7, #8]
 8001330:	f007 fd0a 	bl	8008d48 <otMessageRead>

	if (OT_COAP_CODE_GET == messageCode)
 8001334:	7f7b      	ldrb	r3, [r7, #29]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d10e      	bne.n	8001358 <APP_THREAD_CoapPermissionsRequestHandler+0xb4>
	{

		error = otMessageAppend(responseMessage, "ack", 3);
 800133a:	2203      	movs	r2, #3
 800133c:	491e      	ldr	r1, [pc, #120]	; (80013b8 <APP_THREAD_CoapPermissionsRequestHandler+0x114>)
 800133e:	69b8      	ldr	r0, [r7, #24]
 8001340:	f007 fcc9 	bl	8008cd6 <otMessageAppend>
 8001344:	4603      	mov	r3, r0
 8001346:	77fb      	strb	r3, [r7, #31]
		error = otCoapSendResponse((otInstance*) pContext, responseMessage,
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	69b9      	ldr	r1, [r7, #24]
 800134c:	68f8      	ldr	r0, [r7, #12]
 800134e:	f7ff fc07 	bl	8000b60 <otCoapSendResponse>
 8001352:	4603      	mov	r3, r0
 8001354:	77fb      	strb	r3, [r7, #31]
 8001356:	e011      	b.n	800137c <APP_THREAD_CoapPermissionsRequestHandler+0xd8>
				pMessageInfo);
	}
	else
	{
		error = otMessageAppend(responseMessage, "nack", 4);
 8001358:	2204      	movs	r2, #4
 800135a:	4918      	ldr	r1, [pc, #96]	; (80013bc <APP_THREAD_CoapPermissionsRequestHandler+0x118>)
 800135c:	69b8      	ldr	r0, [r7, #24]
 800135e:	f007 fcba 	bl	8008cd6 <otMessageAppend>
 8001362:	4603      	mov	r3, r0
 8001364:	77fb      	strb	r3, [r7, #31]
		otCoapMessageSetCode(responseMessage, OT_COAP_CODE_METHOD_NOT_ALLOWED);
 8001366:	2185      	movs	r1, #133	; 0x85
 8001368:	69b8      	ldr	r0, [r7, #24]
 800136a:	f007 fa1c 	bl	80087a6 <otCoapMessageSetCode>
		error = otCoapSendResponse((otInstance*) pContext, responseMessage,
 800136e:	687a      	ldr	r2, [r7, #4]
 8001370:	69b9      	ldr	r1, [r7, #24]
 8001372:	68f8      	ldr	r0, [r7, #12]
 8001374:	f7ff fbf4 	bl	8000b60 <otCoapSendResponse>
 8001378:	4603      	mov	r3, r0
 800137a:	77fb      	strb	r3, [r7, #31]
				pMessageInfo);
	}

	if (error != OT_ERROR_NONE && responseMessage != NULL)
 800137c:	7ffb      	ldrb	r3, [r7, #31]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d005      	beq.n	800138e <APP_THREAD_CoapPermissionsRequestHandler+0xea>
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d002      	beq.n	800138e <APP_THREAD_CoapPermissionsRequestHandler+0xea>
	{
		otMessageFree(responseMessage);
 8001388:	69b8      	ldr	r0, [r7, #24]
 800138a:	f007 fc47 	bl	8008c1c <otMessageFree>
	}

	SHCI_C2_RADIO_AllowLowPower(THREAD_IP, TRUE);
 800138e:	2101      	movs	r1, #1
 8001390:	2001      	movs	r0, #1
 8001392:	f008 fb52 	bl	8009a3a <SHCI_C2_RADIO_AllowLowPower>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001396:	2200      	movs	r2, #0
 8001398:	2102      	movs	r1, #2
 800139a:	4804      	ldr	r0, [pc, #16]	; (80013ac <APP_THREAD_CoapPermissionsRequestHandler+0x108>)
 800139c:	f003 fbdc 	bl	8004b58 <HAL_GPIO_WritePin>
}
 80013a0:	bf00      	nop
 80013a2:	3724      	adds	r7, #36	; 0x24
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd90      	pop	{r4, r7, pc}
 80013a8:	20000240 	.word	0x20000240
 80013ac:	48000800 	.word	0x48000800
 80013b0:	20000228 	.word	0x20000228
 80013b4:	20000208 	.word	0x20000208
 80013b8:	0800c794 	.word	0x0800c794
 80013bc:	0800c798 	.word	0x0800c798

080013c0 <APP_THREAD_SendCoapMsg>:
 * @brief Task associated to the push button.
 * @param  None
 * @retval None
 */
static void APP_THREAD_SendCoapMsg(char *buf)
{
 80013c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013c2:	b0ad      	sub	sp, #180	; 0xb4
 80013c4:	af0e      	add	r7, sp, #56	; 0x38
 80013c6:	6278      	str	r0, [r7, #36]	; 0x24
	if (!coapConnectionEstablished)
 80013c8:	4b88      	ldr	r3, [pc, #544]	; (80015ec <APP_THREAD_SendCoapMsg+0x22c>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	f083 0301 	eor.w	r3, r3, #1
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	f040 8105 	bne.w	80015e2 <APP_THREAD_SendCoapMsg+0x222>
		return;
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80013d8:	2201      	movs	r2, #1
 80013da:	2102      	movs	r1, #2
 80013dc:	4884      	ldr	r0, [pc, #528]	; (80015f0 <APP_THREAD_SendCoapMsg+0x230>)
 80013de:	f003 fbbb 	bl	8004b58 <HAL_GPIO_WritePin>
	SHCI_C2_RADIO_AllowLowPower(THREAD_IP, FALSE);
 80013e2:	2100      	movs	r1, #0
 80013e4:	2001      	movs	r0, #1
 80013e6:	f008 fb28 	bl	8009a3a <SHCI_C2_RADIO_AllowLowPower>

	sht4x_read(&sensor_data.temp_main, &sensor_data.humidity);
 80013ea:	4982      	ldr	r1, [pc, #520]	; (80015f4 <APP_THREAD_SendCoapMsg+0x234>)
 80013ec:	4882      	ldr	r0, [pc, #520]	; (80015f8 <APP_THREAD_SendCoapMsg+0x238>)
 80013ee:	f7ff f8e5 	bl	80005bc <sht4x_read>
	stts22h_temperature_raw_get(&sensor_data.temp_aux);
 80013f2:	4882      	ldr	r0, [pc, #520]	; (80015fc <APP_THREAD_SendCoapMsg+0x23c>)
 80013f4:	f7ff fa87 	bl	8000906 <stts22h_temperature_raw_get>

	int8_t state;
	int8_t ret = app_algo_proc(sensor_data, false, &state);
 80013f8:	4a7e      	ldr	r2, [pc, #504]	; (80015f4 <APP_THREAD_SendCoapMsg+0x234>)
 80013fa:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	2300      	movs	r3, #0
 8001402:	ca07      	ldmia	r2, {r0, r1, r2}
 8001404:	f000 fdca 	bl	8001f9c <app_algo_proc>
 8001408:	4603      	mov	r3, r0
 800140a:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
	if (ret == RES_HEAT)
 800140e:	f997 3076 	ldrsb.w	r3, [r7, #118]	; 0x76
 8001412:	2b01      	cmp	r3, #1
 8001414:	d101      	bne.n	800141a <APP_THREAD_SendCoapMsg+0x5a>
		sht4x_activate_medium_heater();
 8001416:	f7ff f881 	bl	800051c <sht4x_activate_medium_heater>
	int8_t rssi;
	otThreadGetParentLastRssi(sInstance, &rssi);
 800141a:	4b79      	ldr	r3, [pc, #484]	; (8001600 <APP_THREAD_SendCoapMsg+0x240>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f107 026b 	add.w	r2, r7, #107	; 0x6b
 8001422:	4611      	mov	r1, r2
 8001424:	4618      	mov	r0, r3
 8001426:	f008 fefb 	bl	800a220 <otThreadGetParentLastRssi>
	 * humidity (int32_t): radar presence score
	 * temp_aux (int16_t): radar presence distance
	 * rssi (int8_t): last rssi from parent
	 * appCoapSendTxCtr (uint32_t): total CoAP transmissions
	 */
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 800142a:	2301      	movs	r3, #1
 800142c:	469c      	mov	ip, r3
			device_type, eui64[0], eui64[1], eui64[2], eui64[3],
 800142e:	4b75      	ldr	r3, [pc, #468]	; (8001604 <APP_THREAD_SendCoapMsg+0x244>)
 8001430:	781b      	ldrb	r3, [r3, #0]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001432:	461d      	mov	r5, r3
			device_type, eui64[0], eui64[1], eui64[2], eui64[3],
 8001434:	4b73      	ldr	r3, [pc, #460]	; (8001604 <APP_THREAD_SendCoapMsg+0x244>)
 8001436:	785b      	ldrb	r3, [r3, #1]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001438:	461e      	mov	r6, r3
			device_type, eui64[0], eui64[1], eui64[2], eui64[3],
 800143a:	4b72      	ldr	r3, [pc, #456]	; (8001604 <APP_THREAD_SendCoapMsg+0x244>)
 800143c:	789b      	ldrb	r3, [r3, #2]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 800143e:	623b      	str	r3, [r7, #32]
			device_type, eui64[0], eui64[1], eui64[2], eui64[3],
 8001440:	4b70      	ldr	r3, [pc, #448]	; (8001604 <APP_THREAD_SendCoapMsg+0x244>)
 8001442:	78db      	ldrb	r3, [r3, #3]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001444:	61fb      	str	r3, [r7, #28]
			eui64[4], eui64[5], eui64[6], eui64[7],
 8001446:	4b6f      	ldr	r3, [pc, #444]	; (8001604 <APP_THREAD_SendCoapMsg+0x244>)
 8001448:	791b      	ldrb	r3, [r3, #4]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 800144a:	61bb      	str	r3, [r7, #24]
			eui64[4], eui64[5], eui64[6], eui64[7],
 800144c:	4b6d      	ldr	r3, [pc, #436]	; (8001604 <APP_THREAD_SendCoapMsg+0x244>)
 800144e:	795b      	ldrb	r3, [r3, #5]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001450:	617b      	str	r3, [r7, #20]
			eui64[4], eui64[5], eui64[6], eui64[7],
 8001452:	4b6c      	ldr	r3, [pc, #432]	; (8001604 <APP_THREAD_SendCoapMsg+0x244>)
 8001454:	799b      	ldrb	r3, [r3, #6]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 8001456:	613b      	str	r3, [r7, #16]
			eui64[4], eui64[5], eui64[6], eui64[7],
 8001458:	4b6a      	ldr	r3, [pc, #424]	; (8001604 <APP_THREAD_SendCoapMsg+0x244>)
 800145a:	79db      	ldrb	r3, [r3, #7]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	4b65      	ldr	r3, [pc, #404]	; (80015f4 <APP_THREAD_SendCoapMsg+0x234>)
 8001460:	6858      	ldr	r0, [r3, #4]
 8001462:	4b64      	ldr	r3, [pc, #400]	; (80015f4 <APP_THREAD_SendCoapMsg+0x234>)
 8001464:	681c      	ldr	r4, [r3, #0]
			sensor_data.temp_main, sensor_data.humidity, sensor_data.temp_aux,
 8001466:	4b63      	ldr	r3, [pc, #396]	; (80015f4 <APP_THREAD_SendCoapMsg+0x234>)
 8001468:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
	snprintf(tmp_tx_buf, 254, "%d,%x%x%x%x%x%x%x%x,%ld,%ld,%ld,%d,%ld,%d",
 800146c:	60bb      	str	r3, [r7, #8]
 800146e:	f997 306b 	ldrsb.w	r3, [r7, #107]	; 0x6b
 8001472:	607b      	str	r3, [r7, #4]
 8001474:	4b64      	ldr	r3, [pc, #400]	; (8001608 <APP_THREAD_SendCoapMsg+0x248>)
 8001476:	6819      	ldr	r1, [r3, #0]
 8001478:	1c4a      	adds	r2, r1, #1
 800147a:	4b63      	ldr	r3, [pc, #396]	; (8001608 <APP_THREAD_SendCoapMsg+0x248>)
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8001482:	930d      	str	r3, [sp, #52]	; 0x34
 8001484:	910c      	str	r1, [sp, #48]	; 0x30
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	920b      	str	r2, [sp, #44]	; 0x2c
 800148a:	68ba      	ldr	r2, [r7, #8]
 800148c:	920a      	str	r2, [sp, #40]	; 0x28
 800148e:	9409      	str	r4, [sp, #36]	; 0x24
 8001490:	9008      	str	r0, [sp, #32]
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	9207      	str	r2, [sp, #28]
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	9206      	str	r2, [sp, #24]
 800149a:	697a      	ldr	r2, [r7, #20]
 800149c:	9205      	str	r2, [sp, #20]
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	9204      	str	r2, [sp, #16]
 80014a2:	69fa      	ldr	r2, [r7, #28]
 80014a4:	9203      	str	r2, [sp, #12]
 80014a6:	6a3b      	ldr	r3, [r7, #32]
 80014a8:	9302      	str	r3, [sp, #8]
 80014aa:	9601      	str	r6, [sp, #4]
 80014ac:	9500      	str	r5, [sp, #0]
 80014ae:	4663      	mov	r3, ip
 80014b0:	4a56      	ldr	r2, [pc, #344]	; (800160c <APP_THREAD_SendCoapMsg+0x24c>)
 80014b2:	21fe      	movs	r1, #254	; 0xfe
 80014b4:	4856      	ldr	r0, [pc, #344]	; (8001610 <APP_THREAD_SendCoapMsg+0x250>)
 80014b6:	f00a f929 	bl	800b70c <sniprintf>
			rssi, appCoapSendTxCtr++,1800);
	buf = tmp_tx_buf;
 80014ba:	4b55      	ldr	r3, [pc, #340]	; (8001610 <APP_THREAD_SendCoapMsg+0x250>)
 80014bc:	627b      	str	r3, [r7, #36]	; 0x24
	APP_DBG("In appthread handler temp:%d hum:%d temp_aux:%d",
 80014be:	4b4d      	ldr	r3, [pc, #308]	; (80015f4 <APP_THREAD_SendCoapMsg+0x234>)
 80014c0:	685a      	ldr	r2, [r3, #4]
 80014c2:	4b4c      	ldr	r3, [pc, #304]	; (80015f4 <APP_THREAD_SendCoapMsg+0x234>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	494b      	ldr	r1, [pc, #300]	; (80015f4 <APP_THREAD_SendCoapMsg+0x234>)
 80014c8:	f9b1 1008 	ldrsh.w	r1, [r1, #8]
 80014cc:	9101      	str	r1, [sp, #4]
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	4613      	mov	r3, r2
 80014d2:	4a50      	ldr	r2, [pc, #320]	; (8001614 <APP_THREAD_SendCoapMsg+0x254>)
 80014d4:	2101      	movs	r1, #1
 80014d6:	2000      	movs	r0, #0
 80014d8:	f002 fcd8 	bl	8003e8c <logApplication>
			sensor_data.temp_main, sensor_data.humidity, sensor_data.temp_aux);
	otError error = OT_ERROR_NONE;
 80014dc:	2300      	movs	r3, #0
 80014de:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	otMessage *message = NULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	673b      	str	r3, [r7, #112]	; 0x70
	otMessageInfo messageInfo;
	uint16_t payloadLength = 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	// Default parameters
	otCoapType coapType = OT_COAP_TYPE_NON_CONFIRMABLE;
 80014ec:	2301      	movs	r3, #1
 80014ee:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	otIp6Address coapDestinationIp = brAddr;
 80014f2:	4b49      	ldr	r3, [pc, #292]	; (8001618 <APP_THREAD_SendCoapMsg+0x258>)
 80014f4:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 80014f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	message = otCoapNewMessage(NULL, NULL);
 80014fe:	2100      	movs	r1, #0
 8001500:	2000      	movs	r0, #0
 8001502:	f006 ffba 	bl	800847a <otCoapNewMessage>
 8001506:	6738      	str	r0, [r7, #112]	; 0x70

	otCoapMessageInit(message, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_PUT);
 8001508:	2203      	movs	r2, #3
 800150a:	2101      	movs	r1, #1
 800150c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800150e:	f006 ffe2 	bl	80084d6 <otCoapMessageInit>
	otCoapMessageGenerateToken(message, OT_COAP_DEFAULT_TOKEN_LENGTH);
 8001512:	2102      	movs	r1, #2
 8001514:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001516:	f007 f888 	bl	800862a <otCoapMessageGenerateToken>
	error = otCoapMessageAppendUriPathOptions(message, resource_name);
 800151a:	4940      	ldr	r1, [pc, #256]	; (800161c <APP_THREAD_SendCoapMsg+0x25c>)
 800151c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800151e:	f007 f8b4 	bl	800868a <otCoapMessageAppendUriPathOptions>
 8001522:	4603      	mov	r3, r0
 8001524:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

	payloadLength = strlen(buf);
 8001528:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800152a:	f7fe fe33 	bl	8000194 <strlen>
 800152e:	4603      	mov	r3, r0
 8001530:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	if (payloadLength > 0)
 8001534:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001538:	2b00      	cmp	r3, #0
 800153a:	d005      	beq.n	8001548 <APP_THREAD_SendCoapMsg+0x188>
	{
		error = otCoapMessageSetPayloadMarker(message);
 800153c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800153e:	f007 f8d6 	bl	80086ee <otCoapMessageSetPayloadMarker>
 8001542:	4603      	mov	r3, r0
 8001544:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

	}

	// Embed content into message if given
	if (payloadLength > 0)
 8001548:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800154c:	2b00      	cmp	r3, #0
 800154e:	d009      	beq.n	8001564 <APP_THREAD_SendCoapMsg+0x1a4>
	{
		error = otMessageAppend(message, buf, payloadLength);
 8001550:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001554:	461a      	mov	r2, r3
 8001556:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001558:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800155a:	f007 fbbc 	bl	8008cd6 <otMessageAppend>
 800155e:	4603      	mov	r3, r0
 8001560:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	}

	memset(&messageInfo, 0, sizeof(messageInfo));
 8001564:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001568:	222c      	movs	r2, #44	; 0x2c
 800156a:	2100      	movs	r1, #0
 800156c:	4618      	mov	r0, r3
 800156e:	f009 fce7 	bl	800af40 <memset>
	messageInfo.mPeerAddr = coapDestinationIp;
 8001572:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8001576:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800157a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800157c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	messageInfo.mPeerPort = OT_DEFAULT_COAP_PORT;
 8001580:	f241 6333 	movw	r3, #5683	; 0x1633
 8001584:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	if (coapConnectionEstablished)
 8001588:	4b18      	ldr	r3, [pc, #96]	; (80015ec <APP_THREAD_SendCoapMsg+0x22c>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d012      	beq.n	80015b6 <APP_THREAD_SendCoapMsg+0x1f6>
	{
		error = otCoapSendRequestWithParameters(NULL, message, &messageInfo,
 8001590:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001594:	2300      	movs	r3, #0
 8001596:	9301      	str	r3, [sp, #4]
 8001598:	2300      	movs	r3, #0
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	2300      	movs	r3, #0
 800159e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80015a0:	2000      	movs	r0, #0
 80015a2:	f007 f98b 	bl	80088bc <otCoapSendRequestWithParameters>
 80015a6:	4603      	mov	r3, r0
 80015a8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				NULL,
				NULL,
				NULL);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80015ac:	2200      	movs	r2, #0
 80015ae:	2102      	movs	r1, #2
 80015b0:	480f      	ldr	r0, [pc, #60]	; (80015f0 <APP_THREAD_SendCoapMsg+0x230>)
 80015b2:	f003 fad1 	bl	8004b58 <HAL_GPIO_WritePin>
	}

	if ((error != OT_ERROR_NONE) && (message != NULL))
 80015b6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d005      	beq.n	80015ca <APP_THREAD_SendCoapMsg+0x20a>
 80015be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d002      	beq.n	80015ca <APP_THREAD_SendCoapMsg+0x20a>
	{
		otMessageFree(message);
 80015c4:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80015c6:	f007 fb29 	bl	8008c1c <otMessageFree>
	}
	sht4x_measure();
 80015ca:	f7fe ffe9 	bl	80005a0 <sht4x_measure>
	SHCI_C2_RADIO_AllowLowPower(THREAD_IP, TRUE);
 80015ce:	2101      	movs	r1, #1
 80015d0:	2001      	movs	r0, #1
 80015d2:	f008 fa32 	bl	8009a3a <SHCI_C2_RADIO_AllowLowPower>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2102      	movs	r1, #2
 80015da:	4805      	ldr	r0, [pc, #20]	; (80015f0 <APP_THREAD_SendCoapMsg+0x230>)
 80015dc:	f003 fabc 	bl	8004b58 <HAL_GPIO_WritePin>
 80015e0:	e000      	b.n	80015e4 <APP_THREAD_SendCoapMsg+0x224>
		return;
 80015e2:	bf00      	nop
}
 80015e4:	377c      	adds	r7, #124	; 0x7c
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20000240 	.word	0x20000240
 80015f0:	48000800 	.word	0x48000800
 80015f4:	200005a4 	.word	0x200005a4
 80015f8:	200005a8 	.word	0x200005a8
 80015fc:	200005ac 	.word	0x200005ac
 8001600:	20000248 	.word	0x20000248
 8001604:	20000238 	.word	0x20000238
 8001608:	20000244 	.word	0x20000244
 800160c:	0800c804 	.word	0x0800c804
 8001610:	20000108 	.word	0x20000108
 8001614:	0800c830 	.word	0x0800c830
 8001618:	20000228 	.word	0x20000228
 800161c:	20000208 	.word	0x20000208

08001620 <APP_THREAD_RegisterCmdBuffer>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void APP_THREAD_RegisterCmdBuffer(TL_CmdPacket_t *p_buffer)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
	p_thread_otcmdbuffer = p_buffer;
 8001628:	4a04      	ldr	r2, [pc, #16]	; (800163c <APP_THREAD_RegisterCmdBuffer+0x1c>)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6013      	str	r3, [r2, #0]
}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	200000f8 	.word	0x200000f8

08001640 <THREAD_Get_OTCmdPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdPayloadBuffer(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
	return (Thread_OT_Cmd_Request_t*) p_thread_otcmdbuffer->cmdserial.cmd.payload;
 8001644:	4b03      	ldr	r3, [pc, #12]	; (8001654 <THREAD_Get_OTCmdPayloadBuffer+0x14>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	330c      	adds	r3, #12
}
 800164a:	4618      	mov	r0, r3
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	200000f8 	.word	0x200000f8

08001658 <THREAD_Get_OTCmdRspPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdRspPayloadBuffer(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
	return (Thread_OT_Cmd_Request_t*) ((TL_EvtPacket_t*) p_thread_otcmdbuffer)->evtserial.evt.payload;
 800165c:	4b03      	ldr	r3, [pc, #12]	; (800166c <THREAD_Get_OTCmdRspPayloadBuffer+0x14>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	330b      	adds	r3, #11
}
 8001662:	4618      	mov	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	200000f8 	.word	0x200000f8

08001670 <THREAD_Get_NotificationPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_NotificationPayloadBuffer(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
	return (Thread_OT_Cmd_Request_t*) (p_thread_notif_M0_to_M4)->evtserial.evt.payload;
 8001674:	4b03      	ldr	r3, [pc, #12]	; (8001684 <THREAD_Get_NotificationPayloadBuffer+0x14>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	330b      	adds	r3, #11
}
 800167a:	4618      	mov	r0, r3
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	200000fc 	.word	0x200000fc

08001688 <Ot_Cmd_Transfer_Common>:

static void Ot_Cmd_Transfer_Common(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0

	/* OpenThread OT command cmdcode range 0x280 .. 0x3DF = 352 */
	p_thread_otcmdbuffer->cmdserial.cmd.cmdcode = 0x280U;
 800168e:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <Ot_Cmd_Transfer_Common+0x44>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2200      	movs	r2, #0
 8001694:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001698:	725a      	strb	r2, [r3, #9]
 800169a:	2200      	movs	r2, #0
 800169c:	f042 0202 	orr.w	r2, r2, #2
 80016a0:	729a      	strb	r2, [r3, #10]
	/* Size = otCmdBuffer->Size (Number of OT cmd arguments : 1 arg = 32bits so multiply by 4 to get size in bytes)
	 * + ID (4 bytes) + Size (4 bytes) */
	uint32_t l_size =
			((Thread_OT_Cmd_Request_t*) (p_thread_otcmdbuffer->cmdserial.cmd.payload))->Size
 80016a2:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <Ot_Cmd_Transfer_Common+0x44>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	330c      	adds	r3, #12
 80016a8:	685b      	ldr	r3, [r3, #4]
					* 4U + 8U;
 80016aa:	3302      	adds	r3, #2
	uint32_t l_size =
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	607b      	str	r3, [r7, #4]
	p_thread_otcmdbuffer->cmdserial.cmd.plen = l_size;
 80016b0:	4b06      	ldr	r3, [pc, #24]	; (80016cc <Ot_Cmd_Transfer_Common+0x44>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	b2d2      	uxtb	r2, r2
 80016b8:	72da      	strb	r2, [r3, #11]

	TL_OT_SendCmd();
 80016ba:	f008 fef9 	bl	800a4b0 <TL_OT_SendCmd>

	/* Wait completion of cmd */
	Wait_Getting_Ack_From_M0();
 80016be:	f000 f840 	bl	8001742 <Wait_Getting_Ack_From_M0>

}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200000f8 	.word	0x200000f8

080016d0 <Ot_Cmd_Transfer>:
 *
 * @param   None
 * @return  None
 */
void Ot_Cmd_Transfer(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	Ot_Cmd_Transfer_Common();
 80016d4:	f7ff ffd8 	bl	8001688 <Ot_Cmd_Transfer_Common>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <Ot_Cmd_TransferWithNotif>:
 *
 * @param   None
 * @return  None
 */
void Ot_Cmd_TransferWithNotif(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
	/* Flag to specify to UTIL_SEQ_EvtIdle that M0 to M4 notifications are allowed */
	g_ot_notification_allowed = 1U;
 80016e0:	4b03      	ldr	r3, [pc, #12]	; (80016f0 <Ot_Cmd_TransferWithNotif+0x14>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	701a      	strb	r2, [r3, #0]

	Ot_Cmd_Transfer_Common();
 80016e6:	f7ff ffcf 	bl	8001688 <Ot_Cmd_Transfer_Common>
}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	2000025c 	.word	0x2000025c

080016f4 <TL_OT_CmdEvtReceived>:
 *
 * @param   Otbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_OT_CmdEvtReceived(TL_EvtPacket_t *Otbuffer)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
	/* Prevent unused argument(s) compilation warning */
	UNUSED(Otbuffer);

	Receive_Ack_From_M0();
 80016fc:	f000 f828 	bl	8001750 <Receive_Ack_From_M0>

	/* Does not allow OpenThread M0 to M4 notification */
	g_ot_notification_allowed = 0U;
 8001700:	4b03      	ldr	r3, [pc, #12]	; (8001710 <TL_OT_CmdEvtReceived+0x1c>)
 8001702:	2200      	movs	r2, #0
 8001704:	701a      	strb	r2, [r3, #0]
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	2000025c 	.word	0x2000025c

08001714 <TL_THREAD_NotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_THREAD_NotReceived(TL_EvtPacket_t *Notbuffer)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
	p_thread_notif_M0_to_M4 = Notbuffer;
 800171c:	4a04      	ldr	r2, [pc, #16]	; (8001730 <TL_THREAD_NotReceived+0x1c>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6013      	str	r3, [r2, #0]

	Receive_Notification_From_M0();
 8001722:	f000 f81d 	bl	8001760 <Receive_Notification_From_M0>
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	200000fc 	.word	0x200000fc

08001734 <Pre_OtCmdProcessing>:
 *         pending before sending a new ot command.
 * @param  None
 * @retval None
 */
void Pre_OtCmdProcessing(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0

	UTIL_SEQ_WaitEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 8001738:	2004      	movs	r0, #4
 800173a:	f009 fa37 	bl	800abac <UTIL_SEQ_WaitEvt>

}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}

08001742 <Wait_Getting_Ack_From_M0>:
 *
 * @param  None
 * @retval None
 */
static void Wait_Getting_Ack_From_M0(void)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	af00      	add	r7, sp, #0
	UTIL_SEQ_WaitEvt(EVENT_ACK_FROM_M0_EVT);
 8001746:	2002      	movs	r0, #2
 8001748:	f009 fa30 	bl	800abac <UTIL_SEQ_WaitEvt>
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}

08001750 <Receive_Ack_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Ack_From_M0(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
	UTIL_SEQ_SetEvt(EVENT_ACK_FROM_M0_EVT);
 8001754:	2002      	movs	r0, #2
 8001756:	f009 fa09 	bl	800ab6c <UTIL_SEQ_SetEvt>
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
	...

08001760 <Receive_Notification_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Notification_From_M0(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
	CptReceiveMsgFromM0++;
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <Receive_Notification_From_M0+0x1c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	3301      	adds	r3, #1
 800176a:	4a04      	ldr	r2, [pc, #16]	; (800177c <Receive_Notification_From_M0+0x1c>)
 800176c:	6013      	str	r3, [r2, #0]
	UTIL_SEQ_SetTask(TASK_MSG_FROM_M0_TO_M4, CFG_SCH_PRIO_0);
 800176e:	2100      	movs	r1, #0
 8001770:	2001      	movs	r0, #1
 8001772:	f009 f9cf 	bl	800ab14 <UTIL_SEQ_SetTask>
}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	20000100 	.word	0x20000100

08001780 <Send_CLI_Ack_For_OT>:
 * @brief Send notification for CLI TL Channel.
 * @param  None
 * @retval None
 */
static inline void Send_CLI_Ack_For_OT(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0

	/* Notify M0 that characters have been sent to UART */
	TL_THREAD_CliSendAck();
 8001784:	f008 feb0 	bl	800a4e8 <TL_THREAD_CliSendAck>

}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}

0800178c <APP_THREAD_Init_UART_CLI>:
 * @brief Perform initialization of CLI UART interface.
 * @param  None
 * @retval None
 */
void APP_THREAD_Init_UART_CLI(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
#if (CFG_FULL_LOW_POWER == 0)
	MX_LPUART1_UART_Init();
	HW_UART_Receive_IT(CFG_CLI_UART, aRxBuffer, 1, RxCpltCallback);
#endif /* (CFG_FULL_LOW_POWER == 0) */
#endif /* (CFG_USB_INTERFACE_ENABLE != 0) */
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
	...

0800179c <APP_THREAD_TL_THREAD_INIT>:
 * @brief Perform initialization of TL for THREAD.
 * @param  None
 * @retval None
 */
void APP_THREAD_TL_THREAD_INIT(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
	ThreadConfigBuffer.p_ThreadOtCmdRspBuffer = (uint8_t*) &ThreadOtCmdBuffer;
 80017a0:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <APP_THREAD_TL_THREAD_INIT+0x28>)
 80017a2:	4a09      	ldr	r2, [pc, #36]	; (80017c8 <APP_THREAD_TL_THREAD_INIT+0x2c>)
 80017a4:	601a      	str	r2, [r3, #0]
	ThreadConfigBuffer.p_ThreadNotAckBuffer =
 80017a6:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <APP_THREAD_TL_THREAD_INIT+0x28>)
 80017a8:	4a08      	ldr	r2, [pc, #32]	; (80017cc <APP_THREAD_TL_THREAD_INIT+0x30>)
 80017aa:	609a      	str	r2, [r3, #8]
			(uint8_t*) ThreadNotifRspEvtBuffer;
	ThreadConfigBuffer.p_ThreadCliRspBuffer = (uint8_t*) &ThreadCliCmdBuffer;
 80017ac:	4b05      	ldr	r3, [pc, #20]	; (80017c4 <APP_THREAD_TL_THREAD_INIT+0x28>)
 80017ae:	4a08      	ldr	r2, [pc, #32]	; (80017d0 <APP_THREAD_TL_THREAD_INIT+0x34>)
 80017b0:	605a      	str	r2, [r3, #4]
	ThreadConfigBuffer.p_ThreadCliNotBuffer = (uint8_t*) &ThreadCliNotBuffer;
 80017b2:	4b04      	ldr	r3, [pc, #16]	; (80017c4 <APP_THREAD_TL_THREAD_INIT+0x28>)
 80017b4:	4a07      	ldr	r2, [pc, #28]	; (80017d4 <APP_THREAD_TL_THREAD_INIT+0x38>)
 80017b6:	60da      	str	r2, [r3, #12]

	TL_THREAD_Init(&ThreadConfigBuffer);
 80017b8:	4802      	ldr	r0, [pc, #8]	; (80017c4 <APP_THREAD_TL_THREAD_INIT+0x28>)
 80017ba:	f008 fe59 	bl	800a470 <TL_THREAD_Init>
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20030028 	.word	0x20030028
 80017c8:	200300e8 	.word	0x200300e8
 80017cc:	200301f4 	.word	0x200301f4
 80017d0:	20030300 	.word	0x20030300
 80017d4:	2003040c 	.word	0x2003040c

080017d8 <TL_THREAD_CliNotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_THREAD_CliNotReceived(TL_EvtPacket_t *Notbuffer)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
	TL_CmdPacket_t *l_CliBuffer = (TL_CmdPacket_t*) Notbuffer;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	60fb      	str	r3, [r7, #12]
	uint8_t l_size = l_CliBuffer->cmdserial.cmd.plen;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	7adb      	ldrb	r3, [r3, #11]
 80017e8:	72fb      	strb	r3, [r7, #11]

	/* WORKAROUND: if string to output is "> " then respond directly to M0 and do not output it */
	if (strcmp((const char*) l_CliBuffer->cmdserial.cmd.payload, "> ") != 0)
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	330c      	adds	r3, #12
 80017ee:	490b      	ldr	r1, [pc, #44]	; (800181c <TL_THREAD_CliNotReceived+0x44>)
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7fe fcc5 	bl	8000180 <strcmp>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d009      	beq.n	8001810 <TL_THREAD_CliNotReceived+0x38>
	{
		/* Write to CLI UART */
#if (CFG_USB_INTERFACE_ENABLE != 0)
    VCP_SendData( l_CliBuffer->cmdserial.cmd.payload, l_size, HostTxCb);
#else
		HW_UART_Transmit_IT(CFG_CLI_UART, l_CliBuffer->cmdserial.cmd.payload,
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f103 010c 	add.w	r1, r3, #12
 8001802:	7afb      	ldrb	r3, [r7, #11]
 8001804:	b29a      	uxth	r2, r3
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <TL_THREAD_CliNotReceived+0x48>)
 8001808:	2002      	movs	r0, #2
 800180a:	f001 fd53 	bl	80032b4 <HW_UART_Transmit_IT>
	}
	else
	{
		Send_CLI_Ack_For_OT();
	}
}
 800180e:	e001      	b.n	8001814 <TL_THREAD_CliNotReceived+0x3c>
		Send_CLI_Ack_For_OT();
 8001810:	f7ff ffb6 	bl	8001780 <Send_CLI_Ack_For_OT>
}
 8001814:	bf00      	nop
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	0800c860 	.word	0x0800c860
 8001820:	08001825 	.word	0x08001825

08001824 <HostTxCb>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void HostTxCb(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
	Send_CLI_Ack_For_OT();
 8001828:	f7ff ffaa 	bl	8001780 <Send_CLI_Ack_For_OT>
}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}

08001830 <APP_THREAD_ProcessMsgM0ToM4>:
 * @brief Process the messages coming from the M0.
 * @param  None
 * @retval None
 */
void APP_THREAD_ProcessMsgM0ToM4(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
	if (CptReceiveMsgFromM0 != 0)
 8001834:	4b09      	ldr	r3, [pc, #36]	; (800185c <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d00d      	beq.n	8001858 <APP_THREAD_ProcessMsgM0ToM4+0x28>
	{
		/* If CptReceiveMsgFromM0 is > 1. it means that we did not serve all the events from the radio */
		if (CptReceiveMsgFromM0 > 1U)
 800183c:	4b07      	ldr	r3, [pc, #28]	; (800185c <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d904      	bls.n	800184e <APP_THREAD_ProcessMsgM0ToM4+0x1e>
		{
			APP_THREAD_Error(ERR_REC_MULTI_MSG_FROM_M0, 0);
 8001844:	2100      	movs	r1, #0
 8001846:	2000      	movs	r0, #0
 8001848:	f7ff faa2 	bl	8000d90 <APP_THREAD_Error>
 800184c:	e001      	b.n	8001852 <APP_THREAD_ProcessMsgM0ToM4+0x22>
		}
		else
		{
			OpenThread_CallBack_Processing();
 800184e:	f007 fabb 	bl	8008dc8 <OpenThread_CallBack_Processing>
		}
		/* Reset counter */
		CptReceiveMsgFromM0 = 0;
 8001852:	4b02      	ldr	r3, [pc, #8]	; (800185c <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
	}
}
 8001858:	bf00      	nop
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000100 	.word	0x20000100

08001860 <LL_PWR_EnableBootC2>:
  * @brief  Boot CPU2 after reset or wakeup from stop or standby modes
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8001864:	4b05      	ldr	r3, [pc, #20]	; (800187c <LL_PWR_EnableBootC2+0x1c>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	4a04      	ldr	r2, [pc, #16]	; (800187c <LL_PWR_EnableBootC2+0x1c>)
 800186a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800186e:	60d3      	str	r3, [r2, #12]
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	58000400 	.word	0x58000400

08001880 <LL_C2_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_40
  *         @arg @ref LL_EXTI_LINE_41
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800188a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800188e:	4905      	ldr	r1, [pc, #20]	; (80018a4 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4313      	orrs	r3, r2
 8001894:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 8001898:	bf00      	nop
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	58000800 	.word	0x58000800

080018a8 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80018b0:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80018b2:	6a1a      	ldr	r2, [r3, #32]
 80018b4:	4904      	ldr	r1, [pc, #16]	; (80018c8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	620b      	str	r3, [r1, #32]
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	58000800 	.word	0x58000800

080018cc <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 80018d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80018e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4013      	ands	r3, r2
 80018ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018f0:	68fb      	ldr	r3, [r7, #12]
}
 80018f2:	bf00      	nop
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80018fe:	b480      	push	{r7}
 8001900:	b085      	sub	sp, #20
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8001906:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800190a:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800190e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4313      	orrs	r3, r2
 8001916:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800191a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800191e:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4013      	ands	r3, r2
 8001926:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001928:	68fb      	ldr	r3, [r7, #12]
}
 800192a:	bf00      	nop
 800192c:	3714      	adds	r7, #20
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8001936:	b480      	push	{r7}
 8001938:	b083      	sub	sp, #12
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	601a      	str	r2, [r3, #0]
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f043 0201 	orr.w	r2, r3, #1
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	601a      	str	r2, [r3, #0]
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001976:	b480      	push	{r7}
 8001978:	b083      	sub	sp, #12
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
 800197e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685a      	ldr	r2, [r3, #4]
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	041b      	lsls	r3, r3, #16
 8001988:	43db      	mvns	r3, r3
 800198a:	401a      	ands	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	605a      	str	r2, [r3, #4]
}
 8001990:	bf00      	nop
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685a      	ldr	r2, [r3, #4]
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	041b      	lsls	r3, r3, #16
 80019ae:	431a      	orrs	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	605a      	str	r2, [r3, #4]
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685a      	ldr	r2, [r3, #4]
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	43db      	mvns	r3, r3
 80019d2:	401a      	ands	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	605a      	str	r2, [r3, #4]
}
 80019d8:	bf00      	nop
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685a      	ldr	r2, [r3, #4]
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	431a      	orrs	r2, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	605a      	str	r2, [r3, #4]
}
 80019fa:	bf00      	nop
 80019fc:	370c      	adds	r7, #12
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001a06:	b480      	push	{r7}
 8001a08:	b083      	sub	sp, #12
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
 8001a0e:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	683a      	ldr	r2, [r7, #0]
 8001a14:	609a      	str	r2, [r3, #8]
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b083      	sub	sp, #12
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
 8001a2a:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	041a      	lsls	r2, r3, #16
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	609a      	str	r2, [r3, #8]
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	68da      	ldr	r2, [r3, #12]
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	4013      	ands	r3, r2
 8001a52:	683a      	ldr	r2, [r7, #0]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d101      	bne.n	8001a5c <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e000      	b.n	8001a5e <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b083      	sub	sp, #12
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
 8001a72:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69da      	ldr	r2, [r3, #28]
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	683a      	ldr	r2, [r7, #0]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d101      	bne.n	8001a86 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8001a82:	2301      	movs	r3, #1
 8001a84:	e000      	b.n	8001a88 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8001a98:	2102      	movs	r1, #2
 8001a9a:	482a      	ldr	r0, [pc, #168]	; (8001b44 <HW_IPCC_Rx_Handler+0xb0>)
 8001a9c:	f7ff ffe5 	bl	8001a6a <LL_C2_IPCC_IsActiveFlag_CHx>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d009      	beq.n	8001aba <HW_IPCC_Rx_Handler+0x26>
 8001aa6:	4b27      	ldr	r3, [pc, #156]	; (8001b44 <HW_IPCC_Rx_Handler+0xb0>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	43db      	mvns	r3, r3
 8001aac:	f003 0302 	and.w	r3, r3, #2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d002      	beq.n	8001aba <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 8001ab4:	f000 f8f8 	bl	8001ca8 <HW_IPCC_SYS_EvtHandler>
 8001ab8:	e041      	b.n	8001b3e <HW_IPCC_Rx_Handler+0xaa>
  {
    HW_IPCC_MAC_802_15_4_NotEvtHandler();
  }
#endif /* MAC_802_15_4_WB */
#ifdef THREAD_WB
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ))
 8001aba:	2104      	movs	r1, #4
 8001abc:	4821      	ldr	r0, [pc, #132]	; (8001b44 <HW_IPCC_Rx_Handler+0xb0>)
 8001abe:	f7ff ffd4 	bl	8001a6a <LL_C2_IPCC_IsActiveFlag_CHx>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d009      	beq.n	8001adc <HW_IPCC_Rx_Handler+0x48>
 8001ac8:	4b1e      	ldr	r3, [pc, #120]	; (8001b44 <HW_IPCC_Rx_Handler+0xb0>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	43db      	mvns	r3, r3
 8001ace:	f003 0304 	and.w	r3, r3, #4
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d002      	beq.n	8001adc <HW_IPCC_Rx_Handler+0x48>
  {
    HW_IPCC_THREAD_NotEvtHandler();
 8001ad6:	f000 f937 	bl	8001d48 <HW_IPCC_THREAD_NotEvtHandler>
 8001ada:	e030      	b.n	8001b3e <HW_IPCC_Rx_Handler+0xaa>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ))
 8001adc:	2110      	movs	r1, #16
 8001ade:	4819      	ldr	r0, [pc, #100]	; (8001b44 <HW_IPCC_Rx_Handler+0xb0>)
 8001ae0:	f7ff ffc3 	bl	8001a6a <LL_C2_IPCC_IsActiveFlag_CHx>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d009      	beq.n	8001afe <HW_IPCC_Rx_Handler+0x6a>
 8001aea:	4b16      	ldr	r3, [pc, #88]	; (8001b44 <HW_IPCC_Rx_Handler+0xb0>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	43db      	mvns	r3, r3
 8001af0:	f003 0310 	and.w	r3, r3, #16
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d002      	beq.n	8001afe <HW_IPCC_Rx_Handler+0x6a>
  {
    HW_IPCC_THREAD_CliNotEvtHandler();
 8001af8:	f000 f932 	bl	8001d60 <HW_IPCC_THREAD_CliNotEvtHandler>
 8001afc:	e01f      	b.n	8001b3e <HW_IPCC_Rx_Handler+0xaa>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8001afe:	2101      	movs	r1, #1
 8001b00:	4810      	ldr	r0, [pc, #64]	; (8001b44 <HW_IPCC_Rx_Handler+0xb0>)
 8001b02:	f7ff ffb2 	bl	8001a6a <LL_C2_IPCC_IsActiveFlag_CHx>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d008      	beq.n	8001b1e <HW_IPCC_Rx_Handler+0x8a>
 8001b0c:	4b0d      	ldr	r3, [pc, #52]	; (8001b44 <HW_IPCC_Rx_Handler+0xb0>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f003 0301 	and.w	r3, r3, #1
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d102      	bne.n	8001b1e <HW_IPCC_Rx_Handler+0x8a>
  {
    HW_IPCC_BLE_EvtHandler();
 8001b18:	f000 f88a 	bl	8001c30 <HW_IPCC_BLE_EvtHandler>
 8001b1c:	e00f      	b.n	8001b3e <HW_IPCC_Rx_Handler+0xaa>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8001b1e:	2108      	movs	r1, #8
 8001b20:	4808      	ldr	r0, [pc, #32]	; (8001b44 <HW_IPCC_Rx_Handler+0xb0>)
 8001b22:	f7ff ffa2 	bl	8001a6a <LL_C2_IPCC_IsActiveFlag_CHx>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d009      	beq.n	8001b40 <HW_IPCC_Rx_Handler+0xac>
 8001b2c:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <HW_IPCC_Rx_Handler+0xb0>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	43db      	mvns	r3, r3
 8001b32:	f003 0308 	and.w	r3, r3, #8
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d002      	beq.n	8001b40 <HW_IPCC_Rx_Handler+0xac>
  {
    HW_IPCC_TRACES_EvtHandler();
 8001b3a:	f000 f95d 	bl	8001df8 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8001b3e:	bf00      	nop
 8001b40:	bf00      	nop
}
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	58000c00 	.word	0x58000c00

08001b48 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8001b4c:	2102      	movs	r1, #2
 8001b4e:	4822      	ldr	r0, [pc, #136]	; (8001bd8 <HW_IPCC_Tx_Handler+0x90>)
 8001b50:	f7ff ff76 	bl	8001a40 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d109      	bne.n	8001b6e <HW_IPCC_Tx_Handler+0x26>
 8001b5a:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <HW_IPCC_Tx_Handler+0x90>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d002      	beq.n	8001b6e <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8001b68:	f000 f892 	bl	8001c90 <HW_IPCC_SYS_CmdEvtHandler>
 8001b6c:	e031      	b.n	8001bd2 <HW_IPCC_Tx_Handler+0x8a>
  {
    HW_IPCC_MAC_802_15_4_CmdEvtHandler();
  }
#endif /* MAC_802_15_4_WB */
#ifdef THREAD_WB
  else if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ))
 8001b6e:	2104      	movs	r1, #4
 8001b70:	4819      	ldr	r0, [pc, #100]	; (8001bd8 <HW_IPCC_Tx_Handler+0x90>)
 8001b72:	f7ff ff65 	bl	8001a40 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d109      	bne.n	8001b90 <HW_IPCC_Tx_Handler+0x48>
 8001b7c:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <HW_IPCC_Tx_Handler+0x90>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d002      	beq.n	8001b90 <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_OT_CmdEvtHandler();
 8001b8a:	f000 f8d1 	bl	8001d30 <HW_IPCC_OT_CmdEvtHandler>
 8001b8e:	e020      	b.n	8001bd2 <HW_IPCC_Tx_Handler+0x8a>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8001b90:	2108      	movs	r1, #8
 8001b92:	4811      	ldr	r0, [pc, #68]	; (8001bd8 <HW_IPCC_Tx_Handler+0x90>)
 8001b94:	f7ff ff54 	bl	8001a40 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d109      	bne.n	8001bb2 <HW_IPCC_Tx_Handler+0x6a>
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <HW_IPCC_Tx_Handler+0x90>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	43db      	mvns	r3, r3
 8001ba4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d002      	beq.n	8001bb2 <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_MM_FreeBufHandler();
 8001bac:	f000 f906 	bl	8001dbc <HW_IPCC_MM_FreeBufHandler>
 8001bb0:	e00f      	b.n	8001bd2 <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8001bb2:	2120      	movs	r1, #32
 8001bb4:	4808      	ldr	r0, [pc, #32]	; (8001bd8 <HW_IPCC_Tx_Handler+0x90>)
 8001bb6:	f7ff ff43 	bl	8001a40 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d109      	bne.n	8001bd4 <HW_IPCC_Tx_Handler+0x8c>
 8001bc0:	4b05      	ldr	r3, [pc, #20]	; (8001bd8 <HW_IPCC_Tx_Handler+0x90>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d002      	beq.n	8001bd4 <HW_IPCC_Tx_Handler+0x8c>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8001bce:	f000 f83b 	bl	8001c48 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8001bd2:	bf00      	nop
 8001bd4:	bf00      	nop
}
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	58000c00 	.word	0x58000c00

08001bdc <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8001be0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001be4:	f7ff fe8b 	bl	80018fe <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8001be8:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001bec:	f7ff fe5c 	bl	80018a8 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8001bf0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001bf4:	f7ff fe44 	bl	8001880 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8001bf8:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8001bfa:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8001bfc:	f7ff fe30 	bl	8001860 <LL_PWR_EnableBootC2>

  return;
 8001c00:	bf00      	nop
}
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8001c08:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001c0c:	f7ff fe5e 	bl	80018cc <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8001c10:	4806      	ldr	r0, [pc, #24]	; (8001c2c <HW_IPCC_Init+0x28>)
 8001c12:	f7ff fea0 	bl	8001956 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8001c16:	4805      	ldr	r0, [pc, #20]	; (8001c2c <HW_IPCC_Init+0x28>)
 8001c18:	f7ff fe8d 	bl	8001936 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8001c1c:	202c      	movs	r0, #44	; 0x2c
 8001c1e:	f002 fbb8 	bl	8004392 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8001c22:	202d      	movs	r0, #45	; 0x2d
 8001c24:	f002 fbb5 	bl	8004392 <HAL_NVIC_EnableIRQ>

  return;
 8001c28:	bf00      	nop
}
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	58000c00 	.word	0x58000c00

08001c30 <HW_IPCC_BLE_EvtHandler>:

  return;
}

static void HW_IPCC_BLE_EvtHandler( void )
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8001c34:	f008 fb64 	bl	800a300 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8001c38:	2101      	movs	r1, #1
 8001c3a:	4802      	ldr	r0, [pc, #8]	; (8001c44 <HW_IPCC_BLE_EvtHandler+0x14>)
 8001c3c:	f7ff fee3 	bl	8001a06 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001c40:	bf00      	nop
}
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	58000c00 	.word	0x58000c00

08001c48 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8001c4c:	2120      	movs	r1, #32
 8001c4e:	4803      	ldr	r0, [pc, #12]	; (8001c5c <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8001c50:	f7ff fea4 	bl	800199c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8001c54:	f008 fb84 	bl	800a360 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8001c58:	bf00      	nop
}
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	58000c00 	.word	0x58000c00

08001c60 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8001c64:	2102      	movs	r1, #2
 8001c66:	4802      	ldr	r0, [pc, #8]	; (8001c70 <HW_IPCC_SYS_Init+0x10>)
 8001c68:	f7ff feaa 	bl	80019c0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001c6c:	bf00      	nop
}
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	58000c00 	.word	0x58000c00

08001c74 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001c78:	2102      	movs	r1, #2
 8001c7a:	4804      	ldr	r0, [pc, #16]	; (8001c8c <HW_IPCC_SYS_SendCmd+0x18>)
 8001c7c:	f7ff fed1 	bl	8001a22 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001c80:	2102      	movs	r1, #2
 8001c82:	4802      	ldr	r0, [pc, #8]	; (8001c8c <HW_IPCC_SYS_SendCmd+0x18>)
 8001c84:	f7ff fe77 	bl	8001976 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8001c88:	bf00      	nop
}
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	58000c00 	.word	0x58000c00

08001c90 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8001c94:	2102      	movs	r1, #2
 8001c96:	4803      	ldr	r0, [pc, #12]	; (8001ca4 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8001c98:	f7ff fe80 	bl	800199c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8001c9c:	f008 fbb0 	bl	800a400 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8001ca0:	bf00      	nop
}
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	58000c00 	.word	0x58000c00

08001ca8 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8001cac:	f008 fbbe 	bl	800a42c <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8001cb0:	2102      	movs	r1, #2
 8001cb2:	4802      	ldr	r0, [pc, #8]	; (8001cbc <HW_IPCC_SYS_EvtHandler+0x14>)
 8001cb4:	f7ff fea7 	bl	8001a06 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001cb8:	bf00      	nop
}
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	58000c00 	.word	0x58000c00

08001cc0 <HW_IPCC_THREAD_Init>:
/******************************************************************************
 * THREAD
 ******************************************************************************/
#ifdef THREAD_WB
void HW_IPCC_THREAD_Init( void )
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001cc4:	2104      	movs	r1, #4
 8001cc6:	4804      	ldr	r0, [pc, #16]	; (8001cd8 <HW_IPCC_THREAD_Init+0x18>)
 8001cc8:	f7ff fe7a 	bl	80019c0 <LL_C1_IPCC_EnableReceiveChannel>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001ccc:	2110      	movs	r1, #16
 8001cce:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <HW_IPCC_THREAD_Init+0x18>)
 8001cd0:	f7ff fe76 	bl	80019c0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001cd4:	bf00      	nop
}
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	58000c00 	.word	0x58000c00

08001cdc <HW_IPCC_OT_SendCmd>:

void HW_IPCC_OT_SendCmd( void )
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8001ce0:	2104      	movs	r1, #4
 8001ce2:	4804      	ldr	r0, [pc, #16]	; (8001cf4 <HW_IPCC_OT_SendCmd+0x18>)
 8001ce4:	f7ff fe9d 	bl	8001a22 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8001ce8:	2104      	movs	r1, #4
 8001cea:	4802      	ldr	r0, [pc, #8]	; (8001cf4 <HW_IPCC_OT_SendCmd+0x18>)
 8001cec:	f7ff fe43 	bl	8001976 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8001cf0:	bf00      	nop
}
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	58000c00 	.word	0x58000c00

08001cf8 <HW_IPCC_THREAD_SendAck>:

  return;
}

void HW_IPCC_THREAD_SendAck( void )
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001cfc:	2104      	movs	r1, #4
 8001cfe:	4804      	ldr	r0, [pc, #16]	; (8001d10 <HW_IPCC_THREAD_SendAck+0x18>)
 8001d00:	f7ff fe81 	bl	8001a06 <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001d04:	2104      	movs	r1, #4
 8001d06:	4802      	ldr	r0, [pc, #8]	; (8001d10 <HW_IPCC_THREAD_SendAck+0x18>)
 8001d08:	f7ff fe5a 	bl	80019c0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001d0c:	bf00      	nop
}
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	58000c00 	.word	0x58000c00

08001d14 <HW_IPCC_THREAD_CliSendAck>:

void HW_IPCC_THREAD_CliSendAck( void )
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001d18:	2110      	movs	r1, #16
 8001d1a:	4804      	ldr	r0, [pc, #16]	; (8001d2c <HW_IPCC_THREAD_CliSendAck+0x18>)
 8001d1c:	f7ff fe73 	bl	8001a06 <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001d20:	2110      	movs	r1, #16
 8001d22:	4802      	ldr	r0, [pc, #8]	; (8001d2c <HW_IPCC_THREAD_CliSendAck+0x18>)
 8001d24:	f7ff fe4c 	bl	80019c0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001d28:	bf00      	nop
}
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	58000c00 	.word	0x58000c00

08001d30 <HW_IPCC_OT_CmdEvtHandler>:

static void HW_IPCC_OT_CmdEvtHandler( void )
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8001d34:	2104      	movs	r1, #4
 8001d36:	4803      	ldr	r0, [pc, #12]	; (8001d44 <HW_IPCC_OT_CmdEvtHandler+0x14>)
 8001d38:	f7ff fe30 	bl	800199c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_OT_CmdEvtNot();
 8001d3c:	f008 fbe2 	bl	800a504 <HW_IPCC_OT_CmdEvtNot>

  return;
 8001d40:	bf00      	nop
}
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	58000c00 	.word	0x58000c00

08001d48 <HW_IPCC_THREAD_NotEvtHandler>:

static void HW_IPCC_THREAD_NotEvtHandler( void )
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8001d4c:	2104      	movs	r1, #4
 8001d4e:	4803      	ldr	r0, [pc, #12]	; (8001d5c <HW_IPCC_THREAD_NotEvtHandler+0x14>)
 8001d50:	f7ff fe48 	bl	80019e4 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_THREAD_EvtNot();
 8001d54:	f008 fbe2 	bl	800a51c <HW_IPCC_THREAD_EvtNot>

  return;
 8001d58:	bf00      	nop
}
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	58000c00 	.word	0x58000c00

08001d60 <HW_IPCC_THREAD_CliNotEvtHandler>:

static void HW_IPCC_THREAD_CliNotEvtHandler( void )
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8001d64:	2110      	movs	r1, #16
 8001d66:	4803      	ldr	r0, [pc, #12]	; (8001d74 <HW_IPCC_THREAD_CliNotEvtHandler+0x14>)
 8001d68:	f7ff fe3c 	bl	80019e4 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_THREAD_CliEvtNot();
 8001d6c:	f008 fbe2 	bl	800a534 <HW_IPCC_THREAD_CliEvtNot>

  return;
 8001d70:	bf00      	nop
}
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	58000c00 	.word	0x58000c00

08001d78 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8001d80:	2108      	movs	r1, #8
 8001d82:	480c      	ldr	r0, [pc, #48]	; (8001db4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001d84:	f7ff fe5c 	bl	8001a40 <LL_C1_IPCC_IsActiveFlag_CHx>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d007      	beq.n	8001d9e <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8001d8e:	4a0a      	ldr	r2, [pc, #40]	; (8001db8 <HW_IPCC_MM_SendFreeBuf+0x40>)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001d94:	2108      	movs	r1, #8
 8001d96:	4807      	ldr	r0, [pc, #28]	; (8001db4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001d98:	f7ff fded 	bl	8001976 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8001d9c:	e006      	b.n	8001dac <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001da2:	2108      	movs	r1, #8
 8001da4:	4803      	ldr	r0, [pc, #12]	; (8001db4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8001da6:	f7ff fe3c 	bl	8001a22 <LL_C1_IPCC_SetFlag_CHx>
  return;
 8001daa:	bf00      	nop
}
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	58000c00 	.word	0x58000c00
 8001db8:	2000024c 	.word	0x2000024c

08001dbc <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001dc0:	2108      	movs	r1, #8
 8001dc2:	4806      	ldr	r0, [pc, #24]	; (8001ddc <HW_IPCC_MM_FreeBufHandler+0x20>)
 8001dc4:	f7ff fdea 	bl	800199c <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 8001dc8:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <HW_IPCC_MM_FreeBufHandler+0x24>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8001dce:	2108      	movs	r1, #8
 8001dd0:	4802      	ldr	r0, [pc, #8]	; (8001ddc <HW_IPCC_MM_FreeBufHandler+0x20>)
 8001dd2:	f7ff fe26 	bl	8001a22 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8001dd6:	bf00      	nop
}
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	58000c00 	.word	0x58000c00
 8001de0:	2000024c 	.word	0x2000024c

08001de4 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8001de8:	2108      	movs	r1, #8
 8001dea:	4802      	ldr	r0, [pc, #8]	; (8001df4 <HW_IPCC_TRACES_Init+0x10>)
 8001dec:	f7ff fde8 	bl	80019c0 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8001df0:	bf00      	nop
}
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	58000c00 	.word	0x58000c00

08001df8 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8001dfc:	f008 fc2c 	bl	800a658 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8001e00:	2108      	movs	r1, #8
 8001e02:	4802      	ldr	r0, [pc, #8]	; (8001e0c <HW_IPCC_TRACES_EvtHandler+0x14>)
 8001e04:	f7ff fdff 	bl	8001a06 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8001e08:	bf00      	nop
}
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	58000c00 	.word	0x58000c00

08001e10 <create_sensor_LL>:
	eStateFsm cur_state;
	int32_t baseline_temp_delta;
} fsm;

SensorQueueLL* create_sensor_LL(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
	SensorQueueLL *ret = malloc(sizeof(SensorQueueLL));
 8001e16:	200c      	movs	r0, #12
 8001e18:	f009 f874 	bl	800af04 <malloc>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	607b      	str	r3, [r7, #4]
	ret->front = NULL;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
	ret->rear = NULL;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	605a      	str	r2, [r3, #4]
	ret->size = 0;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	721a      	strb	r2, [r3, #8]
	return ret;
 8001e32:	687b      	ldr	r3, [r7, #4]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <update_sensor_LL>:

void update_sensor_LL(SensorQueueLL *ll, SensorData_t dat)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	4638      	mov	r0, r7
 8001e46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	SensorDataNode *new = malloc(sizeof(SensorDataNode));
 8001e4a:	2010      	movs	r0, #16
 8001e4c:	f009 f85a 	bl	800af04 <malloc>
 8001e50:	4603      	mov	r3, r0
 8001e52:	617b      	str	r3, [r7, #20]
	if(new == NULL) return;
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d039      	beq.n	8001ece <update_sensor_LL+0x92>
	new->data = dat;
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	3304      	adds	r3, #4
 8001e5e:	463a      	mov	r2, r7
 8001e60:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e62:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	new->next = NULL;
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
	if (ll->size == 0)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	7a1b      	ldrb	r3, [r3, #8]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d109      	bne.n	8001e88 <update_sensor_LL+0x4c>
	{
		ll->front = new;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	601a      	str	r2, [r3, #0]
		ll->rear = new;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	697a      	ldr	r2, [r7, #20]
 8001e7e:	605a      	str	r2, [r3, #4]
		ll->size = 1;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2201      	movs	r2, #1
 8001e84:	721a      	strb	r2, [r3, #8]
 8001e86:	e023      	b.n	8001ed0 <update_sensor_LL+0x94>
	}
	else
	{
		if (ll->size >= 10)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	7a1b      	ldrb	r3, [r3, #8]
 8001e8c:	2b09      	cmp	r3, #9
 8001e8e:	d910      	bls.n	8001eb2 <update_sensor_LL+0x76>
		{
			SensorDataNode *del = ll->front;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	613b      	str	r3, [r7, #16]
			ll->front = ll->front->next;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	601a      	str	r2, [r3, #0]
			free(del);
 8001ea0:	6938      	ldr	r0, [r7, #16]
 8001ea2:	f009 f837 	bl	800af14 <free>
			ll->size--;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	7a1b      	ldrb	r3, [r3, #8]
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	721a      	strb	r2, [r3, #8]
		}
		ll->rear->next = new;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	697a      	ldr	r2, [r7, #20]
 8001eb8:	601a      	str	r2, [r3, #0]
		ll->rear = new;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	697a      	ldr	r2, [r7, #20]
 8001ebe:	605a      	str	r2, [r3, #4]
		ll->size++;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	7a1b      	ldrb	r3, [r3, #8]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	b2da      	uxtb	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	721a      	strb	r2, [r3, #8]
 8001ecc:	e000      	b.n	8001ed0 <update_sensor_LL+0x94>
	if(new == NULL) return;
 8001ece:	bf00      	nop
	}
}
 8001ed0:	3718      	adds	r7, #24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <traverse_sensor_LL>:

uint8_t traverse_sensor_LL(SensorQueueLL *ll, bool isHum, int32_t l_th, int32_t u_th, int32_t *avg_temp, int32_t *avg_hum)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b087      	sub	sp, #28
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	60f8      	str	r0, [r7, #12]
 8001ede:	607a      	str	r2, [r7, #4]
 8001ee0:	603b      	str	r3, [r7, #0]
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	72fb      	strb	r3, [r7, #11]
	SensorDataNode *cur = ll->front;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	617b      	str	r3, [r7, #20]
	uint8_t ret = 0, ctr = 0;
 8001eec:	2300      	movs	r3, #0
 8001eee:	74fb      	strb	r3, [r7, #19]
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	74bb      	strb	r3, [r7, #18]
	while (cur != NULL)
 8001ef4:	e029      	b.n	8001f4a <traverse_sensor_LL+0x74>
	{
		if (isHum && (cur->data.humidity < l_th || cur->data.humidity > u_th))
 8001ef6:	7afb      	ldrb	r3, [r7, #11]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d00d      	beq.n	8001f18 <traverse_sensor_LL+0x42>
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	dc04      	bgt.n	8001f10 <traverse_sensor_LL+0x3a>
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	da03      	bge.n	8001f18 <traverse_sensor_LL+0x42>
			ret++;
 8001f10:	7cfb      	ldrb	r3, [r7, #19]
 8001f12:	3301      	adds	r3, #1
 8001f14:	74fb      	strb	r3, [r7, #19]
 8001f16:	e012      	b.n	8001f3e <traverse_sensor_LL+0x68>
		else if (!isHum && (cur->data.temp_main < l_th || cur->data.temp_main > u_th))
 8001f18:	7afb      	ldrb	r3, [r7, #11]
 8001f1a:	f083 0301 	eor.w	r3, r3, #1
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00c      	beq.n	8001f3e <traverse_sensor_LL+0x68>
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	dc04      	bgt.n	8001f38 <traverse_sensor_LL+0x62>
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	683a      	ldr	r2, [r7, #0]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	da02      	bge.n	8001f3e <traverse_sensor_LL+0x68>
			ret++;
 8001f38:	7cfb      	ldrb	r3, [r7, #19]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	74fb      	strb	r3, [r7, #19]


		cur = cur->next;
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	617b      	str	r3, [r7, #20]
		ctr++;
 8001f44:	7cbb      	ldrb	r3, [r7, #18]
 8001f46:	3301      	adds	r3, #1
 8001f48:	74bb      	strb	r3, [r7, #18]
	while (cur != NULL)
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d1d2      	bne.n	8001ef6 <traverse_sensor_LL+0x20>
	}

	return ret;
 8001f50:	7cfb      	ldrb	r3, [r7, #19]
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	371c      	adds	r7, #28
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
	...

08001f60 <app_algo_init>:

void app_algo_init(SensorData_t data)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	1d3b      	adds	r3, r7, #4
 8001f68:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	fsm.data_hist = create_sensor_LL();
 8001f6c:	f7ff ff50 	bl	8001e10 <create_sensor_LL>
 8001f70:	4603      	mov	r3, r0
 8001f72:	4a09      	ldr	r2, [pc, #36]	; (8001f98 <app_algo_init+0x38>)
 8001f74:	6013      	str	r3, [r2, #0]
	fsm.data_hist->size = 0;
 8001f76:	4b08      	ldr	r3, [pc, #32]	; (8001f98 <app_algo_init+0x38>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	721a      	strb	r2, [r3, #8]
	fsm.cur_state = STATE_INIT;
 8001f7e:	4b06      	ldr	r3, [pc, #24]	; (8001f98 <app_algo_init+0x38>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	711a      	strb	r2, [r3, #4]
	fsm.baseline_temp_delta = data.temp_main - (int32_t)data.temp_aux;
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001f8a:	1a9b      	subs	r3, r3, r2
 8001f8c:	4a02      	ldr	r2, [pc, #8]	; (8001f98 <app_algo_init+0x38>)
 8001f8e:	6093      	str	r3, [r2, #8]
}
 8001f90:	bf00      	nop
 8001f92:	3710      	adds	r7, #16
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20000250 	.word	0x20000250

08001f9c <app_algo_proc>:

eResFsm app_algo_proc(SensorData_t data, bool ext_sig_reset, int8_t *state)
{
 8001f9c:	b590      	push	{r4, r7, lr}
 8001f9e:	b08b      	sub	sp, #44	; 0x2c
 8001fa0:	af02      	add	r7, sp, #8
 8001fa2:	1d3c      	adds	r4, r7, #4
 8001fa4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001fa8:	70fb      	strb	r3, [r7, #3]
	update_sensor_LL(fsm.data_hist, data);
 8001faa:	4b4d      	ldr	r3, [pc, #308]	; (80020e0 <app_algo_proc+0x144>)
 8001fac:	6818      	ldr	r0, [r3, #0]
 8001fae:	1d3b      	adds	r3, r7, #4
 8001fb0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fb2:	f7ff ff43 	bl	8001e3c <update_sensor_LL>
	*state = fsm.cur_state;
 8001fb6:	4b4a      	ldr	r3, [pc, #296]	; (80020e0 <app_algo_proc+0x144>)
 8001fb8:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8001fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fbe:	701a      	strb	r2, [r3, #0]
	if (ext_sig_reset)
 8001fc0:	78fb      	ldrb	r3, [r7, #3]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d004      	beq.n	8001fd0 <app_algo_proc+0x34>
	{
		fsm.cur_state = STATE_INIT;
 8001fc6:	4b46      	ldr	r3, [pc, #280]	; (80020e0 <app_algo_proc+0x144>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	711a      	strb	r2, [r3, #4]
		return RES_NONE;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	e082      	b.n	80020d6 <app_algo_proc+0x13a>
	}

	switch (fsm.cur_state)
 8001fd0:	4b43      	ldr	r3, [pc, #268]	; (80020e0 <app_algo_proc+0x144>)
 8001fd2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	2b05      	cmp	r3, #5
 8001fda:	d87a      	bhi.n	80020d2 <app_algo_proc+0x136>
 8001fdc:	a201      	add	r2, pc, #4	; (adr r2, 8001fe4 <app_algo_proc+0x48>)
 8001fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fe2:	bf00      	nop
 8001fe4:	080020cd 	.word	0x080020cd
 8001fe8:	08001ffd 	.word	0x08001ffd
 8001fec:	08002011 	.word	0x08002011
 8001ff0:	0800202d 	.word	0x0800202d
 8001ff4:	0800208b 	.word	0x0800208b
 8001ff8:	0800209f 	.word	0x0800209f
	{
	case STATE_INIT:
	{
		fsm.cur_state = STATE_MEAS;
 8001ffc:	4b38      	ldr	r3, [pc, #224]	; (80020e0 <app_algo_proc+0x144>)
 8001ffe:	2201      	movs	r2, #1
 8002000:	711a      	strb	r2, [r3, #4]
		APP_DBG("FSM STATE INIT");
 8002002:	4a38      	ldr	r2, [pc, #224]	; (80020e4 <app_algo_proc+0x148>)
 8002004:	2101      	movs	r1, #1
 8002006:	2000      	movs	r0, #0
 8002008:	f001 ff40 	bl	8003e8c <logApplication>
		return RES_NONE;
 800200c:	2300      	movs	r3, #0
 800200e:	e062      	b.n	80020d6 <app_algo_proc+0x13a>
	}
	case STATE_MEAS:
	{
		APP_DBG("FSM STATE MEAS");
 8002010:	4a35      	ldr	r2, [pc, #212]	; (80020e8 <app_algo_proc+0x14c>)
 8002012:	2101      	movs	r1, #1
 8002014:	2000      	movs	r0, #0
 8002016:	f001 ff39 	bl	8003e8c <logApplication>
		if (data.humidity > HUMIDITY_TRIG_TH_POS)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a33      	ldr	r2, [pc, #204]	; (80020ec <app_algo_proc+0x150>)
 800201e:	4293      	cmp	r3, r2
 8002020:	dd02      	ble.n	8002028 <app_algo_proc+0x8c>
			fsm.cur_state = STATE_PRETRIG;
 8002022:	4b2f      	ldr	r3, [pc, #188]	; (80020e0 <app_algo_proc+0x144>)
 8002024:	2202      	movs	r2, #2
 8002026:	711a      	strb	r2, [r3, #4]
		return RES_NONE;
 8002028:	2300      	movs	r3, #0
 800202a:	e054      	b.n	80020d6 <app_algo_proc+0x13a>
	}
	case STATE_PRETRIG:
	{
		APP_DBG("FSM STATE PRETRIG\n");
 800202c:	4a30      	ldr	r2, [pc, #192]	; (80020f0 <app_algo_proc+0x154>)
 800202e:	2101      	movs	r1, #1
 8002030:	2000      	movs	r0, #0
 8002032:	f001 ff2b 	bl	8003e8c <logApplication>
		if (data.humidity < HUMIDITY_TRIG_TH_NEG)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a2e      	ldr	r2, [pc, #184]	; (80020f4 <app_algo_proc+0x158>)
 800203a:	4293      	cmp	r3, r2
 800203c:	da04      	bge.n	8002048 <app_algo_proc+0xac>
		{
			fsm.cur_state = STATE_MEAS;
 800203e:	4b28      	ldr	r3, [pc, #160]	; (80020e0 <app_algo_proc+0x144>)
 8002040:	2201      	movs	r2, #1
 8002042:	711a      	strb	r2, [r3, #4]
			return RES_NONE;
 8002044:	2300      	movs	r3, #0
 8002046:	e046      	b.n	80020d6 <app_algo_proc+0x13a>
		}
		int32_t t, h;
		uint8_t ct = traverse_sensor_LL(fsm.data_hist, true, 0, HUMIDITY_TRIG_TH_POS, &t, &h);
 8002048:	4b25      	ldr	r3, [pc, #148]	; (80020e0 <app_algo_proc+0x144>)
 800204a:	6818      	ldr	r0, [r3, #0]
 800204c:	4a27      	ldr	r2, [pc, #156]	; (80020ec <app_algo_proc+0x150>)
 800204e:	f107 0314 	add.w	r3, r7, #20
 8002052:	9301      	str	r3, [sp, #4]
 8002054:	f107 0318 	add.w	r3, r7, #24
 8002058:	9300      	str	r3, [sp, #0]
 800205a:	4613      	mov	r3, r2
 800205c:	2200      	movs	r2, #0
 800205e:	2101      	movs	r1, #1
 8002060:	f7ff ff39 	bl	8001ed6 <traverse_sensor_LL>
 8002064:	4603      	mov	r3, r0
 8002066:	77fb      	strb	r3, [r7, #31]
		APP_DBG("Pretrig ctr:%d", ct);
 8002068:	7ffb      	ldrb	r3, [r7, #31]
 800206a:	4a23      	ldr	r2, [pc, #140]	; (80020f8 <app_algo_proc+0x15c>)
 800206c:	2101      	movs	r1, #1
 800206e:	2000      	movs	r0, #0
 8002070:	f001 ff0c 	bl	8003e8c <logApplication>
		if (ct >= HUMIDITY_SAMPLES_TRIG_TH)
 8002074:	2205      	movs	r2, #5
 8002076:	7ffb      	ldrb	r3, [r7, #31]
 8002078:	4293      	cmp	r3, r2
 800207a:	d304      	bcc.n	8002086 <app_algo_proc+0xea>
		{
			fsm.cur_state = STATE_HEATING;
 800207c:	4b18      	ldr	r3, [pc, #96]	; (80020e0 <app_algo_proc+0x144>)
 800207e:	2203      	movs	r2, #3
 8002080:	711a      	strb	r2, [r3, #4]
			return RES_HEAT;
 8002082:	2301      	movs	r3, #1
 8002084:	e027      	b.n	80020d6 <app_algo_proc+0x13a>
		}
		return RES_NONE;
 8002086:	2300      	movs	r3, #0
 8002088:	e025      	b.n	80020d6 <app_algo_proc+0x13a>
	}
	case STATE_HEATING:
	{
		APP_DBG("FSM STATE HEATING");
 800208a:	4a1c      	ldr	r2, [pc, #112]	; (80020fc <app_algo_proc+0x160>)
 800208c:	2101      	movs	r1, #1
 800208e:	2000      	movs	r0, #0
 8002090:	f001 fefc 	bl	8003e8c <logApplication>
		fsm.cur_state = STATE_COOLDOWN;
 8002094:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <app_algo_proc+0x144>)
 8002096:	2204      	movs	r2, #4
 8002098:	711a      	strb	r2, [r3, #4]
		return RES_NONE;
 800209a:	2300      	movs	r3, #0
 800209c:	e01b      	b.n	80020d6 <app_algo_proc+0x13a>
	}
	case STATE_COOLDOWN:
	{
		APP_DBG("FSM STATE COOLDOWN");
 800209e:	4a18      	ldr	r2, [pc, #96]	; (8002100 <app_algo_proc+0x164>)
 80020a0:	2101      	movs	r1, #1
 80020a2:	2000      	movs	r0, #0
 80020a4:	f001 fef2 	bl	8003e8c <logApplication>
		if(data.temp_main - data.temp_aux < fsm.baseline_temp_delta + TEMPERATURE_COOLDOWN_MAX_ALLOWED_DELTA)
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80020ae:	1a9a      	subs	r2, r3, r2
 80020b0:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <app_algo_proc+0x144>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80020b8:	440b      	add	r3, r1
 80020ba:	429a      	cmp	r2, r3
 80020bc:	da04      	bge.n	80020c8 <app_algo_proc+0x12c>
		{
			fsm.cur_state = STATE_MEAS;
 80020be:	4b08      	ldr	r3, [pc, #32]	; (80020e0 <app_algo_proc+0x144>)
 80020c0:	2201      	movs	r2, #1
 80020c2:	711a      	strb	r2, [r3, #4]
			return RES_NONE;
 80020c4:	2300      	movs	r3, #0
 80020c6:	e006      	b.n	80020d6 <app_algo_proc+0x13a>
		}
		else
		{
			return RES_INVL;
 80020c8:	2302      	movs	r3, #2
 80020ca:	e004      	b.n	80020d6 <app_algo_proc+0x13a>
		}
	}
	case STATE_UNDEF:
		return RES_FAULT;
 80020cc:	f04f 33ff 	mov.w	r3, #4294967295
 80020d0:	e001      	b.n	80020d6 <app_algo_proc+0x13a>
	}
	return RES_FAULT;
 80020d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3724      	adds	r7, #36	; 0x24
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd90      	pop	{r4, r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000250 	.word	0x20000250
 80020e4:	0800c864 	.word	0x0800c864
 80020e8:	0800c874 	.word	0x0800c874
 80020ec:	00016760 	.word	0x00016760
 80020f0:	0800c884 	.word	0x0800c884
 80020f4:	000157c0 	.word	0x000157c0
 80020f8:	0800c898 	.word	0x0800c898
 80020fc:	0800c8a8 	.word	0x0800c8a8
 8002100:	0800c8bc 	.word	0x0800c8bc

08002104 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 800210c:	4b07      	ldr	r3, [pc, #28]	; (800212c <LL_C2_PWR_SetPowerMode+0x28>)
 800210e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002112:	f023 0207 	bic.w	r2, r3, #7
 8002116:	4905      	ldr	r1, [pc, #20]	; (800212c <LL_C2_PWR_SetPowerMode+0x28>)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4313      	orrs	r3, r2
 800211c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	58000400 	.word	0x58000400

08002130 <LL_EXTI_EnableIT_32_63>:
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002138:	4b06      	ldr	r3, [pc, #24]	; (8002154 <LL_EXTI_EnableIT_32_63+0x24>)
 800213a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800213e:	4905      	ldr	r1, [pc, #20]	; (8002154 <LL_EXTI_EnableIT_32_63+0x24>)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4313      	orrs	r3, r2
 8002144:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	58000800 	.word	0x58000800

08002158 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8002160:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002164:	4a0a      	ldr	r2, [pc, #40]	; (8002190 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8002166:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800216a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800216e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002172:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	021b      	lsls	r3, r3, #8
 800217a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800217e:	4313      	orrs	r3, r2
 8002180:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr
 8002190:	cafecafe 	.word	0xcafecafe

08002194 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800219c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80021a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	608b      	str	r3, [r1, #8]
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80021c0:	4b05      	ldr	r3, [pc, #20]	; (80021d8 <LL_LPM_EnableSleep+0x1c>)
 80021c2:	691b      	ldr	r3, [r3, #16]
 80021c4:	4a04      	ldr	r2, [pc, #16]	; (80021d8 <LL_LPM_EnableSleep+0x1c>)
 80021c6:	f023 0304 	bic.w	r3, r3, #4
 80021ca:	6113      	str	r3, [r2, #16]
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	e000ed00 	.word	0xe000ed00

080021dc <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	22ff      	movs	r2, #255	; 0xff
 80021e8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	22ca      	movs	r2, #202	; 0xca
 8002202:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2253      	movs	r2, #83	; 0x53
 8002208:	625a      	str	r2, [r3, #36]	; 0x24
}
 800220a:	bf00      	nop
 800220c:	370c      	adds	r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr

08002216 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8002216:	b480      	push	{r7}
 8002218:	b083      	sub	sp, #12
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
 800221e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f023 0207 	bic.w	r2, r3, #7
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	609a      	str	r2, [r3, #8]
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <MX_APPE_Config>:
static void Button_Init( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002240:	4b04      	ldr	r3, [pc, #16]	; (8002254 <MX_APPE_Config+0x18>)
 8002242:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002246:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8002248:	f000 f82c 	bl	80022a4 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 800224c:	f000 f831 	bl	80022b2 <Config_HSE>

  return;
 8002250:	bf00      	nop
}
 8002252:	bd80      	pop	{r7, pc}
 8002254:	58004000 	.word	0x58004000

08002258 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 800225c:	f000 f83d 	bl	80022da <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8002260:	f000 f856 	bl	8002310 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8002264:	4907      	ldr	r1, [pc, #28]	; (8002284 <MX_APPE_Init+0x2c>)
 8002266:	2000      	movs	r0, #0
 8002268:	f000 fdb8 	bl	8002ddc <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  //Init_Debug();
  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 800226c:	2101      	movs	r1, #1
 800226e:	2001      	movs	r0, #1
 8002270:	f008 fa9c 	bl	800a7ac <UTIL_LPM_SetStopMode>
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8002274:	2101      	movs	r1, #1
 8002276:	2001      	movs	r0, #1
 8002278:	f008 fac8 	bl	800a80c <UTIL_LPM_SetOffMode>
//  Led_Init();
 // Button_Init();

  
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 800227c:	f000 f856 	bl	800232c <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 8002280:	bf00      	nop
}
 8002282:	bd80      	pop	{r7, pc}
 8002284:	20000580 	.word	0x20000580

08002288 <Init_Smps>:

void Init_Smps(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 800228c:	bf00      	nop
}
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <Init_Exti>:

void Init_Exti(void)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 800229a:	2050      	movs	r0, #80	; 0x50
 800229c:	f7ff ff48 	bl	8002130 <LL_EXTI_EnableIT_32_63>

  return;
 80022a0:	bf00      	nop
}
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <Reset_Device>:
#endif /* CFG_DEBUG_TRACE != 0 */

  return;
}
static void Reset_Device(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 80022a8:	bf00      	nop
}
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b082      	sub	sp, #8
 80022b6:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 80022b8:	2000      	movs	r0, #0
 80022ba:	f008 fa3d 	bl	800a738 <OTP_Read>
 80022be:	6078      	str	r0, [r7, #4]
  if (p_otp)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d005      	beq.n	80022d2 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	799b      	ldrb	r3, [r3, #6]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff ff44 	bl	8002158 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 80022d0:	bf00      	nop
 80022d2:	bf00      	nop
}
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <System_Init>:

static void System_Init(void)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	af00      	add	r7, sp, #0
  Init_Smps();
 80022de:	f7ff ffd3 	bl	8002288 <Init_Smps>

  Init_Exti();
 80022e2:	f7ff ffd8 	bl	8002296 <Init_Exti>

  Init_Rtc();
 80022e6:	f000 f803 	bl	80022f0 <Init_Rtc>

  return;
 80022ea:	bf00      	nop
}
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <Init_Rtc>:

static void Init_Rtc(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80022f4:	4805      	ldr	r0, [pc, #20]	; (800230c <Init_Rtc+0x1c>)
 80022f6:	f7ff ff7e 	bl	80021f6 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80022fa:	2100      	movs	r1, #0
 80022fc:	4803      	ldr	r0, [pc, #12]	; (800230c <Init_Rtc+0x1c>)
 80022fe:	f7ff ff8a 	bl	8002216 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8002302:	4802      	ldr	r0, [pc, #8]	; (800230c <Init_Rtc+0x1c>)
 8002304:	f7ff ff6a 	bl	80021dc <LL_RTC_EnableWriteProtection>

  return;
 8002308:	bf00      	nop
}
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40002800 	.word	0x40002800

08002310 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8002314:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002318:	f7ff ff3c 	bl	8002194 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 800231c:	f008 fa34 	bl	800a788 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8002320:	2004      	movs	r0, #4
 8002322:	f7ff feef 	bl	8002104 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8002326:	bf00      	nop
}
 8002328:	bd80      	pop	{r7, pc}
	...

0800232c <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b088      	sub	sp, #32
 8002330:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8002332:	f007 ffab 	bl	800a28c <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, UTIL_SEQ_RFU, shci_user_evt_proc);
 8002336:	4a11      	ldr	r2, [pc, #68]	; (800237c <appe_Tl_Init+0x50>)
 8002338:	2100      	movs	r1, #0
 800233a:	2004      	movs	r0, #4
 800233c:	f008 fbc8 	bl	800aad0 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8002340:	4b0f      	ldr	r3, [pc, #60]	; (8002380 <appe_Tl_Init+0x54>)
 8002342:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8002344:	4b0f      	ldr	r3, [pc, #60]	; (8002384 <appe_Tl_Init+0x58>)
 8002346:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8002348:	463b      	mov	r3, r7
 800234a:	4619      	mov	r1, r3
 800234c:	480e      	ldr	r0, [pc, #56]	; (8002388 <appe_Tl_Init+0x5c>)
 800234e:	f007 fc41 	bl	8009bd4 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8002356:	4b0d      	ldr	r3, [pc, #52]	; (800238c <appe_Tl_Init+0x60>)
 8002358:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800235a:	4b0d      	ldr	r3, [pc, #52]	; (8002390 <appe_Tl_Init+0x64>)
 800235c:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800235e:	f240 533c 	movw	r3, #1340	; 0x53c
 8002362:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8002364:	f107 0308 	add.w	r3, r7, #8
 8002368:	4618      	mov	r0, r3
 800236a:	f008 f8ef 	bl	800a54c <TL_MM_Init>

  TL_Enable();
 800236e:	f007 ff86 	bl	800a27e <TL_Enable>

  return;
 8002372:	bf00      	nop
}
 8002374:	3720      	adds	r7, #32
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	08009c0d 	.word	0x08009c0d
 8002380:	20030a54 	.word	0x20030a54
 8002384:	08002395 	.word	0x08002395
 8002388:	080023ab 	.word	0x080023ab
 800238c:	20030b60 	.word	0x20030b60
 8002390:	20030518 	.word	0x20030518

08002394 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800239e:	bf00      	nop
}
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b084      	sub	sp, #16
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	330b      	adds	r3, #11
 80023b8:	60fb      	str	r3, [r7, #12]

  switch(p_sys_event->subevtcode)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	881b      	ldrh	r3, [r3, #0]
 80023be:	b29b      	uxth	r3, r3
 80023c0:	f5b3 4f12 	cmp.w	r3, #37376	; 0x9200
 80023c4:	d004      	beq.n	80023d0 <APPE_SysUserEvtRx+0x26>
 80023c6:	f249 2201 	movw	r2, #37377	; 0x9201
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d003      	beq.n	80023d6 <APPE_SysUserEvtRx+0x2c>
         break;
     case SHCI_SUB_EVT_ERROR_NOTIF:
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
         break;
     default:
         break;
 80023ce:	e008      	b.n	80023e2 <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtReadyProcessing();
 80023d0:	f000 f834 	bl	800243c <APPE_SysEvtReadyProcessing>
         break;
 80023d4:	e005      	b.n	80023e2 <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	789b      	ldrb	r3, [r3, #2]
 80023da:	4618      	mov	r0, r3
 80023dc:	f000 f806 	bl	80023ec <APPE_SysEvtError>
         break;
 80023e0:	bf00      	nop
  }
  return;
 80023e2:	bf00      	nop
}
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
	...

080023ec <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(SCHI_SystemErrCode_t ErrorCode)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
  switch(ErrorCode)
 80023f6:	79fb      	ldrb	r3, [r7, #7]
 80023f8:	2b7d      	cmp	r3, #125	; 0x7d
 80023fa:	d002      	beq.n	8002402 <APPE_SysEvtError+0x16>
 80023fc:	2b7e      	cmp	r3, #126	; 0x7e
 80023fe:	d006      	beq.n	800240e <APPE_SysEvtError+0x22>
 8002400:	e00b      	b.n	800241a <APPE_SysEvtError+0x2e>
  {
  case ERR_THREAD_LLD_FATAL_ERROR:
       APP_DBG("** ERR_THREAD : LLD_FATAL_ERROR \n");
 8002402:	4a0b      	ldr	r2, [pc, #44]	; (8002430 <APPE_SysEvtError+0x44>)
 8002404:	2101      	movs	r1, #1
 8002406:	2000      	movs	r0, #0
 8002408:	f001 fd40 	bl	8003e8c <logApplication>
       break;
 800240c:	e00c      	b.n	8002428 <APPE_SysEvtError+0x3c>
  case ERR_THREAD_UNKNOWN_CMD:
       APP_DBG("** ERR_THREAD : UNKNOWN_CMD \n");
 800240e:	4a09      	ldr	r2, [pc, #36]	; (8002434 <APPE_SysEvtError+0x48>)
 8002410:	2101      	movs	r1, #1
 8002412:	2000      	movs	r0, #0
 8002414:	f001 fd3a 	bl	8003e8c <logApplication>
       break;
 8002418:	e006      	b.n	8002428 <APPE_SysEvtError+0x3c>
  default:
       APP_DBG("** ERR_THREAD : ErroCode=%d \n",ErrorCode);
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	4a06      	ldr	r2, [pc, #24]	; (8002438 <APPE_SysEvtError+0x4c>)
 800241e:	2101      	movs	r1, #1
 8002420:	2000      	movs	r0, #0
 8002422:	f001 fd33 	bl	8003e8c <logApplication>
       break;
 8002426:	bf00      	nop
  }
  return;
 8002428:	bf00      	nop
}
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	0800c8d0 	.word	0x0800c8d0
 8002434:	0800c8f4 	.word	0x0800c8f4
 8002438:	0800c914 	.word	0x0800c914

0800243c <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* Traces channel initialization */
  TL_TRACES_Init();
 8002440:	f008 f8f8 	bl	800a634 <TL_TRACES_Init>

  APP_THREAD_Init();
 8002444:	f7fe fb9e 	bl	8000b84 <APP_THREAD_Init>
  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8002448:	2100      	movs	r1, #0
 800244a:	2001      	movs	r0, #1
 800244c:	f008 f9ae 	bl	800a7ac <UTIL_LPM_SetStopMode>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8002450:	2100      	movs	r1, #0
 8002452:	2001      	movs	r0, #1
 8002454:	f008 f9da 	bl	800a80c <UTIL_LPM_SetOffMode>
  return;
 8002458:	bf00      	nop
}
 800245a:	bd80      	pop	{r7, pc}

0800245c <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002464:	f001 fde6 	bl	8004034 <HAL_GetTick>
 8002468:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002474:	d00a      	beq.n	800248c <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8002476:	f001 fdf5 	bl	8004064 <HAL_GetTickFreq>
 800247a:	4603      	mov	r3, r0
 800247c:	461a      	mov	r2, r3
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	4413      	add	r3, r2
 8002482:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002484:	e002      	b.n	800248c <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8002486:	f7ff fe99 	bl	80021bc <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM)
    __force_stores();
  #endif /* __CC_ARM */

    __WFI();
 800248a:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 800248c:	f001 fdd2 	bl	8004034 <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	429a      	cmp	r2, r3
 800249a:	d8f4      	bhi.n	8002486 <HAL_Delay+0x2a>
  }
}
 800249c:	bf00      	nop
 800249e:	bf00      	nop
 80024a0:	3710      	adds	r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80024aa:	f04f 30ff 	mov.w	r0, #4294967295
 80024ae:	f008 fa13 	bl	800a8d8 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
 80024ba:	f008 f9d7 	bl	800a86c <UTIL_LPM_EnterLowPower>
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80024be:	bf00      	nop
}
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  switch(evt_waited_bm)
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d003      	beq.n	80024dc <UTIL_SEQ_EvtIdle+0x18>
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	2b04      	cmp	r3, #4
 80024d8:	d00c      	beq.n	80024f4 <UTIL_SEQ_EvtIdle+0x30>
 80024da:	e012      	b.n	8002502 <UTIL_SEQ_EvtIdle+0x3e>
  {
  case EVENT_ACK_FROM_M0_EVT:
    if (g_ot_notification_allowed == 1U)
 80024dc:	4b0d      	ldr	r3, [pc, #52]	; (8002514 <UTIL_SEQ_EvtIdle+0x50>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d103      	bne.n	80024ec <UTIL_SEQ_EvtIdle+0x28>
    {
      /* Some OT API send M0 to M4 notifications so allow notifications when waiting for OT Cmd response */
      UTIL_SEQ_Run(TASK_MSG_FROM_M0_TO_M4);
 80024e4:	2001      	movs	r0, #1
 80024e6:	f008 f9f7 	bl	800a8d8 <UTIL_SEQ_Run>
    else
    {
      /* Does not allow other tasks when waiting for OT Cmd response */
      UTIL_SEQ_Run(0);
    }
    break;
 80024ea:	e00f      	b.n	800250c <UTIL_SEQ_EvtIdle+0x48>
      UTIL_SEQ_Run(0);
 80024ec:	2000      	movs	r0, #0
 80024ee:	f008 f9f3 	bl	800a8d8 <UTIL_SEQ_Run>
    break;
 80024f2:	e00b      	b.n	800250c <UTIL_SEQ_EvtIdle+0x48>
  case EVENT_SYNCHRO_BYPASS_IDLE:
    UTIL_SEQ_SetEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 80024f4:	2004      	movs	r0, #4
 80024f6:	f008 fb39 	bl	800ab6c <UTIL_SEQ_SetEvt>
    /* Run only the task CFG_TASK_MSG_FROM_M0_TO_M4 */
    UTIL_SEQ_Run(TASK_MSG_FROM_M0_TO_M4);
 80024fa:	2001      	movs	r0, #1
 80024fc:	f008 f9ec 	bl	800a8d8 <UTIL_SEQ_Run>
    break;
 8002500:	e004      	b.n	800250c <UTIL_SEQ_EvtIdle+0x48>
  default :
    /* default case */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8002502:	f04f 30ff 	mov.w	r0, #4294967295
 8002506:	f008 f9e7 	bl	800a8d8 <UTIL_SEQ_Run>
    break;
 800250a:	bf00      	nop
  }
}
 800250c:	bf00      	nop
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	2000025c 	.word	0x2000025c

08002518 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  UTIL_SEQ_SetTask(1U << CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, CFG_SCH_PRIO_0);
 8002520:	2100      	movs	r1, #0
 8002522:	2004      	movs	r0, #4
 8002524:	f008 faf6 	bl	800ab14 <UTIL_SEQ_SetTask>
  return;
 8002528:	bf00      	nop
}
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  UTIL_SEQ_SetEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 8002538:	2001      	movs	r0, #1
 800253a:	f008 fb17 	bl	800ab6c <UTIL_SEQ_SetEvt>
  return;
 800253e:	bf00      	nop
}
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  UTIL_SEQ_WaitEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 800254e:	2001      	movs	r0, #1
 8002550:	f008 fb2c 	bl	800abac <UTIL_SEQ_WaitEvt>
  return;
 8002554:	bf00      	nop
}
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <TL_TRACES_EvtReceived>:

/* Received trace buffer from M0 */
void TL_TRACES_EvtReceived(TL_EvtPacket_t * hcievt)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  /* - Cast to TL_AsynchEvt_t* to get "real" payload (without Sub Evt code 2bytes),
     - (-2) to size to remove Sub Evt Code */
  DbgTraceWrite(1U, (const unsigned char *) ((TL_AsynchEvt_t *)(hcievt->evtserial.evt.payload))->payload, hcievt->evtserial.evt.plen - 2U);
#endif /* CFG_DEBUG_TRACE != 0 */
  /* Release buffer */
  TL_MM_EvtDone(hcievt);
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f008 f82d 	bl	800a5c4 <TL_MM_EvtDone>
}
 800256a:	bf00      	nop
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
	...

08002574 <HAL_GPIO_EXTI_Callback>:
  * @brief This function manage the Push button action
  * @param  GPIO_Pin : GPIO pin which has been activated
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	80fb      	strh	r3, [r7, #6]
  APP_DBG("*** HAL_GPIO_EXTI_Callback  GPIO_Pin = %d ****", GPIO_Pin);
 800257e:	88fb      	ldrh	r3, [r7, #6]
 8002580:	4a0b      	ldr	r2, [pc, #44]	; (80025b0 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002582:	2101      	movs	r1, #1
 8002584:	2000      	movs	r0, #0
 8002586:	f001 fc81 	bl	8003e8c <logApplication>
  switch(GPIO_Pin)
 800258a:	88fb      	ldrh	r3, [r7, #6]
 800258c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002590:	d003      	beq.n	800259a <HAL_GPIO_EXTI_Callback+0x26>
 8002592:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002596:	d005      	beq.n	80025a4 <HAL_GPIO_EXTI_Callback+0x30>
        break;
     case BUTTON_USER2_PIN: /* SW button 2 */
        break;

     default:
        break;
 8002598:	e005      	b.n	80025a6 <HAL_GPIO_EXTI_Callback+0x32>
        UTIL_SEQ_SetTask(TASK_COAP_MSG_BUTTON,CFG_SCH_PRIO_1);
 800259a:	2101      	movs	r1, #1
 800259c:	2008      	movs	r0, #8
 800259e:	f008 fab9 	bl	800ab14 <UTIL_SEQ_SetTask>
        break;
 80025a2:	e000      	b.n	80025a6 <HAL_GPIO_EXTI_Callback+0x32>
        break;
 80025a4:	bf00      	nop
  }
}
 80025a6:	bf00      	nop
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	0800c934 	.word	0x0800c934

080025b4 <LL_EXTI_EnableIT_0_31>:
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80025bc:	4b06      	ldr	r3, [pc, #24]	; (80025d8 <LL_EXTI_EnableIT_0_31+0x24>)
 80025be:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80025c2:	4905      	ldr	r1, [pc, #20]	; (80025d8 <LL_EXTI_EnableIT_0_31+0x24>)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr
 80025d8:	58000800 	.word	0x58000800

080025dc <LL_EXTI_EnableRisingTrig_0_31>:
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80025e4:	4b05      	ldr	r3, [pc, #20]	; (80025fc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	4904      	ldr	r1, [pc, #16]	; (80025fc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	600b      	str	r3, [r1, #0]
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	58000800 	.word	0x58000800

08002600 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002606:	4b0d      	ldr	r3, [pc, #52]	; (800263c <ReadRtcSsrValue+0x3c>)
 8002608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260a:	b29b      	uxth	r3, r3
 800260c:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800260e:	4b0b      	ldr	r3, [pc, #44]	; (800263c <ReadRtcSsrValue+0x3c>)
 8002610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002612:	b29b      	uxth	r3, r3
 8002614:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8002616:	e005      	b.n	8002624 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800261c:	4b07      	ldr	r3, [pc, #28]	; (800263c <ReadRtcSsrValue+0x3c>)
 800261e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002620:	b29b      	uxth	r3, r3
 8002622:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	429a      	cmp	r2, r3
 800262a:	d1f5      	bne.n	8002618 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 800262c:	683b      	ldr	r3, [r7, #0]
}
 800262e:	4618      	mov	r0, r3
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	40002800 	.word	0x40002800

08002640 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	460a      	mov	r2, r1
 800264a:	71fb      	strb	r3, [r7, #7]
 800264c:	4613      	mov	r3, r2
 800264e:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8002650:	79ba      	ldrb	r2, [r7, #6]
 8002652:	491d      	ldr	r1, [pc, #116]	; (80026c8 <LinkTimerAfter+0x88>)
 8002654:	4613      	mov	r3, r2
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	4413      	add	r3, r2
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	440b      	add	r3, r1
 800265e:	3315      	adds	r3, #21
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002664:	7bfb      	ldrb	r3, [r7, #15]
 8002666:	2b06      	cmp	r3, #6
 8002668:	d009      	beq.n	800267e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 800266a:	7bfa      	ldrb	r2, [r7, #15]
 800266c:	4916      	ldr	r1, [pc, #88]	; (80026c8 <LinkTimerAfter+0x88>)
 800266e:	4613      	mov	r3, r2
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	4413      	add	r3, r2
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	440b      	add	r3, r1
 8002678:	3314      	adds	r3, #20
 800267a:	79fa      	ldrb	r2, [r7, #7]
 800267c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800267e:	79fa      	ldrb	r2, [r7, #7]
 8002680:	4911      	ldr	r1, [pc, #68]	; (80026c8 <LinkTimerAfter+0x88>)
 8002682:	4613      	mov	r3, r2
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	4413      	add	r3, r2
 8002688:	00db      	lsls	r3, r3, #3
 800268a:	440b      	add	r3, r1
 800268c:	3315      	adds	r3, #21
 800268e:	7bfa      	ldrb	r2, [r7, #15]
 8002690:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8002692:	79fa      	ldrb	r2, [r7, #7]
 8002694:	490c      	ldr	r1, [pc, #48]	; (80026c8 <LinkTimerAfter+0x88>)
 8002696:	4613      	mov	r3, r2
 8002698:	005b      	lsls	r3, r3, #1
 800269a:	4413      	add	r3, r2
 800269c:	00db      	lsls	r3, r3, #3
 800269e:	440b      	add	r3, r1
 80026a0:	3314      	adds	r3, #20
 80026a2:	79ba      	ldrb	r2, [r7, #6]
 80026a4:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 80026a6:	79ba      	ldrb	r2, [r7, #6]
 80026a8:	4907      	ldr	r1, [pc, #28]	; (80026c8 <LinkTimerAfter+0x88>)
 80026aa:	4613      	mov	r3, r2
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	4413      	add	r3, r2
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	440b      	add	r3, r1
 80026b4:	3315      	adds	r3, #21
 80026b6:	79fa      	ldrb	r2, [r7, #7]
 80026b8:	701a      	strb	r2, [r3, #0]

  return;
 80026ba:	bf00      	nop
}
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	20000260 	.word	0x20000260

080026cc <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	460a      	mov	r2, r1
 80026d6:	71fb      	strb	r3, [r7, #7]
 80026d8:	4613      	mov	r3, r2
 80026da:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80026dc:	4b29      	ldr	r3, [pc, #164]	; (8002784 <LinkTimerBefore+0xb8>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	79ba      	ldrb	r2, [r7, #6]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d032      	beq.n	800274e <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80026e8:	79ba      	ldrb	r2, [r7, #6]
 80026ea:	4927      	ldr	r1, [pc, #156]	; (8002788 <LinkTimerBefore+0xbc>)
 80026ec:	4613      	mov	r3, r2
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	4413      	add	r3, r2
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	440b      	add	r3, r1
 80026f6:	3314      	adds	r3, #20
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 80026fc:	7bfa      	ldrb	r2, [r7, #15]
 80026fe:	4922      	ldr	r1, [pc, #136]	; (8002788 <LinkTimerBefore+0xbc>)
 8002700:	4613      	mov	r3, r2
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	4413      	add	r3, r2
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	440b      	add	r3, r1
 800270a:	3315      	adds	r3, #21
 800270c:	79fa      	ldrb	r2, [r7, #7]
 800270e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8002710:	79fa      	ldrb	r2, [r7, #7]
 8002712:	491d      	ldr	r1, [pc, #116]	; (8002788 <LinkTimerBefore+0xbc>)
 8002714:	4613      	mov	r3, r2
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	4413      	add	r3, r2
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	440b      	add	r3, r1
 800271e:	3315      	adds	r3, #21
 8002720:	79ba      	ldrb	r2, [r7, #6]
 8002722:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8002724:	79fa      	ldrb	r2, [r7, #7]
 8002726:	4918      	ldr	r1, [pc, #96]	; (8002788 <LinkTimerBefore+0xbc>)
 8002728:	4613      	mov	r3, r2
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	4413      	add	r3, r2
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	440b      	add	r3, r1
 8002732:	3314      	adds	r3, #20
 8002734:	7bfa      	ldrb	r2, [r7, #15]
 8002736:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002738:	79ba      	ldrb	r2, [r7, #6]
 800273a:	4913      	ldr	r1, [pc, #76]	; (8002788 <LinkTimerBefore+0xbc>)
 800273c:	4613      	mov	r3, r2
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	4413      	add	r3, r2
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	440b      	add	r3, r1
 8002746:	3314      	adds	r3, #20
 8002748:	79fa      	ldrb	r2, [r7, #7]
 800274a:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 800274c:	e014      	b.n	8002778 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 800274e:	79fa      	ldrb	r2, [r7, #7]
 8002750:	490d      	ldr	r1, [pc, #52]	; (8002788 <LinkTimerBefore+0xbc>)
 8002752:	4613      	mov	r3, r2
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	4413      	add	r3, r2
 8002758:	00db      	lsls	r3, r3, #3
 800275a:	440b      	add	r3, r1
 800275c:	3315      	adds	r3, #21
 800275e:	79ba      	ldrb	r2, [r7, #6]
 8002760:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8002762:	79ba      	ldrb	r2, [r7, #6]
 8002764:	4908      	ldr	r1, [pc, #32]	; (8002788 <LinkTimerBefore+0xbc>)
 8002766:	4613      	mov	r3, r2
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	4413      	add	r3, r2
 800276c:	00db      	lsls	r3, r3, #3
 800276e:	440b      	add	r3, r1
 8002770:	3314      	adds	r3, #20
 8002772:	79fa      	ldrb	r2, [r7, #7]
 8002774:	701a      	strb	r2, [r3, #0]
  return;
 8002776:	bf00      	nop
}
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	200002f0 	.word	0x200002f0
 8002788:	20000260 	.word	0x20000260

0800278c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002796:	4b4e      	ldr	r3, [pc, #312]	; (80028d0 <linkTimer+0x144>)
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b06      	cmp	r3, #6
 800279e:	d118      	bne.n	80027d2 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 80027a0:	4b4b      	ldr	r3, [pc, #300]	; (80028d0 <linkTimer+0x144>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	b2da      	uxtb	r2, r3
 80027a6:	4b4b      	ldr	r3, [pc, #300]	; (80028d4 <linkTimer+0x148>)
 80027a8:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 80027aa:	4a49      	ldr	r2, [pc, #292]	; (80028d0 <linkTimer+0x144>)
 80027ac:	79fb      	ldrb	r3, [r7, #7]
 80027ae:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 80027b0:	79fa      	ldrb	r2, [r7, #7]
 80027b2:	4949      	ldr	r1, [pc, #292]	; (80028d8 <linkTimer+0x14c>)
 80027b4:	4613      	mov	r3, r2
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	4413      	add	r3, r2
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	440b      	add	r3, r1
 80027be:	3315      	adds	r3, #21
 80027c0:	2206      	movs	r2, #6
 80027c2:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80027c4:	4b45      	ldr	r3, [pc, #276]	; (80028dc <linkTimer+0x150>)
 80027c6:	f04f 32ff 	mov.w	r2, #4294967295
 80027ca:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	81fb      	strh	r3, [r7, #14]
 80027d0:	e078      	b.n	80028c4 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 80027d2:	f000 f909 	bl	80029e8 <ReturnTimeElapsed>
 80027d6:	4603      	mov	r3, r0
 80027d8:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80027da:	79fa      	ldrb	r2, [r7, #7]
 80027dc:	493e      	ldr	r1, [pc, #248]	; (80028d8 <linkTimer+0x14c>)
 80027de:	4613      	mov	r3, r2
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	4413      	add	r3, r2
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	440b      	add	r3, r1
 80027e8:	3308      	adds	r3, #8
 80027ea:	6819      	ldr	r1, [r3, #0]
 80027ec:	89fb      	ldrh	r3, [r7, #14]
 80027ee:	79fa      	ldrb	r2, [r7, #7]
 80027f0:	4419      	add	r1, r3
 80027f2:	4839      	ldr	r0, [pc, #228]	; (80028d8 <linkTimer+0x14c>)
 80027f4:	4613      	mov	r3, r2
 80027f6:	005b      	lsls	r3, r3, #1
 80027f8:	4413      	add	r3, r2
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	4403      	add	r3, r0
 80027fe:	3308      	adds	r3, #8
 8002800:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8002802:	79fa      	ldrb	r2, [r7, #7]
 8002804:	4934      	ldr	r1, [pc, #208]	; (80028d8 <linkTimer+0x14c>)
 8002806:	4613      	mov	r3, r2
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	4413      	add	r3, r2
 800280c:	00db      	lsls	r3, r3, #3
 800280e:	440b      	add	r3, r1
 8002810:	3308      	adds	r3, #8
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8002816:	4b2e      	ldr	r3, [pc, #184]	; (80028d0 <linkTimer+0x144>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	b2db      	uxtb	r3, r3
 800281c:	4619      	mov	r1, r3
 800281e:	4a2e      	ldr	r2, [pc, #184]	; (80028d8 <linkTimer+0x14c>)
 8002820:	460b      	mov	r3, r1
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	440b      	add	r3, r1
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	4413      	add	r3, r2
 800282a:	3308      	adds	r3, #8
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	68ba      	ldr	r2, [r7, #8]
 8002830:	429a      	cmp	r2, r3
 8002832:	d337      	bcc.n	80028a4 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8002834:	4b26      	ldr	r3, [pc, #152]	; (80028d0 <linkTimer+0x144>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 800283a:	7b7a      	ldrb	r2, [r7, #13]
 800283c:	4926      	ldr	r1, [pc, #152]	; (80028d8 <linkTimer+0x14c>)
 800283e:	4613      	mov	r3, r2
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	4413      	add	r3, r2
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	440b      	add	r3, r1
 8002848:	3315      	adds	r3, #21
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 800284e:	e013      	b.n	8002878 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8002850:	7b7a      	ldrb	r2, [r7, #13]
 8002852:	4921      	ldr	r1, [pc, #132]	; (80028d8 <linkTimer+0x14c>)
 8002854:	4613      	mov	r3, r2
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	4413      	add	r3, r2
 800285a:	00db      	lsls	r3, r3, #3
 800285c:	440b      	add	r3, r1
 800285e:	3315      	adds	r3, #21
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8002864:	7b7a      	ldrb	r2, [r7, #13]
 8002866:	491c      	ldr	r1, [pc, #112]	; (80028d8 <linkTimer+0x14c>)
 8002868:	4613      	mov	r3, r2
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	4413      	add	r3, r2
 800286e:	00db      	lsls	r3, r3, #3
 8002870:	440b      	add	r3, r1
 8002872:	3315      	adds	r3, #21
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002878:	7b3b      	ldrb	r3, [r7, #12]
 800287a:	2b06      	cmp	r3, #6
 800287c:	d00b      	beq.n	8002896 <linkTimer+0x10a>
 800287e:	7b3a      	ldrb	r2, [r7, #12]
 8002880:	4915      	ldr	r1, [pc, #84]	; (80028d8 <linkTimer+0x14c>)
 8002882:	4613      	mov	r3, r2
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	4413      	add	r3, r2
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	440b      	add	r3, r1
 800288c:	3308      	adds	r3, #8
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	68ba      	ldr	r2, [r7, #8]
 8002892:	429a      	cmp	r2, r3
 8002894:	d2dc      	bcs.n	8002850 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8002896:	7b7a      	ldrb	r2, [r7, #13]
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	4611      	mov	r1, r2
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff fecf 	bl	8002640 <LinkTimerAfter>
 80028a2:	e00f      	b.n	80028c4 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 80028a4:	4b0a      	ldr	r3, [pc, #40]	; (80028d0 <linkTimer+0x144>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	b2da      	uxtb	r2, r3
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	4611      	mov	r1, r2
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff ff0c 	bl	80026cc <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 80028b4:	4b06      	ldr	r3, [pc, #24]	; (80028d0 <linkTimer+0x144>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	4b06      	ldr	r3, [pc, #24]	; (80028d4 <linkTimer+0x148>)
 80028bc:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 80028be:	4a04      	ldr	r2, [pc, #16]	; (80028d0 <linkTimer+0x144>)
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 80028c4:	89fb      	ldrh	r3, [r7, #14]
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	200002f0 	.word	0x200002f0
 80028d4:	200002f1 	.word	0x200002f1
 80028d8:	20000260 	.word	0x20000260
 80028dc:	200002f4 	.word	0x200002f4

080028e0 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	4603      	mov	r3, r0
 80028e8:	460a      	mov	r2, r1
 80028ea:	71fb      	strb	r3, [r7, #7]
 80028ec:	4613      	mov	r3, r2
 80028ee:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 80028f0:	4b39      	ldr	r3, [pc, #228]	; (80029d8 <UnlinkTimer+0xf8>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	79fa      	ldrb	r2, [r7, #7]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d111      	bne.n	8002920 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 80028fc:	4b36      	ldr	r3, [pc, #216]	; (80029d8 <UnlinkTimer+0xf8>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	b2da      	uxtb	r2, r3
 8002902:	4b36      	ldr	r3, [pc, #216]	; (80029dc <UnlinkTimer+0xfc>)
 8002904:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8002906:	79fa      	ldrb	r2, [r7, #7]
 8002908:	4935      	ldr	r1, [pc, #212]	; (80029e0 <UnlinkTimer+0x100>)
 800290a:	4613      	mov	r3, r2
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	4413      	add	r3, r2
 8002910:	00db      	lsls	r3, r3, #3
 8002912:	440b      	add	r3, r1
 8002914:	3315      	adds	r3, #21
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	b2da      	uxtb	r2, r3
 800291a:	4b2f      	ldr	r3, [pc, #188]	; (80029d8 <UnlinkTimer+0xf8>)
 800291c:	701a      	strb	r2, [r3, #0]
 800291e:	e03e      	b.n	800299e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8002920:	79fa      	ldrb	r2, [r7, #7]
 8002922:	492f      	ldr	r1, [pc, #188]	; (80029e0 <UnlinkTimer+0x100>)
 8002924:	4613      	mov	r3, r2
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	4413      	add	r3, r2
 800292a:	00db      	lsls	r3, r3, #3
 800292c:	440b      	add	r3, r1
 800292e:	3314      	adds	r3, #20
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8002934:	79fa      	ldrb	r2, [r7, #7]
 8002936:	492a      	ldr	r1, [pc, #168]	; (80029e0 <UnlinkTimer+0x100>)
 8002938:	4613      	mov	r3, r2
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4413      	add	r3, r2
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	440b      	add	r3, r1
 8002942:	3315      	adds	r3, #21
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8002948:	79f9      	ldrb	r1, [r7, #7]
 800294a:	7bfa      	ldrb	r2, [r7, #15]
 800294c:	4824      	ldr	r0, [pc, #144]	; (80029e0 <UnlinkTimer+0x100>)
 800294e:	460b      	mov	r3, r1
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	440b      	add	r3, r1
 8002954:	00db      	lsls	r3, r3, #3
 8002956:	4403      	add	r3, r0
 8002958:	3315      	adds	r3, #21
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	b2d8      	uxtb	r0, r3
 800295e:	4920      	ldr	r1, [pc, #128]	; (80029e0 <UnlinkTimer+0x100>)
 8002960:	4613      	mov	r3, r2
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	4413      	add	r3, r2
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	440b      	add	r3, r1
 800296a:	3315      	adds	r3, #21
 800296c:	4602      	mov	r2, r0
 800296e:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002970:	7bbb      	ldrb	r3, [r7, #14]
 8002972:	2b06      	cmp	r3, #6
 8002974:	d013      	beq.n	800299e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8002976:	79f9      	ldrb	r1, [r7, #7]
 8002978:	7bba      	ldrb	r2, [r7, #14]
 800297a:	4819      	ldr	r0, [pc, #100]	; (80029e0 <UnlinkTimer+0x100>)
 800297c:	460b      	mov	r3, r1
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	440b      	add	r3, r1
 8002982:	00db      	lsls	r3, r3, #3
 8002984:	4403      	add	r3, r0
 8002986:	3314      	adds	r3, #20
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	b2d8      	uxtb	r0, r3
 800298c:	4914      	ldr	r1, [pc, #80]	; (80029e0 <UnlinkTimer+0x100>)
 800298e:	4613      	mov	r3, r2
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	4413      	add	r3, r2
 8002994:	00db      	lsls	r3, r3, #3
 8002996:	440b      	add	r3, r1
 8002998:	3314      	adds	r3, #20
 800299a:	4602      	mov	r2, r0
 800299c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 800299e:	79fa      	ldrb	r2, [r7, #7]
 80029a0:	490f      	ldr	r1, [pc, #60]	; (80029e0 <UnlinkTimer+0x100>)
 80029a2:	4613      	mov	r3, r2
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	4413      	add	r3, r2
 80029a8:	00db      	lsls	r3, r3, #3
 80029aa:	440b      	add	r3, r1
 80029ac:	330c      	adds	r3, #12
 80029ae:	2201      	movs	r2, #1
 80029b0:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80029b2:	4b09      	ldr	r3, [pc, #36]	; (80029d8 <UnlinkTimer+0xf8>)
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b06      	cmp	r3, #6
 80029ba:	d107      	bne.n	80029cc <UnlinkTimer+0xec>
 80029bc:	79bb      	ldrb	r3, [r7, #6]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d104      	bne.n	80029cc <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80029c2:	4b08      	ldr	r3, [pc, #32]	; (80029e4 <UnlinkTimer+0x104>)
 80029c4:	f04f 32ff 	mov.w	r2, #4294967295
 80029c8:	601a      	str	r2, [r3, #0]
  }

  return;
 80029ca:	bf00      	nop
 80029cc:	bf00      	nop
}
 80029ce:	3714      	adds	r7, #20
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	200002f0 	.word	0x200002f0
 80029dc:	200002f1 	.word	0x200002f1
 80029e0:	20000260 	.word	0x20000260
 80029e4:	200002f4 	.word	0x200002f4

080029e8 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 80029ee:	4b1a      	ldr	r3, [pc, #104]	; (8002a58 <ReturnTimeElapsed+0x70>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f6:	d026      	beq.n	8002a46 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 80029f8:	f7ff fe02 	bl	8002600 <ReadRtcSsrValue>
 80029fc:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 80029fe:	4b16      	ldr	r3, [pc, #88]	; (8002a58 <ReturnTimeElapsed+0x70>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d805      	bhi.n	8002a14 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8002a08:	4b13      	ldr	r3, [pc, #76]	; (8002a58 <ReturnTimeElapsed+0x70>)
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	607b      	str	r3, [r7, #4]
 8002a12:	e00a      	b.n	8002a2a <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8002a14:	4b11      	ldr	r3, [pc, #68]	; (8002a5c <ReturnTimeElapsed+0x74>)
 8002a16:	881b      	ldrh	r3, [r3, #0]
 8002a18:	461a      	mov	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8002a20:	4b0d      	ldr	r3, [pc, #52]	; (8002a58 <ReturnTimeElapsed+0x70>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	4413      	add	r3, r2
 8002a28:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8002a2a:	4b0d      	ldr	r3, [pc, #52]	; (8002a60 <ReturnTimeElapsed+0x78>)
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	461a      	mov	r2, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	fb02 f303 	mul.w	r3, r2, r3
 8002a36:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8002a38:	4b0a      	ldr	r3, [pc, #40]	; (8002a64 <ReturnTimeElapsed+0x7c>)
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	40d3      	lsrs	r3, r2
 8002a42:	607b      	str	r3, [r7, #4]
 8002a44:	e001      	b.n	8002a4a <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8002a46:	2300      	movs	r3, #0
 8002a48:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	b29b      	uxth	r3, r3
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	200002f4 	.word	0x200002f4
 8002a5c:	200002fc 	.word	0x200002fc
 8002a60:	200002fa 	.word	0x200002fa
 8002a64:	200002f9 	.word	0x200002f9

08002a68 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8002a72:	88fb      	ldrh	r3, [r7, #6]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d108      	bne.n	8002a8a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002a78:	f7ff fdc2 	bl	8002600 <ReadRtcSsrValue>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	4a21      	ldr	r2, [pc, #132]	; (8002b04 <RestartWakeupCounter+0x9c>)
 8002a80:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002a82:	2003      	movs	r0, #3
 8002a84:	f001 fcb1 	bl	80043ea <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8002a88:	e039      	b.n	8002afe <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8002a8a:	88fb      	ldrh	r3, [r7, #6]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d803      	bhi.n	8002a98 <RestartWakeupCounter+0x30>
 8002a90:	4b1d      	ldr	r3, [pc, #116]	; (8002b08 <RestartWakeupCounter+0xa0>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d002      	beq.n	8002a9e <RestartWakeupCounter+0x36>
      Value -= 1;
 8002a98:	88fb      	ldrh	r3, [r7, #6]
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002a9e:	bf00      	nop
 8002aa0:	4b1a      	ldr	r3, [pc, #104]	; (8002b0c <RestartWakeupCounter+0xa4>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	f003 0304 	and.w	r3, r3, #4
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d0f8      	beq.n	8002aa0 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002aae:	4b17      	ldr	r3, [pc, #92]	; (8002b0c <RestartWakeupCounter+0xa4>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	4b15      	ldr	r3, [pc, #84]	; (8002b0c <RestartWakeupCounter+0xa4>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002abe:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002ac0:	4b13      	ldr	r3, [pc, #76]	; (8002b10 <RestartWakeupCounter+0xa8>)
 8002ac2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002ac6:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002ac8:	2003      	movs	r0, #3
 8002aca:	f001 fc9c 	bl	8004406 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8002ace:	4b11      	ldr	r3, [pc, #68]	; (8002b14 <RestartWakeupCounter+0xac>)
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	0c1b      	lsrs	r3, r3, #16
 8002ad4:	041b      	lsls	r3, r3, #16
 8002ad6:	88fa      	ldrh	r2, [r7, #6]
 8002ad8:	490e      	ldr	r1, [pc, #56]	; (8002b14 <RestartWakeupCounter+0xac>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002ade:	f7ff fd8f 	bl	8002600 <ReadRtcSsrValue>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	4a07      	ldr	r2, [pc, #28]	; (8002b04 <RestartWakeupCounter+0x9c>)
 8002ae6:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8002ae8:	4b08      	ldr	r3, [pc, #32]	; (8002b0c <RestartWakeupCounter+0xa4>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	4b07      	ldr	r3, [pc, #28]	; (8002b0c <RestartWakeupCounter+0xa4>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002af6:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8002af8:	f3af 8000 	nop.w
  return ;
 8002afc:	bf00      	nop
}
 8002afe:	3708      	adds	r7, #8
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	200002f4 	.word	0x200002f4
 8002b08:	200002f9 	.word	0x200002f9
 8002b0c:	20000580 	.word	0x20000580
 8002b10:	58000800 	.word	0x58000800
 8002b14:	40002800 	.word	0x40002800

08002b18 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002b1e:	4b45      	ldr	r3, [pc, #276]	; (8002c34 <RescheduleTimerList+0x11c>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b2a:	d107      	bne.n	8002b3c <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002b2c:	bf00      	nop
 8002b2e:	4b42      	ldr	r3, [pc, #264]	; (8002c38 <RescheduleTimerList+0x120>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d1f8      	bne.n	8002b2e <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002b3c:	4b3e      	ldr	r3, [pc, #248]	; (8002c38 <RescheduleTimerList+0x120>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689a      	ldr	r2, [r3, #8]
 8002b42:	4b3d      	ldr	r3, [pc, #244]	; (8002c38 <RescheduleTimerList+0x120>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b4a:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8002b4c:	4b3b      	ldr	r3, [pc, #236]	; (8002c3c <RescheduleTimerList+0x124>)
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8002b52:	7bfa      	ldrb	r2, [r7, #15]
 8002b54:	493a      	ldr	r1, [pc, #232]	; (8002c40 <RescheduleTimerList+0x128>)
 8002b56:	4613      	mov	r3, r2
 8002b58:	005b      	lsls	r3, r3, #1
 8002b5a:	4413      	add	r3, r2
 8002b5c:	00db      	lsls	r3, r3, #3
 8002b5e:	440b      	add	r3, r1
 8002b60:	3308      	adds	r3, #8
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8002b66:	f7ff ff3f 	bl	80029e8 <ReturnTimeElapsed>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8002b6e:	88fb      	ldrh	r3, [r7, #6]
 8002b70:	68ba      	ldr	r2, [r7, #8]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d205      	bcs.n	8002b82 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8002b76:	2300      	movs	r3, #0
 8002b78:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002b7a:	4b32      	ldr	r3, [pc, #200]	; (8002c44 <RescheduleTimerList+0x12c>)
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	701a      	strb	r2, [r3, #0]
 8002b80:	e04d      	b.n	8002c1e <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8002b82:	88fb      	ldrh	r3, [r7, #6]
 8002b84:	4a30      	ldr	r2, [pc, #192]	; (8002c48 <RescheduleTimerList+0x130>)
 8002b86:	8812      	ldrh	r2, [r2, #0]
 8002b88:	b292      	uxth	r2, r2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d906      	bls.n	8002ba2 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8002b94:	4b2c      	ldr	r3, [pc, #176]	; (8002c48 <RescheduleTimerList+0x130>)
 8002b96:	881b      	ldrh	r3, [r3, #0]
 8002b98:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8002b9a:	4b2a      	ldr	r3, [pc, #168]	; (8002c44 <RescheduleTimerList+0x12c>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
 8002ba0:	e03d      	b.n	8002c1e <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002bac:	4b25      	ldr	r3, [pc, #148]	; (8002c44 <RescheduleTimerList+0x12c>)
 8002bae:	2201      	movs	r2, #1
 8002bb0:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002bb2:	e034      	b.n	8002c1e <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8002bb4:	7bfa      	ldrb	r2, [r7, #15]
 8002bb6:	4922      	ldr	r1, [pc, #136]	; (8002c40 <RescheduleTimerList+0x128>)
 8002bb8:	4613      	mov	r3, r2
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	4413      	add	r3, r2
 8002bbe:	00db      	lsls	r3, r3, #3
 8002bc0:	440b      	add	r3, r1
 8002bc2:	3308      	adds	r3, #8
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	88fb      	ldrh	r3, [r7, #6]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d20a      	bcs.n	8002be2 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8002bcc:	7bfa      	ldrb	r2, [r7, #15]
 8002bce:	491c      	ldr	r1, [pc, #112]	; (8002c40 <RescheduleTimerList+0x128>)
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	4413      	add	r3, r2
 8002bd6:	00db      	lsls	r3, r3, #3
 8002bd8:	440b      	add	r3, r1
 8002bda:	3308      	adds	r3, #8
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	e013      	b.n	8002c0a <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8002be2:	7bfa      	ldrb	r2, [r7, #15]
 8002be4:	4916      	ldr	r1, [pc, #88]	; (8002c40 <RescheduleTimerList+0x128>)
 8002be6:	4613      	mov	r3, r2
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	4413      	add	r3, r2
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	440b      	add	r3, r1
 8002bf0:	3308      	adds	r3, #8
 8002bf2:	6819      	ldr	r1, [r3, #0]
 8002bf4:	88fb      	ldrh	r3, [r7, #6]
 8002bf6:	7bfa      	ldrb	r2, [r7, #15]
 8002bf8:	1ac9      	subs	r1, r1, r3
 8002bfa:	4811      	ldr	r0, [pc, #68]	; (8002c40 <RescheduleTimerList+0x128>)
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	4413      	add	r3, r2
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	4403      	add	r3, r0
 8002c06:	3308      	adds	r3, #8
 8002c08:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8002c0a:	7bfa      	ldrb	r2, [r7, #15]
 8002c0c:	490c      	ldr	r1, [pc, #48]	; (8002c40 <RescheduleTimerList+0x128>)
 8002c0e:	4613      	mov	r3, r2
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	4413      	add	r3, r2
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	440b      	add	r3, r1
 8002c18:	3315      	adds	r3, #21
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	2b06      	cmp	r3, #6
 8002c22:	d1c7      	bne.n	8002bb4 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8002c24:	89bb      	ldrh	r3, [r7, #12]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff ff1e 	bl	8002a68 <RestartWakeupCounter>

  return ;
 8002c2c:	bf00      	nop
}
 8002c2e:	3710      	adds	r7, #16
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40002800 	.word	0x40002800
 8002c38:	20000580 	.word	0x20000580
 8002c3c:	200002f0 	.word	0x200002f0
 8002c40:	20000260 	.word	0x20000260
 8002c44:	200002f8 	.word	0x200002f8
 8002c48:	200002fe 	.word	0x200002fe

08002c4c <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b08a      	sub	sp, #40	; 0x28
 8002c50:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c52:	f3ef 8310 	mrs	r3, PRIMASK
 8002c56:	617b      	str	r3, [r7, #20]
  return(result);
 8002c58:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002c5a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8002c5c:	b672      	cpsid	i
}
 8002c5e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002c60:	4b59      	ldr	r3, [pc, #356]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	22ca      	movs	r2, #202	; 0xca
 8002c66:	625a      	str	r2, [r3, #36]	; 0x24
 8002c68:	4b57      	ldr	r3, [pc, #348]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2253      	movs	r2, #83	; 0x53
 8002c6e:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002c70:	4b55      	ldr	r3, [pc, #340]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	4b54      	ldr	r3, [pc, #336]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c7e:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002c80:	4b52      	ldr	r3, [pc, #328]	; (8002dcc <HW_TS_RTC_Wakeup_Handler+0x180>)
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8002c88:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002c8c:	4950      	ldr	r1, [pc, #320]	; (8002dd0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002c8e:	4613      	mov	r3, r2
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	4413      	add	r3, r2
 8002c94:	00db      	lsls	r3, r3, #3
 8002c96:	440b      	add	r3, r1
 8002c98:	330c      	adds	r3, #12
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d16e      	bne.n	8002d80 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002ca2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002ca6:	494a      	ldr	r1, [pc, #296]	; (8002dd0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002ca8:	4613      	mov	r3, r2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	4413      	add	r3, r2
 8002cae:	00db      	lsls	r3, r3, #3
 8002cb0:	440b      	add	r3, r1
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8002cb6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002cba:	4945      	ldr	r1, [pc, #276]	; (8002dd0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	4413      	add	r3, r2
 8002cc2:	00db      	lsls	r3, r3, #3
 8002cc4:	440b      	add	r3, r1
 8002cc6:	3310      	adds	r3, #16
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002ccc:	4b41      	ldr	r3, [pc, #260]	; (8002dd4 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d04c      	beq.n	8002d70 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8002cd6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002cda:	493d      	ldr	r1, [pc, #244]	; (8002dd0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002cdc:	4613      	mov	r3, r2
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	4413      	add	r3, r2
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	440b      	add	r3, r1
 8002ce6:	330d      	adds	r3, #13
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d124      	bne.n	8002d3a <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8002cf0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7ff fdf2 	bl	80028e0 <UnlinkTimer>
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	f383 8810 	msr	PRIMASK, r3
}
 8002d06:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8002d08:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002d0c:	4930      	ldr	r1, [pc, #192]	; (8002dd0 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002d0e:	4613      	mov	r3, r2
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	4413      	add	r3, r2
 8002d14:	00db      	lsls	r3, r3, #3
 8002d16:	440b      	add	r3, r1
 8002d18:	3304      	adds	r3, #4
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d20:	4611      	mov	r1, r2
 8002d22:	4618      	mov	r0, r3
 8002d24:	f000 fa32 	bl	800318c <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002d28:	4b27      	ldr	r3, [pc, #156]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	22ca      	movs	r2, #202	; 0xca
 8002d2e:	625a      	str	r2, [r3, #36]	; 0x24
 8002d30:	4b25      	ldr	r3, [pc, #148]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2253      	movs	r2, #83	; 0x53
 8002d36:	625a      	str	r2, [r3, #36]	; 0x24
 8002d38:	e012      	b.n	8002d60 <HW_TS_RTC_Wakeup_Handler+0x114>
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f383 8810 	msr	PRIMASK, r3
}
 8002d44:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8002d46:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f000 f99a 	bl	8003084 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002d50:	4b1d      	ldr	r3, [pc, #116]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	22ca      	movs	r2, #202	; 0xca
 8002d56:	625a      	str	r2, [r3, #36]	; 0x24
 8002d58:	4b1b      	ldr	r3, [pc, #108]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2253      	movs	r2, #83	; 0x53
 8002d5e:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002d60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d64:	69fa      	ldr	r2, [r7, #28]
 8002d66:	4619      	mov	r1, r3
 8002d68:	69b8      	ldr	r0, [r7, #24]
 8002d6a:	f000 fa95 	bl	8003298 <HW_TS_RTC_Int_AppNot>
 8002d6e:	e022      	b.n	8002db6 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8002d70:	f7ff fed2 	bl	8002b18 <RescheduleTimerList>
 8002d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d76:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	f383 8810 	msr	PRIMASK, r3
}
 8002d7e:	e01a      	b.n	8002db6 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002d80:	bf00      	nop
 8002d82:	4b11      	ldr	r3, [pc, #68]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d0f8      	beq.n	8002d82 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002d90:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	b2da      	uxtb	r2, r3
 8002d98:	4b0b      	ldr	r3, [pc, #44]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002da0:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002da2:	4b0d      	ldr	r3, [pc, #52]	; (8002dd8 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002da4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002da8:	60da      	str	r2, [r3, #12]
 8002daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dac:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f383 8810 	msr	PRIMASK, r3
}
 8002db4:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002db6:	4b04      	ldr	r3, [pc, #16]	; (8002dc8 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	22ff      	movs	r2, #255	; 0xff
 8002dbc:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 8002dbe:	bf00      	nop
}
 8002dc0:	3728      	adds	r7, #40	; 0x28
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	20000580 	.word	0x20000580
 8002dcc:	200002f0 	.word	0x200002f0
 8002dd0:	20000260 	.word	0x20000260
 8002dd4:	200002f8 	.word	0x200002f8
 8002dd8:	58000800 	.word	0x58000800

08002ddc <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b088      	sub	sp, #32
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4603      	mov	r3, r0
 8002de4:	6039      	str	r1, [r7, #0]
 8002de6:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002de8:	4b5e      	ldr	r3, [pc, #376]	; (8002f64 <HW_TS_Init+0x188>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	22ca      	movs	r2, #202	; 0xca
 8002dee:	625a      	str	r2, [r3, #36]	; 0x24
 8002df0:	4b5c      	ldr	r3, [pc, #368]	; (8002f64 <HW_TS_Init+0x188>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2253      	movs	r2, #83	; 0x53
 8002df6:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002df8:	4b5b      	ldr	r3, [pc, #364]	; (8002f68 <HW_TS_Init+0x18c>)
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	4a5a      	ldr	r2, [pc, #360]	; (8002f68 <HW_TS_Init+0x18c>)
 8002dfe:	f043 0320 	orr.w	r3, r3, #32
 8002e02:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8002e04:	4b58      	ldr	r3, [pc, #352]	; (8002f68 <HW_TS_Init+0x18c>)
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	f1c3 0304 	rsb	r3, r3, #4
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	4b55      	ldr	r3, [pc, #340]	; (8002f6c <HW_TS_Init+0x190>)
 8002e18:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8002e1a:	4b53      	ldr	r3, [pc, #332]	; (8002f68 <HW_TS_Init+0x18c>)
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002e22:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8002e26:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e28:	693a      	ldr	r2, [r7, #16]
 8002e2a:	fa92 f2a2 	rbit	r2, r2
 8002e2e:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	2a00      	cmp	r2, #0
 8002e38:	d101      	bne.n	8002e3e <HW_TS_Init+0x62>
  {
    return 32U;
 8002e3a:	2220      	movs	r2, #32
 8002e3c:	e003      	b.n	8002e46 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8002e3e:	697a      	ldr	r2, [r7, #20]
 8002e40:	fab2 f282 	clz	r2, r2
 8002e44:	b2d2      	uxtb	r2, r2
 8002e46:	40d3      	lsrs	r3, r2
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	b2da      	uxtb	r2, r3
 8002e4e:	4b48      	ldr	r3, [pc, #288]	; (8002f70 <HW_TS_Init+0x194>)
 8002e50:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002e52:	4b45      	ldr	r3, [pc, #276]	; (8002f68 <HW_TS_Init+0x18c>)
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	3301      	adds	r3, #1
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	4b44      	ldr	r3, [pc, #272]	; (8002f74 <HW_TS_Init+0x198>)
 8002e64:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8002e66:	4b43      	ldr	r3, [pc, #268]	; (8002f74 <HW_TS_Init+0x198>)
 8002e68:	881b      	ldrh	r3, [r3, #0]
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	4a40      	ldr	r2, [pc, #256]	; (8002f70 <HW_TS_Init+0x194>)
 8002e6e:	7812      	ldrb	r2, [r2, #0]
 8002e70:	fb02 f303 	mul.w	r3, r2, r3
 8002e74:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002e78:	4a3c      	ldr	r2, [pc, #240]	; (8002f6c <HW_TS_Init+0x190>)
 8002e7a:	7812      	ldrb	r2, [r2, #0]
 8002e7c:	40d3      	lsrs	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d904      	bls.n	8002e94 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8002e8a:	4b3b      	ldr	r3, [pc, #236]	; (8002f78 <HW_TS_Init+0x19c>)
 8002e8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e90:	801a      	strh	r2, [r3, #0]
 8002e92:	e003      	b.n	8002e9c <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	4b37      	ldr	r3, [pc, #220]	; (8002f78 <HW_TS_Init+0x19c>)
 8002e9a:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002e9c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002ea0:	f7ff fb9c 	bl	80025dc <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002ea4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002ea8:	f7ff fb84 	bl	80025b4 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d13d      	bne.n	8002f2e <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002eb2:	4b32      	ldr	r3, [pc, #200]	; (8002f7c <HW_TS_Init+0x1a0>)
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002eb8:	4b31      	ldr	r3, [pc, #196]	; (8002f80 <HW_TS_Init+0x1a4>)
 8002eba:	f04f 32ff 	mov.w	r2, #4294967295
 8002ebe:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	77fb      	strb	r3, [r7, #31]
 8002ec4:	e00c      	b.n	8002ee0 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8002ec6:	7ffa      	ldrb	r2, [r7, #31]
 8002ec8:	492e      	ldr	r1, [pc, #184]	; (8002f84 <HW_TS_Init+0x1a8>)
 8002eca:	4613      	mov	r3, r2
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	4413      	add	r3, r2
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	440b      	add	r3, r1
 8002ed4:	330c      	adds	r3, #12
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002eda:	7ffb      	ldrb	r3, [r7, #31]
 8002edc:	3301      	adds	r3, #1
 8002ede:	77fb      	strb	r3, [r7, #31]
 8002ee0:	7ffb      	ldrb	r3, [r7, #31]
 8002ee2:	2b05      	cmp	r3, #5
 8002ee4:	d9ef      	bls.n	8002ec6 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8002ee6:	4b28      	ldr	r3, [pc, #160]	; (8002f88 <HW_TS_Init+0x1ac>)
 8002ee8:	2206      	movs	r2, #6
 8002eea:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8002eec:	4b1d      	ldr	r3, [pc, #116]	; (8002f64 <HW_TS_Init+0x188>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689a      	ldr	r2, [r3, #8]
 8002ef2:	4b1c      	ldr	r3, [pc, #112]	; (8002f64 <HW_TS_Init+0x188>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002efa:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002efc:	4b19      	ldr	r3, [pc, #100]	; (8002f64 <HW_TS_Init+0x188>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	b2da      	uxtb	r2, r3
 8002f04:	4b17      	ldr	r3, [pc, #92]	; (8002f64 <HW_TS_Init+0x188>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002f0c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8002f0e:	4b1f      	ldr	r3, [pc, #124]	; (8002f8c <HW_TS_Init+0x1b0>)
 8002f10:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002f14:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8002f16:	2003      	movs	r0, #3
 8002f18:	f001 fa75 	bl	8004406 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8002f1c:	4b11      	ldr	r3, [pc, #68]	; (8002f64 <HW_TS_Init+0x188>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	689a      	ldr	r2, [r3, #8]
 8002f22:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <HW_TS_Init+0x188>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	e009      	b.n	8002f42 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8002f2e:	4b0d      	ldr	r3, [pc, #52]	; (8002f64 <HW_TS_Init+0x188>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d002      	beq.n	8002f42 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002f3c:	2003      	movs	r0, #3
 8002f3e:	f001 fa54 	bl	80043ea <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002f42:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <HW_TS_Init+0x188>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	22ff      	movs	r2, #255	; 0xff
 8002f48:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2103      	movs	r1, #3
 8002f4e:	2003      	movs	r0, #3
 8002f50:	f001 fa05 	bl	800435e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002f54:	2003      	movs	r0, #3
 8002f56:	f001 fa1c 	bl	8004392 <HAL_NVIC_EnableIRQ>

  return;
 8002f5a:	bf00      	nop
}
 8002f5c:	3720      	adds	r7, #32
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	20000580 	.word	0x20000580
 8002f68:	40002800 	.word	0x40002800
 8002f6c:	200002f9 	.word	0x200002f9
 8002f70:	200002fa 	.word	0x200002fa
 8002f74:	200002fc 	.word	0x200002fc
 8002f78:	200002fe 	.word	0x200002fe
 8002f7c:	200002f8 	.word	0x200002f8
 8002f80:	200002f4 	.word	0x200002f4
 8002f84:	20000260 	.word	0x20000260
 8002f88:	200002f0 	.word	0x200002f0
 8002f8c:	58000800 	.word	0x58000800

08002f90 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b08b      	sub	sp, #44	; 0x2c
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fa6:	f3ef 8310 	mrs	r3, PRIMASK
 8002faa:	61fb      	str	r3, [r7, #28]
  return(result);
 8002fac:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002fae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002fb0:	b672      	cpsid	i
}
 8002fb2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002fb4:	e004      	b.n	8002fc0 <HW_TS_Create+0x30>
  {
    loop++;
 8002fb6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002fba:	3301      	adds	r3, #1
 8002fbc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002fc0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002fc4:	2b05      	cmp	r3, #5
 8002fc6:	d80c      	bhi.n	8002fe2 <HW_TS_Create+0x52>
 8002fc8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002fcc:	492c      	ldr	r1, [pc, #176]	; (8003080 <HW_TS_Create+0xf0>)
 8002fce:	4613      	mov	r3, r2
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	4413      	add	r3, r2
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	440b      	add	r3, r1
 8002fd8:	330c      	adds	r3, #12
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1e9      	bne.n	8002fb6 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002fe2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002fe6:	2b06      	cmp	r3, #6
 8002fe8:	d038      	beq.n	800305c <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8002fea:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002fee:	4924      	ldr	r1, [pc, #144]	; (8003080 <HW_TS_Create+0xf0>)
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	4413      	add	r3, r2
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	440b      	add	r3, r1
 8002ffa:	330c      	adds	r3, #12
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	701a      	strb	r2, [r3, #0]
 8003000:	6a3b      	ldr	r3, [r7, #32]
 8003002:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	f383 8810 	msr	PRIMASK, r3
}
 800300a:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 800300c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003010:	491b      	ldr	r1, [pc, #108]	; (8003080 <HW_TS_Create+0xf0>)
 8003012:	4613      	mov	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	4413      	add	r3, r2
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	440b      	add	r3, r1
 800301c:	3310      	adds	r3, #16
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8003022:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003026:	4916      	ldr	r1, [pc, #88]	; (8003080 <HW_TS_Create+0xf0>)
 8003028:	4613      	mov	r3, r2
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	4413      	add	r3, r2
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	440b      	add	r3, r1
 8003032:	330d      	adds	r3, #13
 8003034:	79fa      	ldrb	r2, [r7, #7]
 8003036:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8003038:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800303c:	4910      	ldr	r1, [pc, #64]	; (8003080 <HW_TS_Create+0xf0>)
 800303e:	4613      	mov	r3, r2
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	4413      	add	r3, r2
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	440b      	add	r3, r1
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8003052:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8003054:	2300      	movs	r3, #0
 8003056:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800305a:	e008      	b.n	800306e <HW_TS_Create+0xde>
 800305c:	6a3b      	ldr	r3, [r7, #32]
 800305e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	f383 8810 	msr	PRIMASK, r3
}
 8003066:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8003068:	2301      	movs	r3, #1
 800306a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 800306e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003072:	4618      	mov	r0, r3
 8003074:	372c      	adds	r7, #44	; 0x2c
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	20000260 	.word	0x20000260

08003084 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b086      	sub	sp, #24
 8003088:	af00      	add	r7, sp, #0
 800308a:	4603      	mov	r3, r0
 800308c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800308e:	f3ef 8310 	mrs	r3, PRIMASK
 8003092:	60fb      	str	r3, [r7, #12]
  return(result);
 8003094:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003096:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003098:	b672      	cpsid	i
}
 800309a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800309c:	2003      	movs	r0, #3
 800309e:	f001 f986 	bl	80043ae <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80030a2:	4b34      	ldr	r3, [pc, #208]	; (8003174 <HW_TS_Stop+0xf0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	22ca      	movs	r2, #202	; 0xca
 80030a8:	625a      	str	r2, [r3, #36]	; 0x24
 80030aa:	4b32      	ldr	r3, [pc, #200]	; (8003174 <HW_TS_Stop+0xf0>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2253      	movs	r2, #83	; 0x53
 80030b0:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80030b2:	79fa      	ldrb	r2, [r7, #7]
 80030b4:	4930      	ldr	r1, [pc, #192]	; (8003178 <HW_TS_Stop+0xf4>)
 80030b6:	4613      	mov	r3, r2
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	4413      	add	r3, r2
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	440b      	add	r3, r1
 80030c0:	330c      	adds	r3, #12
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d142      	bne.n	8003150 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	2100      	movs	r1, #0
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff fc06 	bl	80028e0 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 80030d4:	4b29      	ldr	r3, [pc, #164]	; (800317c <HW_TS_Stop+0xf8>)
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80030da:	7cfb      	ldrb	r3, [r7, #19]
 80030dc:	2b06      	cmp	r3, #6
 80030de:	d12f      	bne.n	8003140 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80030e0:	4b27      	ldr	r3, [pc, #156]	; (8003180 <HW_TS_Stop+0xfc>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030ec:	d107      	bne.n	80030fe <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80030ee:	bf00      	nop
 80030f0:	4b20      	ldr	r3, [pc, #128]	; (8003174 <HW_TS_Stop+0xf0>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	f003 0304 	and.w	r3, r3, #4
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1f8      	bne.n	80030f0 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80030fe:	4b1d      	ldr	r3, [pc, #116]	; (8003174 <HW_TS_Stop+0xf0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	4b1b      	ldr	r3, [pc, #108]	; (8003174 <HW_TS_Stop+0xf0>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800310c:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800310e:	bf00      	nop
 8003110:	4b18      	ldr	r3, [pc, #96]	; (8003174 <HW_TS_Stop+0xf0>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	f003 0304 	and.w	r3, r3, #4
 800311a:	2b00      	cmp	r3, #0
 800311c:	d0f8      	beq.n	8003110 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 800311e:	4b15      	ldr	r3, [pc, #84]	; (8003174 <HW_TS_Stop+0xf0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	b2da      	uxtb	r2, r3
 8003126:	4b13      	ldr	r3, [pc, #76]	; (8003174 <HW_TS_Stop+0xf0>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800312e:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8003130:	4b14      	ldr	r3, [pc, #80]	; (8003184 <HW_TS_Stop+0x100>)
 8003132:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003136:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8003138:	2003      	movs	r0, #3
 800313a:	f001 f964 	bl	8004406 <HAL_NVIC_ClearPendingIRQ>
 800313e:	e007      	b.n	8003150 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8003140:	4b11      	ldr	r3, [pc, #68]	; (8003188 <HW_TS_Stop+0x104>)
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	b2db      	uxtb	r3, r3
 8003146:	7cfa      	ldrb	r2, [r7, #19]
 8003148:	429a      	cmp	r2, r3
 800314a:	d001      	beq.n	8003150 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 800314c:	f7ff fce4 	bl	8002b18 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8003150:	4b08      	ldr	r3, [pc, #32]	; (8003174 <HW_TS_Stop+0xf0>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	22ff      	movs	r2, #255	; 0xff
 8003156:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8003158:	2003      	movs	r0, #3
 800315a:	f001 f91a 	bl	8004392 <HAL_NVIC_EnableIRQ>
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	f383 8810 	msr	PRIMASK, r3
}
 8003168:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800316a:	bf00      	nop
}
 800316c:	3718      	adds	r7, #24
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000580 	.word	0x20000580
 8003178:	20000260 	.word	0x20000260
 800317c:	200002f0 	.word	0x200002f0
 8003180:	40002800 	.word	0x40002800
 8003184:	58000800 	.word	0x58000800
 8003188:	200002f1 	.word	0x200002f1

0800318c <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	4603      	mov	r3, r0
 8003194:	6039      	str	r1, [r7, #0]
 8003196:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8003198:	79fa      	ldrb	r2, [r7, #7]
 800319a:	493b      	ldr	r1, [pc, #236]	; (8003288 <HW_TS_Start+0xfc>)
 800319c:	4613      	mov	r3, r2
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	4413      	add	r3, r2
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	440b      	add	r3, r1
 80031a6:	330c      	adds	r3, #12
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d103      	bne.n	80031b8 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 80031b0:	79fb      	ldrb	r3, [r7, #7]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff ff66 	bl	8003084 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031b8:	f3ef 8310 	mrs	r3, PRIMASK
 80031bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80031be:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80031c0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80031c2:	b672      	cpsid	i
}
 80031c4:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80031c6:	2003      	movs	r0, #3
 80031c8:	f001 f8f1 	bl	80043ae <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80031cc:	4b2f      	ldr	r3, [pc, #188]	; (800328c <HW_TS_Start+0x100>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	22ca      	movs	r2, #202	; 0xca
 80031d2:	625a      	str	r2, [r3, #36]	; 0x24
 80031d4:	4b2d      	ldr	r3, [pc, #180]	; (800328c <HW_TS_Start+0x100>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2253      	movs	r2, #83	; 0x53
 80031da:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80031dc:	79fa      	ldrb	r2, [r7, #7]
 80031de:	492a      	ldr	r1, [pc, #168]	; (8003288 <HW_TS_Start+0xfc>)
 80031e0:	4613      	mov	r3, r2
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	4413      	add	r3, r2
 80031e6:	00db      	lsls	r3, r3, #3
 80031e8:	440b      	add	r3, r1
 80031ea:	330c      	adds	r3, #12
 80031ec:	2202      	movs	r2, #2
 80031ee:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80031f0:	79fa      	ldrb	r2, [r7, #7]
 80031f2:	4925      	ldr	r1, [pc, #148]	; (8003288 <HW_TS_Start+0xfc>)
 80031f4:	4613      	mov	r3, r2
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	4413      	add	r3, r2
 80031fa:	00db      	lsls	r3, r3, #3
 80031fc:	440b      	add	r3, r1
 80031fe:	3308      	adds	r3, #8
 8003200:	683a      	ldr	r2, [r7, #0]
 8003202:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8003204:	79fa      	ldrb	r2, [r7, #7]
 8003206:	4920      	ldr	r1, [pc, #128]	; (8003288 <HW_TS_Start+0xfc>)
 8003208:	4613      	mov	r3, r2
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	4413      	add	r3, r2
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	440b      	add	r3, r1
 8003212:	3304      	adds	r3, #4
 8003214:	683a      	ldr	r2, [r7, #0]
 8003216:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8003218:	79fb      	ldrb	r3, [r7, #7]
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff fab6 	bl	800278c <linkTimer>
 8003220:	4603      	mov	r3, r0
 8003222:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8003224:	4b1a      	ldr	r3, [pc, #104]	; (8003290 <HW_TS_Start+0x104>)
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800322a:	4b1a      	ldr	r3, [pc, #104]	; (8003294 <HW_TS_Start+0x108>)
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	b2db      	uxtb	r3, r3
 8003230:	7c7a      	ldrb	r2, [r7, #17]
 8003232:	429a      	cmp	r2, r3
 8003234:	d002      	beq.n	800323c <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 8003236:	f7ff fc6f 	bl	8002b18 <RescheduleTimerList>
 800323a:	e013      	b.n	8003264 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 800323c:	79fa      	ldrb	r2, [r7, #7]
 800323e:	4912      	ldr	r1, [pc, #72]	; (8003288 <HW_TS_Start+0xfc>)
 8003240:	4613      	mov	r3, r2
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	4413      	add	r3, r2
 8003246:	00db      	lsls	r3, r3, #3
 8003248:	440b      	add	r3, r1
 800324a:	3308      	adds	r3, #8
 800324c:	6819      	ldr	r1, [r3, #0]
 800324e:	8a7b      	ldrh	r3, [r7, #18]
 8003250:	79fa      	ldrb	r2, [r7, #7]
 8003252:	1ac9      	subs	r1, r1, r3
 8003254:	480c      	ldr	r0, [pc, #48]	; (8003288 <HW_TS_Start+0xfc>)
 8003256:	4613      	mov	r3, r2
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	4413      	add	r3, r2
 800325c:	00db      	lsls	r3, r3, #3
 800325e:	4403      	add	r3, r0
 8003260:	3308      	adds	r3, #8
 8003262:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8003264:	4b09      	ldr	r3, [pc, #36]	; (800328c <HW_TS_Start+0x100>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	22ff      	movs	r2, #255	; 0xff
 800326a:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800326c:	2003      	movs	r0, #3
 800326e:	f001 f890 	bl	8004392 <HAL_NVIC_EnableIRQ>
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	f383 8810 	msr	PRIMASK, r3
}
 800327c:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800327e:	bf00      	nop
}
 8003280:	3718      	adds	r7, #24
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	20000260 	.word	0x20000260
 800328c:	20000580 	.word	0x20000580
 8003290:	200002f0 	.word	0x200002f0
 8003294:	200002f1 	.word	0x200002f1

08003298 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	460b      	mov	r3, r1
 80032a2:	607a      	str	r2, [r7, #4]
 80032a4:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4798      	blx	r3

  return;
 80032aa:	bf00      	nop
}
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
	...

080032b4 <HW_UART_Transmit_IT>:

    return;
}

void HW_UART_Transmit_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size,  void (*cb)(void))
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60b9      	str	r1, [r7, #8]
 80032bc:	607b      	str	r3, [r7, #4]
 80032be:	4603      	mov	r3, r0
 80032c0:	73fb      	strb	r3, [r7, #15]
 80032c2:	4613      	mov	r3, r2
 80032c4:	81bb      	strh	r3, [r7, #12]
    switch (hw_uart_id)
 80032c6:	7bfb      	ldrb	r3, [r7, #15]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d002      	beq.n	80032d2 <HW_UART_Transmit_IT+0x1e>
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d00d      	beq.n	80032ec <HW_UART_Transmit_IT+0x38>
            HW_UART_TX_IT(hlpuart1, LPUART1);
            break;
#endif

        default:
            break;
 80032d0:	e019      	b.n	8003306 <HW_UART_Transmit_IT+0x52>
            HW_UART_TX_IT(huart1, USART1);
 80032d2:	4a0f      	ldr	r2, [pc, #60]	; (8003310 <HW_UART_Transmit_IT+0x5c>)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6013      	str	r3, [r2, #0]
 80032d8:	4b0e      	ldr	r3, [pc, #56]	; (8003314 <HW_UART_Transmit_IT+0x60>)
 80032da:	4a0f      	ldr	r2, [pc, #60]	; (8003318 <HW_UART_Transmit_IT+0x64>)
 80032dc:	601a      	str	r2, [r3, #0]
 80032de:	89bb      	ldrh	r3, [r7, #12]
 80032e0:	461a      	mov	r2, r3
 80032e2:	68b9      	ldr	r1, [r7, #8]
 80032e4:	480b      	ldr	r0, [pc, #44]	; (8003314 <HW_UART_Transmit_IT+0x60>)
 80032e6:	f004 fa93 	bl	8007810 <HAL_UART_Transmit_IT>
            break;
 80032ea:	e00c      	b.n	8003306 <HW_UART_Transmit_IT+0x52>
            HW_UART_TX_IT(hlpuart1, LPUART1);
 80032ec:	4a0b      	ldr	r2, [pc, #44]	; (800331c <HW_UART_Transmit_IT+0x68>)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6013      	str	r3, [r2, #0]
 80032f2:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HW_UART_Transmit_IT+0x6c>)
 80032f4:	4a0b      	ldr	r2, [pc, #44]	; (8003324 <HW_UART_Transmit_IT+0x70>)
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	89bb      	ldrh	r3, [r7, #12]
 80032fa:	461a      	mov	r2, r3
 80032fc:	68b9      	ldr	r1, [r7, #8]
 80032fe:	4808      	ldr	r0, [pc, #32]	; (8003320 <HW_UART_Transmit_IT+0x6c>)
 8003300:	f004 fa86 	bl	8007810 <HAL_UART_Transmit_IT>
            break;
 8003304:	bf00      	nop
    }

    return;
 8003306:	bf00      	nop
}
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	20000300 	.word	0x20000300
 8003314:	200003d8 	.word	0x200003d8
 8003318:	40013800 	.word	0x40013800
 800331c:	20000304 	.word	0x20000304
 8003320:	20000344 	.word	0x20000344
 8003324:	40008000 	.word	0x40008000

08003328 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a0f      	ldr	r2, [pc, #60]	; (8003374 <HAL_UART_TxCpltCallback+0x4c>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d00a      	beq.n	8003350 <HAL_UART_TxCpltCallback+0x28>
 800333a:	4a0f      	ldr	r2, [pc, #60]	; (8003378 <HAL_UART_TxCpltCallback+0x50>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d10f      	bne.n	8003360 <HAL_UART_TxCpltCallback+0x38>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 8003340:	4b0e      	ldr	r3, [pc, #56]	; (800337c <HAL_UART_TxCpltCallback+0x54>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00d      	beq.n	8003364 <HAL_UART_TxCpltCallback+0x3c>
            {
                HW_huart1TxCb();
 8003348:	4b0c      	ldr	r3, [pc, #48]	; (800337c <HAL_UART_TxCpltCallback+0x54>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4798      	blx	r3
            }
            break;
 800334e:	e009      	b.n	8003364 <HAL_UART_TxCpltCallback+0x3c>
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1TxCb)
 8003350:	4b0b      	ldr	r3, [pc, #44]	; (8003380 <HAL_UART_TxCpltCallback+0x58>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d007      	beq.n	8003368 <HAL_UART_TxCpltCallback+0x40>
            {
                HW_hlpuart1TxCb();
 8003358:	4b09      	ldr	r3, [pc, #36]	; (8003380 <HAL_UART_TxCpltCallback+0x58>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4798      	blx	r3
            }
            break;
 800335e:	e003      	b.n	8003368 <HAL_UART_TxCpltCallback+0x40>
#endif

        default:
            break;
 8003360:	bf00      	nop
 8003362:	e002      	b.n	800336a <HAL_UART_TxCpltCallback+0x42>
            break;
 8003364:	bf00      	nop
 8003366:	e000      	b.n	800336a <HAL_UART_TxCpltCallback+0x42>
            break;
 8003368:	bf00      	nop
    }

    return;
 800336a:	bf00      	nop
}
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40008000 	.word	0x40008000
 8003378:	40013800 	.word	0x40013800
 800337c:	20000300 	.word	0x20000300
 8003380:	20000304 	.word	0x20000304

08003384 <LL_RCC_LSE_SetDriveCapability>:
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800338c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003394:	f023 0218 	bic.w	r2, r3, #24
 8003398:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4313      	orrs	r3, r2
 80033a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <LL_AHB1_GRP1_EnableClock>:
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80033b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80033be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80033c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4013      	ands	r3, r2
 80033d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80033d4:	68fb      	ldr	r3, [r7, #12]
}
 80033d6:	bf00      	nop
 80033d8:	3714      	adds	r7, #20
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr

080033e2 <LL_AHB2_GRP1_EnableClock>:
{
 80033e2:	b480      	push	{r7}
 80033e4:	b085      	sub	sp, #20
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80033ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80033f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80033fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4013      	ands	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003406:	68fb      	ldr	r3, [r7, #12]
}
 8003408:	bf00      	nop
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <LL_APB1_GRP1_EnableClock>:
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800341c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003420:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003422:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4313      	orrs	r3, r2
 800342a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800342c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003430:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4013      	ands	r3, r2
 8003436:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003438:	68fb      	ldr	r3, [r7, #12]
}
 800343a:	bf00      	nop
 800343c:	3714      	adds	r7, #20
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
	...

08003448 <main>:
SensorData_t sensor_data;
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800344c:	f000 fd84 	bl	8003f58 <HAL_Init>
	/* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
	MX_APPE_Config();
 8003450:	f7fe fef4 	bl	800223c <MX_APPE_Config>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003454:	f000 f834 	bl	80034c0 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8003458:	f000 f88e 	bl	8003578 <PeriphCommonClock_Config>

	/* IPCC initialisation */
	MX_IPCC_Init();
 800345c:	f000 f8ac 	bl	80035b8 <MX_IPCC_Init>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003460:	f000 f972 	bl	8003748 <MX_GPIO_Init>
	MX_DMA_Init();
 8003464:	f000 f956 	bl	8003714 <MX_DMA_Init>
	MX_RF_Init();
 8003468:	f000 f918 	bl	800369c <MX_RF_Init>
	MX_RTC_Init();
 800346c:	f000 f91e 	bl	80036ac <MX_RTC_Init>
	MX_I2C1_Init();
 8003470:	f000 f8b6 	bl	80035e0 <MX_I2C1_Init>

	/*--[ Scanning Done ]--*/
	/* USER CODE END 2 */

	/* Init code for STM32_WPAN */
	MX_APPE_Init();
 8003474:	f7fe fef0 	bl	8002258 <MX_APPE_Init>


	sensirion_i2c_init(&hi2c1);
 8003478:	480d      	ldr	r0, [pc, #52]	; (80034b0 <main+0x68>)
 800347a:	f7fc ffe5 	bl	8000448 <sensirion_i2c_init>

	sht4x_enable_low_power_mode(1);
 800347e:	2001      	movs	r0, #1
 8003480:	f7fd f8c8 	bl	8000614 <sht4x_enable_low_power_mode>
	platform_stts22h_init(&hi2c1);
 8003484:	480a      	ldr	r0, [pc, #40]	; (80034b0 <main+0x68>)
 8003486:	f7fd f8e7 	bl	8000658 <platform_stts22h_init>
	stts22h_temp_data_rate_set(0x01);
 800348a:	2001      	movs	r0, #1
 800348c:	f7fd f976 	bl	800077c <stts22h_temp_data_rate_set>
	sht4x_measure_blocking_read(&sensor_data.temp_main, &sensor_data.humidity);
 8003490:	4908      	ldr	r1, [pc, #32]	; (80034b4 <main+0x6c>)
 8003492:	4809      	ldr	r0, [pc, #36]	; (80034b8 <main+0x70>)
 8003494:	f7fd f864 	bl	8000560 <sht4x_measure_blocking_read>
	stts22h_temperature_raw_get(&sensor_data.temp_aux);
 8003498:	4808      	ldr	r0, [pc, #32]	; (80034bc <main+0x74>)
 800349a:	f7fd fa34 	bl	8000906 <stts22h_temperature_raw_get>
	app_algo_init(sensor_data);
 800349e:	4b05      	ldr	r3, [pc, #20]	; (80034b4 <main+0x6c>)
 80034a0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80034a4:	f7fe fd5c 	bl	8001f60 <app_algo_init>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		MX_APPE_Process();
 80034a8:	f7fe fffd 	bl	80024a6 <MX_APPE_Process>
 80034ac:	e7fc      	b.n	80034a8 <main+0x60>
 80034ae:	bf00      	nop
 80034b0:	2000052c 	.word	0x2000052c
 80034b4:	200005a4 	.word	0x200005a4
 80034b8:	200005a8 	.word	0x200005a8
 80034bc:	200005ac 	.word	0x200005ac

080034c0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b09a      	sub	sp, #104	; 0x68
 80034c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034c6:	f107 0320 	add.w	r3, r7, #32
 80034ca:	2248      	movs	r2, #72	; 0x48
 80034cc:	2100      	movs	r1, #0
 80034ce:	4618      	mov	r0, r3
 80034d0:	f007 fd36 	bl	800af40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034d4:	1d3b      	adds	r3, r7, #4
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	605a      	str	r2, [r3, #4]
 80034dc:	609a      	str	r2, [r3, #8]
 80034de:	60da      	str	r2, [r3, #12]
 80034e0:	611a      	str	r2, [r3, #16]
 80034e2:	615a      	str	r2, [r3, #20]
 80034e4:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80034e6:	f002 f9d1 	bl	800588c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80034ea:	2000      	movs	r0, #0
 80034ec:	f7ff ff4a 	bl	8003384 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80034f0:	4b20      	ldr	r3, [pc, #128]	; (8003574 <SystemClock_Config+0xb4>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80034f8:	4a1e      	ldr	r2, [pc, #120]	; (8003574 <SystemClock_Config+0xb4>)
 80034fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034fe:	6013      	str	r3, [r2, #0]
 8003500:	4b1c      	ldr	r3, [pc, #112]	; (8003574 <SystemClock_Config+0xb4>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003508:	603b      	str	r3, [r7, #0]
 800350a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 800350c:	2307      	movs	r3, #7
 800350e:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003510:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003514:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003516:	2301      	movs	r3, #1
 8003518:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800351a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800351e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003520:	2340      	movs	r3, #64	; 0x40
 8003522:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003524:	2300      	movs	r3, #0
 8003526:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003528:	f107 0320 	add.w	r3, r7, #32
 800352c:	4618      	mov	r0, r3
 800352e:	f002 fda7 	bl	8006080 <HAL_RCC_OscConfig>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d001      	beq.n	800353c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8003538:	f000 f930 	bl	800379c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800353c:	236f      	movs	r3, #111	; 0x6f
 800353e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8003540:	2302      	movs	r3, #2
 8003542:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003544:	2300      	movs	r3, #0
 8003546:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003548:	2300      	movs	r3, #0
 800354a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800354c:	2300      	movs	r3, #0
 800354e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8003550:	2300      	movs	r3, #0
 8003552:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8003554:	2300      	movs	r3, #0
 8003556:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003558:	1d3b      	adds	r3, r7, #4
 800355a:	2101      	movs	r1, #1
 800355c:	4618      	mov	r0, r3
 800355e:	f003 f903 	bl	8006768 <HAL_RCC_ClockConfig>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d001      	beq.n	800356c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8003568:	f000 f918 	bl	800379c <Error_Handler>
  }
}
 800356c:	bf00      	nop
 800356e:	3768      	adds	r7, #104	; 0x68
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	58000400 	.word	0x58000400

08003578 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b094      	sub	sp, #80	; 0x50
 800357c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800357e:	463b      	mov	r3, r7
 8003580:	2250      	movs	r2, #80	; 0x50
 8003582:	2100      	movs	r1, #0
 8003584:	4618      	mov	r0, r3
 8003586:	f007 fcdb 	bl	800af40 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 800358a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800358e:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8003590:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003594:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8003596:	2302      	movs	r3, #2
 8003598:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 800359a:	2300      	movs	r3, #0
 800359c:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800359e:	463b      	mov	r3, r7
 80035a0:	4618      	mov	r0, r3
 80035a2:	f003 fcf2 	bl	8006f8a <HAL_RCCEx_PeriphCLKConfig>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80035ac:	f000 f8f6 	bl	800379c <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80035b0:	bf00      	nop
 80035b2:	3750      	adds	r7, #80	; 0x50
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <MX_IPCC_Init>:
/**
 * @brief IPCC Initialization Function
 * @param None
 * @retval None
 */
static void MX_IPCC_Init(void) {
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
	/* USER CODE END IPCC_Init 0 */

	/* USER CODE BEGIN IPCC_Init 1 */

	/* USER CODE END IPCC_Init 1 */
	hipcc.Instance = IPCC;
 80035bc:	4b06      	ldr	r3, [pc, #24]	; (80035d8 <MX_IPCC_Init+0x20>)
 80035be:	4a07      	ldr	r2, [pc, #28]	; (80035dc <MX_IPCC_Init+0x24>)
 80035c0:	601a      	str	r2, [r3, #0]
	if (HAL_IPCC_Init(&hipcc) != HAL_OK) {
 80035c2:	4805      	ldr	r0, [pc, #20]	; (80035d8 <MX_IPCC_Init+0x20>)
 80035c4:	f002 f8dc 	bl	8005780 <HAL_IPCC_Init>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d001      	beq.n	80035d2 <MX_IPCC_Init+0x1a>
		Error_Handler();
 80035ce:	f000 f8e5 	bl	800379c <Error_Handler>
	}
	/* USER CODE BEGIN IPCC_Init 2 */

	/* USER CODE END IPCC_Init 2 */

}
 80035d2:	bf00      	nop
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	20000308 	.word	0x20000308
 80035dc:	58000c00 	.word	0x58000c00

080035e0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b086      	sub	sp, #24
 80035e4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	// Configure PB8 and PB9 as alternate function pins
	__HAL_RCC_I2C1_CLK_ENABLE();
 80035e6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80035ea:	f7ff ff13 	bl	8003414 <LL_APB1_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80035ee:	2002      	movs	r0, #2
 80035f0:	f7ff fef7 	bl	80033e2 <LL_AHB2_GRP1_EnableClock>
	GPIO_InitTypeDef gpio_init;
	gpio_init.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 80035f4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80035f8:	607b      	str	r3, [r7, #4]
	gpio_init.Mode = GPIO_MODE_AF_OD;
 80035fa:	2312      	movs	r3, #18
 80035fc:	60bb      	str	r3, [r7, #8]
	gpio_init.Pull = GPIO_PULLUP;
 80035fe:	2301      	movs	r3, #1
 8003600:	60fb      	str	r3, [r7, #12]
	gpio_init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003602:	2303      	movs	r3, #3
 8003604:	613b      	str	r3, [r7, #16]
	gpio_init.Alternate = GPIO_AF4_I2C1;
 8003606:	2304      	movs	r3, #4
 8003608:	617b      	str	r3, [r7, #20]

	HAL_GPIO_Init(GPIOB, &gpio_init);
 800360a:	1d3b      	adds	r3, r7, #4
 800360c:	4619      	mov	r1, r3
 800360e:	4820      	ldr	r0, [pc, #128]	; (8003690 <MX_I2C1_Init+0xb0>)
 8003610:	f001 f932 	bl	8004878 <HAL_GPIO_Init>
	hi2c1.Instance = I2C1;
 8003614:	4b1f      	ldr	r3, [pc, #124]	; (8003694 <MX_I2C1_Init+0xb4>)
 8003616:	4a20      	ldr	r2, [pc, #128]	; (8003698 <MX_I2C1_Init+0xb8>)
 8003618:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00000E14;
 800361a:	4b1e      	ldr	r3, [pc, #120]	; (8003694 <MX_I2C1_Init+0xb4>)
 800361c:	f640 6214 	movw	r2, #3604	; 0xe14
 8003620:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0x00;
 8003622:	4b1c      	ldr	r3, [pc, #112]	; (8003694 <MX_I2C1_Init+0xb4>)
 8003624:	2200      	movs	r2, #0
 8003626:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003628:	4b1a      	ldr	r3, [pc, #104]	; (8003694 <MX_I2C1_Init+0xb4>)
 800362a:	2201      	movs	r2, #1
 800362c:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800362e:	4b19      	ldr	r3, [pc, #100]	; (8003694 <MX_I2C1_Init+0xb4>)
 8003630:	2200      	movs	r2, #0
 8003632:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8003634:	4b17      	ldr	r3, [pc, #92]	; (8003694 <MX_I2C1_Init+0xb4>)
 8003636:	2200      	movs	r2, #0
 8003638:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800363a:	4b16      	ldr	r3, [pc, #88]	; (8003694 <MX_I2C1_Init+0xb4>)
 800363c:	2200      	movs	r2, #0
 800363e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003640:	4b14      	ldr	r3, [pc, #80]	; (8003694 <MX_I2C1_Init+0xb4>)
 8003642:	2200      	movs	r2, #0
 8003644:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003646:	4b13      	ldr	r3, [pc, #76]	; (8003694 <MX_I2C1_Init+0xb4>)
 8003648:	2200      	movs	r2, #0
 800364a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800364c:	4811      	ldr	r0, [pc, #68]	; (8003694 <MX_I2C1_Init+0xb4>)
 800364e:	f001 faf1 	bl	8004c34 <HAL_I2C_Init>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <MX_I2C1_Init+0x7c>
		Error_Handler();
 8003658:	f000 f8a0 	bl	800379c <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 800365c:	2100      	movs	r1, #0
 800365e:	480d      	ldr	r0, [pc, #52]	; (8003694 <MX_I2C1_Init+0xb4>)
 8003660:	f001 ffe4 	bl	800562c <HAL_I2CEx_ConfigAnalogFilter>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <MX_I2C1_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 800366a:	f000 f897 	bl	800379c <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800366e:	2100      	movs	r1, #0
 8003670:	4808      	ldr	r0, [pc, #32]	; (8003694 <MX_I2C1_Init+0xb4>)
 8003672:	f002 f826 	bl	80056c2 <HAL_I2CEx_ConfigDigitalFilter>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <MX_I2C1_Init+0xa0>
		Error_Handler();
 800367c:	f000 f88e 	bl	800379c <Error_Handler>
	}
	/** I2C Enable Fast Mode Plus
	 */
	HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8003680:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003684:	f002 f86a 	bl	800575c <HAL_I2CEx_EnableFastModePlus>
}
 8003688:	bf00      	nop
 800368a:	3718      	adds	r7, #24
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	48000400 	.word	0x48000400
 8003694:	2000052c 	.word	0x2000052c
 8003698:	40005400 	.word	0x40005400

0800369c <MX_RF_Init>:
/**
 * @brief RF Initialization Function
 * @param None
 * @retval None
 */
static void MX_RF_Init(void) {
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
	/* USER CODE END RF_Init 1 */
	/* USER CODE BEGIN RF_Init 2 */

	/* USER CODE END RF_Init 2 */

}
 80036a0:	bf00      	nop
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
	...

080036ac <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 80036b0:	4b16      	ldr	r3, [pc, #88]	; (800370c <MX_RTC_Init+0x60>)
 80036b2:	4a17      	ldr	r2, [pc, #92]	; (8003710 <MX_RTC_Init+0x64>)
 80036b4:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80036b6:	4b15      	ldr	r3, [pc, #84]	; (800370c <MX_RTC_Init+0x60>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80036bc:	4b13      	ldr	r3, [pc, #76]	; (800370c <MX_RTC_Init+0x60>)
 80036be:	220f      	movs	r2, #15
 80036c0:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80036c2:	4b12      	ldr	r3, [pc, #72]	; (800370c <MX_RTC_Init+0x60>)
 80036c4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80036c8:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80036ca:	4b10      	ldr	r3, [pc, #64]	; (800370c <MX_RTC_Init+0x60>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80036d0:	4b0e      	ldr	r3, [pc, #56]	; (800370c <MX_RTC_Init+0x60>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80036d6:	4b0d      	ldr	r3, [pc, #52]	; (800370c <MX_RTC_Init+0x60>)
 80036d8:	2200      	movs	r2, #0
 80036da:	61da      	str	r2, [r3, #28]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80036dc:	4b0b      	ldr	r3, [pc, #44]	; (800370c <MX_RTC_Init+0x60>)
 80036de:	2200      	movs	r2, #0
 80036e0:	615a      	str	r2, [r3, #20]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 80036e2:	480a      	ldr	r0, [pc, #40]	; (800370c <MX_RTC_Init+0x60>)
 80036e4:	f003 fed8 	bl	8007498 <HAL_RTC_Init>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <MX_RTC_Init+0x46>
		Error_Handler();
 80036ee:	f000 f855 	bl	800379c <Error_Handler>
	}

	/** Enable the WakeUp
	 */
	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16)
 80036f2:	2200      	movs	r2, #0
 80036f4:	2100      	movs	r1, #0
 80036f6:	4805      	ldr	r0, [pc, #20]	; (800370c <MX_RTC_Init+0x60>)
 80036f8:	f003 ffce 	bl	8007698 <HAL_RTCEx_SetWakeUpTimer_IT>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d001      	beq.n	8003706 <MX_RTC_Init+0x5a>
			!= HAL_OK) {
		Error_Handler();
 8003702:	f000 f84b 	bl	800379c <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8003706:	bf00      	nop
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	20000580 	.word	0x20000580
 8003710:	40002800 	.word	0x40002800

08003714 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8003714:	b580      	push	{r7, lr}
 8003716:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003718:	2004      	movs	r0, #4
 800371a:	f7ff fe49 	bl	80033b0 <LL_AHB1_GRP1_EnableClock>
	__HAL_RCC_DMA1_CLK_ENABLE();
 800371e:	2001      	movs	r0, #1
 8003720:	f7ff fe46 	bl	80033b0 <LL_AHB1_GRP1_EnableClock>

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003724:	2200      	movs	r2, #0
 8003726:	2100      	movs	r1, #0
 8003728:	200b      	movs	r0, #11
 800372a:	f000 fe18 	bl	800435e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800372e:	200b      	movs	r0, #11
 8003730:	f000 fe2f 	bl	8004392 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003734:	2200      	movs	r2, #0
 8003736:	2100      	movs	r1, #0
 8003738:	200c      	movs	r0, #12
 800373a:	f000 fe10 	bl	800435e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800373e:	200c      	movs	r0, #12
 8003740:	f000 fe27 	bl	8004392 <HAL_NVIC_EnableIRQ>

}
 8003744:	bf00      	nop
 8003746:	bd80      	pop	{r7, pc}

08003748 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800374e:	2004      	movs	r0, #4
 8003750:	f7ff fe47 	bl	80033e2 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003754:	2001      	movs	r0, #1
 8003756:	f7ff fe44 	bl	80033e2 <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800375a:	2002      	movs	r0, #2
 800375c:	f7ff fe41 	bl	80033e2 <LL_AHB2_GRP1_EnableClock>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003760:	1d3b      	adds	r3, r7, #4
 8003762:	2200      	movs	r2, #0
 8003764:	601a      	str	r2, [r3, #0]
 8003766:	605a      	str	r2, [r3, #4]
 8003768:	609a      	str	r2, [r3, #8]
 800376a:	60da      	str	r2, [r3, #12]
 800376c:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800376e:	2303      	movs	r3, #3
 8003770:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003772:	2301      	movs	r3, #1
 8003774:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003776:	2300      	movs	r3, #0
 8003778:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800377a:	2300      	movs	r3, #0
 800377c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800377e:	1d3b      	adds	r3, r7, #4
 8003780:	4619      	mov	r1, r3
 8003782:	4805      	ldr	r0, [pc, #20]	; (8003798 <MX_GPIO_Init+0x50>)
 8003784:	f001 f878 	bl	8004878 <HAL_GPIO_Init>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 8003788:	2102      	movs	r1, #2
 800378a:	4803      	ldr	r0, [pc, #12]	; (8003798 <MX_GPIO_Init+0x50>)
 800378c:	f001 f9fc 	bl	8004b88 <HAL_GPIO_TogglePin>

}
 8003790:	bf00      	nop
 8003792:	3718      	adds	r7, #24
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	48000800 	.word	0x48000800

0800379c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80037a0:	bf00      	nop
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
	...

080037ac <LL_PWR_SetPowerMode>:
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 80037b4:	4b06      	ldr	r3, [pc, #24]	; (80037d0 <LL_PWR_SetPowerMode+0x24>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f023 0207 	bic.w	r2, r3, #7
 80037bc:	4904      	ldr	r1, [pc, #16]	; (80037d0 <LL_PWR_SetPowerMode+0x24>)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	600b      	str	r3, [r1, #0]
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr
 80037d0:	58000400 	.word	0x58000400

080037d4 <LL_PWR_ClearFlag_WU>:
  * @brief  Clear Wake-up Flags
  * @rmtoll SCR          CWUF          LL_PWR_ClearFlag_WU
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_WU(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWUF);
 80037d8:	4b03      	ldr	r3, [pc, #12]	; (80037e8 <LL_PWR_ClearFlag_WU+0x14>)
 80037da:	221f      	movs	r2, #31
 80037dc:	619a      	str	r2, [r3, #24]
}
 80037de:	bf00      	nop
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	58000400 	.word	0x58000400

080037ec <LL_PWR_IsActiveFlag_C2SB>:
  * @brief  System standby flag for CPU2
  * @rmtoll EXTSCR       C2SBF         LL_PWR_IsActiveFlag_C2SB
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_C2SB(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->EXTSCR, PWR_EXTSCR_C2SBF) == (PWR_EXTSCR_C2SBF)) ? 1UL : 0UL);
 80037f0:	4b07      	ldr	r3, [pc, #28]	; (8003810 <LL_PWR_IsActiveFlag_C2SB+0x24>)
 80037f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037fe:	d101      	bne.n	8003804 <LL_PWR_IsActiveFlag_C2SB+0x18>
 8003800:	2301      	movs	r3, #1
 8003802:	e000      	b.n	8003806 <LL_PWR_IsActiveFlag_C2SB+0x1a>
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	58000400 	.word	0x58000400

08003814 <LL_PWR_IsActiveFlag_C2DS>:
  * @brief  Get deepsleep mode for CPU2
  * @rmtoll EXTSCR       C2DS          LL_PWR_IsActiveFlag_C2DS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_C2DS(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->EXTSCR, PWR_EXTSCR_C2DS) == (PWR_EXTSCR_C2DS)) ? 1UL : 0UL);
 8003818:	4b07      	ldr	r3, [pc, #28]	; (8003838 <LL_PWR_IsActiveFlag_C2DS+0x24>)
 800381a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800381e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003822:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003826:	d101      	bne.n	800382c <LL_PWR_IsActiveFlag_C2DS+0x18>
 8003828:	2301      	movs	r3, #1
 800382a:	e000      	b.n	800382e <LL_PWR_IsActiveFlag_C2DS+0x1a>
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr
 8003838:	58000400 	.word	0x58000400

0800383c <LL_RCC_HSE_Enable>:
{
 800383c:	b480      	push	{r7}
 800383e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003840:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800384a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800384e:	6013      	str	r3, [r2, #0]
}
 8003850:	bf00      	nop
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr

0800385a <LL_RCC_HSE_IsReady>:
{
 800385a:	b480      	push	{r7}
 800385c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800385e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003868:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800386c:	d101      	bne.n	8003872 <LL_RCC_HSE_IsReady+0x18>
 800386e:	2301      	movs	r3, #1
 8003870:	e000      	b.n	8003874 <LL_RCC_HSE_IsReady+0x1a>
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr

0800387e <LL_RCC_HSI_Enable>:
{
 800387e:	b480      	push	{r7}
 8003880:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003882:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800388c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003890:	6013      	str	r3, [r2, #0]
}
 8003892:	bf00      	nop
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <LL_RCC_HSI_IsReady>:
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80038a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038ae:	d101      	bne.n	80038b4 <LL_RCC_HSI_IsReady+0x18>
 80038b0:	2301      	movs	r3, #1
 80038b2:	e000      	b.n	80038b6 <LL_RCC_HSI_IsReady+0x1a>
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <LL_RCC_SetSysClkSource>:
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80038c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f023 0203 	bic.w	r2, r3, #3
 80038d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4313      	orrs	r3, r2
 80038da:	608b      	str	r3, [r1, #8]
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <LL_RCC_GetSysClkSource>:
{
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80038ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f003 030c 	and.w	r3, r3, #12
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <LL_RCC_SetSMPSClockSource>:
  *          clock source when a supported SMPS Step Down converter clock
  *          MSIRANGE is set (LL_RCC_MSIRANGE_8 to LL_RCC_MSIRANGE_11)
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSMPSClockSource(uint32_t SMPSSource)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003908:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800390c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390e:	f023 0203 	bic.w	r2, r3, #3
 8003912:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4313      	orrs	r3, r2
 800391a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <LL_LPM_EnableSleep>:
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800392c:	4b05      	ldr	r3, [pc, #20]	; (8003944 <LL_LPM_EnableSleep+0x1c>)
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	4a04      	ldr	r2, [pc, #16]	; (8003944 <LL_LPM_EnableSleep+0x1c>)
 8003932:	f023 0304 	bic.w	r3, r3, #4
 8003936:	6113      	str	r3, [r2, #16]
}
 8003938:	bf00      	nop
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	e000ed00 	.word	0xe000ed00

08003948 <LL_LPM_EnableDeepSleep>:
  * @brief  Processor uses deep sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableDeepSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800394c:	4b05      	ldr	r3, [pc, #20]	; (8003964 <LL_LPM_EnableDeepSleep+0x1c>)
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	4a04      	ldr	r2, [pc, #16]	; (8003964 <LL_LPM_EnableDeepSleep+0x1c>)
 8003952:	f043 0304 	orr.w	r3, r3, #4
 8003956:	6113      	str	r3, [r2, #16]
}
 8003958:	bf00      	nop
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	e000ed00 	.word	0xe000ed00

08003968 <LL_HSEM_1StepLock>:
  * @param  HSEMx HSEM Instance.
  * @param  Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
  * @retval 1 lock fail, 0 lock successful or already locked by same core
  */
__STATIC_INLINE uint32_t LL_HSEM_1StepLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  return ((HSEMx->RLR[Semaphore] != (HSEM_R_LOCK | LL_HSEM_COREID)) ? 1UL : 0UL);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	683a      	ldr	r2, [r7, #0]
 8003976:	3220      	adds	r2, #32
 8003978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800397c:	4a05      	ldr	r2, [pc, #20]	; (8003994 <LL_HSEM_1StepLock+0x2c>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d001      	beq.n	8003986 <LL_HSEM_1StepLock+0x1e>
 8003982:	2301      	movs	r3, #1
 8003984:	e000      	b.n	8003988 <LL_HSEM_1StepLock+0x20>
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	80000400 	.word	0x80000400

08003998 <LL_HSEM_ReleaseLock>:
  * @param  Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31
  * @param  process Process number. Value between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_HSEM_ReleaseLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process)
{
 8003998:	b480      	push	{r7}
 800399a:	b085      	sub	sp, #20
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
  WRITE_REG(HSEMx->R[Semaphore], (LL_HSEM_COREID | process));
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80039b2:	bf00      	nop
 80039b4:	3714      	adds	r7, #20
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr

080039be <PWR_EnterOffMode>:
  * @brief Enters Low Power Off Mode
  * @param none
  * @retval none
  */
void PWR_EnterOffMode(void)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	af00      	add	r7, sp, #0
/* USER CODE END PWR_EnterOffMode_1 */
  /**
   * The systick should be disabled for the same reason than when the device enters stop mode because
   * at this time, the device may enter either OffMode or StopMode.
   */
  HAL_SuspendTick();
 80039c2:	f000 fb5b 	bl	800407c <HAL_SuspendTick>

  EnterLowPower();
 80039c6:	f000 f835 	bl	8003a34 <EnterLowPower>
   * in critical section. If an interrupt occurs while in that critical section before that point,
   * the flag is set and will be cleared here but the system will not enter Off Mode
   * because an interrupt is pending in the NVIC. The ISR will be executed when moving out
   * of this critical section
   */
  LL_PWR_ClearFlag_WU();
 80039ca:	f7ff ff03 	bl	80037d4 <LL_PWR_ClearFlag_WU>

  LL_PWR_SetPowerMode(LL_PWR_MODE_STANDBY);
 80039ce:	2003      	movs	r0, #3
 80039d0:	f7ff feec 	bl	80037ac <LL_PWR_SetPowerMode>

  LL_LPM_EnableDeepSleep(); /**< Set SLEEPDEEP bit of Cortex System Control Register */
 80039d4:	f7ff ffb8 	bl	8003948 <LL_LPM_EnableDeepSleep>
   */
#if defined (__CC_ARM)
  __force_stores();
#endif

  __WFI();
 80039d8:	bf30      	wfi

/* USER CODE BEGIN PWR_EnterOffMode_2 */

/* USER CODE END PWR_EnterOffMode_2 */
  return;
 80039da:	bf00      	nop
}
 80039dc:	bd80      	pop	{r7, pc}

080039de <PWR_ExitOffMode>:
  * @brief Exits Low Power Off Mode
  * @param none
  * @retval none
  */
void PWR_ExitOffMode(void)
{
 80039de:	b580      	push	{r7, lr}
 80039e0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN PWR_ExitOffMode_1 */

/* USER CODE END PWR_ExitOffMode_1 */
  HAL_ResumeTick();
 80039e2:	f000 fb5b 	bl	800409c <HAL_ResumeTick>
/* USER CODE BEGIN PWR_ExitOffMode_2 */

/* USER CODE END PWR_ExitOffMode_2 */
  return;
 80039e6:	bf00      	nop
}
 80039e8:	bd80      	pop	{r7, pc}

080039ea <PWR_EnterStopMode>:
  * @note ARM exists the function when waking up
  * @param none
  * @retval none
  */
void PWR_EnterStopMode(void)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	af00      	add	r7, sp, #0
   *
   * When in production, the HAL_DBGMCU_EnableDBGStopMode() is not called so that the device can reach best power consumption
   * However, the systick should be disabled anyway to avoid the case when it is about to expire at the same time the device enters
   * stop mode (this will abort the Stop Mode entry).
   */
  HAL_SuspendTick();
 80039ee:	f000 fb45 	bl	800407c <HAL_SuspendTick>

  /**
   * This function is called from CRITICAL SECTION
   */
  EnterLowPower();
 80039f2:	f000 f81f 	bl	8003a34 <EnterLowPower>

  /************************************************************************************
   * ENTER STOP MODE
   ***********************************************************************************/

  LL_PWR_SetPowerMode(LL_PWR_MODE_STOP2);
 80039f6:	2002      	movs	r0, #2
 80039f8:	f7ff fed8 	bl	80037ac <LL_PWR_SetPowerMode>

 // LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
  LL_LPM_EnableDeepSleep(); /**< Set SLEEPDEEP bit of Cortex System Control Register */
 80039fc:	f7ff ffa4 	bl	8003948 <LL_LPM_EnableDeepSleep>
   */
#if defined (__CC_ARM)
  __force_stores();
#endif

  __WFI();
 8003a00:	bf30      	wfi

/* USER CODE BEGIN PWR_EnterStopMode_2 */

/* USER CODE END PWR_EnterStopMode_2 */
  return;
 8003a02:	bf00      	nop
}
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <PWR_ExitStopMode>:
  * @note Enable the pll at 32MHz
  * @param none
  * @retval none
  */
void PWR_ExitStopMode(void)
{
 8003a06:	b580      	push	{r7, lr}
 8003a08:	af00      	add	r7, sp, #0

/* USER CODE END PWR_ExitStopMode_1 */
  /**
   * This function is called from CRITICAL SECTION
   */
  ExitLowPower();
 8003a0a:	f000 f84f 	bl	8003aac <ExitLowPower>

  HAL_ResumeTick();
 8003a0e:	f000 fb45 	bl	800409c <HAL_ResumeTick>
/* USER CODE BEGIN PWR_ExitStopMode_2 */

/* USER CODE END PWR_ExitStopMode_2 */
  return;
 8003a12:	bf00      	nop
}
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <PWR_EnterSleepMode>:
  * @note ARM exits the function when waking up
  * @param none
  * @retval none
  */
void PWR_EnterSleepMode(void)
{
 8003a16:	b580      	push	{r7, lr}
 8003a18:	af00      	add	r7, sp, #0
/* USER CODE BEGIN PWR_EnterSleepMode_1 */

/* USER CODE END PWR_EnterSleepMode_1 */

  HAL_SuspendTick();
 8003a1a:	f000 fb2f 	bl	800407c <HAL_SuspendTick>

  /************************************************************************************
   * ENTER SLEEP MODE
   ***********************************************************************************/
  LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8003a1e:	f7ff ff83 	bl	8003928 <LL_LPM_EnableSleep>
   */
#if defined (__CC_ARM)
  __force_stores();
#endif

  __WFI();
 8003a22:	bf30      	wfi
/* USER CODE BEGIN PWR_EnterSleepMode_2 */

/* USER CODE END PWR_EnterSleepMode_2 */
  return;
 8003a24:	bf00      	nop
}
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <PWR_ExitSleepMode>:
  * @note ARM exits the function when waking up
  * @param none
  * @retval none
  */
void PWR_ExitSleepMode(void)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN PWR_ExitSleepMode_1 */

/* USER CODE END PWR_ExitSleepMode_1 */
  HAL_ResumeTick();
 8003a2c:	f000 fb36 	bl	800409c <HAL_ResumeTick>
/* USER CODE BEGIN PWR_ExitSleepMode_2 */

/* USER CODE END PWR_ExitSleepMode_2 */
  return;
 8003a30:	bf00      	nop
}
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <EnterLowPower>:
  * @brief Setup the system to enter either stop or off mode
  * @param none
  * @retval none
  */
static void EnterLowPower(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /**
   * This function is called from CRITICAL SECTION
   */

  while(LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID));
 8003a38:	bf00      	nop
 8003a3a:	2103      	movs	r1, #3
 8003a3c:	4819      	ldr	r0, [pc, #100]	; (8003aa4 <EnterLowPower+0x70>)
 8003a3e:	f7ff ff93 	bl	8003968 <LL_HSEM_1StepLock>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1f8      	bne.n	8003a3a <EnterLowPower+0x6>

  if (! LL_HSEM_1StepLock(HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID))
 8003a48:	2104      	movs	r1, #4
 8003a4a:	4816      	ldr	r0, [pc, #88]	; (8003aa4 <EnterLowPower+0x70>)
 8003a4c:	f7ff ff8c 	bl	8003968 <LL_HSEM_1StepLock>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d117      	bne.n	8003a86 <EnterLowPower+0x52>
  {
    if(LL_PWR_IsActiveFlag_C2DS() || LL_PWR_IsActiveFlag_C2SB())
 8003a56:	f7ff fedd 	bl	8003814 <LL_PWR_IsActiveFlag_C2DS>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d104      	bne.n	8003a6a <EnterLowPower+0x36>
 8003a60:	f7ff fec4 	bl	80037ec <LL_PWR_IsActiveFlag_C2SB>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d015      	beq.n	8003a96 <EnterLowPower+0x62>
    {
      /* Release ENTRY_STOP_MODE semaphore */
      LL_HSEM_ReleaseLock(HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID, 0);
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	2104      	movs	r1, #4
 8003a6e:	480d      	ldr	r0, [pc, #52]	; (8003aa4 <EnterLowPower+0x70>)
 8003a70:	f7ff ff92 	bl	8003998 <LL_HSEM_ReleaseLock>

      Switch_On_HSI();
 8003a74:	f000 f852 	bl	8003b1c <Switch_On_HSI>
      __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 8003a78:	4b0b      	ldr	r3, [pc, #44]	; (8003aa8 <EnterLowPower+0x74>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a0a      	ldr	r2, [pc, #40]	; (8003aa8 <EnterLowPower+0x74>)
 8003a7e:	f023 0307 	bic.w	r3, r3, #7
 8003a82:	6013      	str	r3, [r2, #0]
 8003a84:	e007      	b.n	8003a96 <EnterLowPower+0x62>
    }
  }
  else
  {
    Switch_On_HSI();
 8003a86:	f000 f849 	bl	8003b1c <Switch_On_HSI>
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 8003a8a:	4b07      	ldr	r3, [pc, #28]	; (8003aa8 <EnterLowPower+0x74>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a06      	ldr	r2, [pc, #24]	; (8003aa8 <EnterLowPower+0x74>)
 8003a90:	f023 0307 	bic.w	r3, r3, #7
 8003a94:	6013      	str	r3, [r2, #0]
  }

  /* Release RCC semaphore */
  LL_HSEM_ReleaseLock(HSEM, CFG_HW_RCC_SEMID, 0);
 8003a96:	2200      	movs	r2, #0
 8003a98:	2103      	movs	r1, #3
 8003a9a:	4802      	ldr	r0, [pc, #8]	; (8003aa4 <EnterLowPower+0x70>)
 8003a9c:	f7ff ff7c 	bl	8003998 <LL_HSEM_ReleaseLock>

  return;
 8003aa0:	bf00      	nop
}
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	58001400 	.word	0x58001400
 8003aa8:	58004000 	.word	0x58004000

08003aac <ExitLowPower>:
  * @brief Restore the system to exit stop mode
  * @param none
  * @retval none
  */
static void ExitLowPower(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
  /* Release ENTRY_STOP_MODE semaphore */
  LL_HSEM_ReleaseLock(HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID, 0);
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	2104      	movs	r1, #4
 8003ab4:	4817      	ldr	r0, [pc, #92]	; (8003b14 <ExitLowPower+0x68>)
 8003ab6:	f7ff ff6f 	bl	8003998 <LL_HSEM_ReleaseLock>

  while(LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID));
 8003aba:	bf00      	nop
 8003abc:	2103      	movs	r1, #3
 8003abe:	4815      	ldr	r0, [pc, #84]	; (8003b14 <ExitLowPower+0x68>)
 8003ac0:	f7ff ff52 	bl	8003968 <LL_HSEM_1StepLock>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f8      	bne.n	8003abc <ExitLowPower+0x10>

  if(LL_RCC_GetSysClkSource() == LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8003aca:	f7ff ff0d 	bl	80038e8 <LL_RCC_GetSysClkSource>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b04      	cmp	r3, #4
 8003ad2:	d118      	bne.n	8003b06 <ExitLowPower+0x5a>
  {
/* Restore the clock configuration of the application in this user section */
/* USER CODE BEGIN ExitLowPower_1 */
    LL_RCC_HSE_Enable( );
 8003ad4:	f7ff feb2 	bl	800383c <LL_RCC_HSE_Enable>
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8003ad8:	4b0f      	ldr	r3, [pc, #60]	; (8003b18 <ExitLowPower+0x6c>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f023 0307 	bic.w	r3, r3, #7
 8003ae0:	4a0d      	ldr	r2, [pc, #52]	; (8003b18 <ExitLowPower+0x6c>)
 8003ae2:	f043 0301 	orr.w	r3, r3, #1
 8003ae6:	6013      	str	r3, [r2, #0]
    while(!LL_RCC_HSE_IsReady( ));
 8003ae8:	bf00      	nop
 8003aea:	f7ff feb6 	bl	800385a <LL_RCC_HSE_IsReady>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d0fa      	beq.n	8003aea <ExitLowPower+0x3e>
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSE);
 8003af4:	2002      	movs	r0, #2
 8003af6:	f7ff fee3 	bl	80038c0 <LL_RCC_SetSysClkSource>
    while (LL_RCC_GetSysClkSource( ) != LL_RCC_SYS_CLKSOURCE_STATUS_HSE);
 8003afa:	bf00      	nop
 8003afc:	f7ff fef4 	bl	80038e8 <LL_RCC_GetSysClkSource>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b08      	cmp	r3, #8
 8003b04:	d1fa      	bne.n	8003afc <ExitLowPower+0x50>

/* USER CODE END ExitLowPower_2 */
  }

  /* Release RCC semaphore */
  LL_HSEM_ReleaseLock(HSEM, CFG_HW_RCC_SEMID, 0);
 8003b06:	2200      	movs	r2, #0
 8003b08:	2103      	movs	r1, #3
 8003b0a:	4802      	ldr	r0, [pc, #8]	; (8003b14 <ExitLowPower+0x68>)
 8003b0c:	f7ff ff44 	bl	8003998 <LL_HSEM_ReleaseLock>

  return;
 8003b10:	bf00      	nop
}
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	58001400 	.word	0x58001400
 8003b18:	58004000 	.word	0x58004000

08003b1c <Switch_On_HSI>:
  * @brief Switch the system clock on HSI
  * @param none
  * @retval none
  */
static void Switch_On_HSI(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	af00      	add	r7, sp, #0
  LL_RCC_HSI_Enable();
 8003b20:	f7ff fead 	bl	800387e <LL_RCC_HSI_Enable>
  while(!LL_RCC_HSI_IsReady());
 8003b24:	bf00      	nop
 8003b26:	f7ff feb9 	bl	800389c <LL_RCC_HSI_IsReady>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0fa      	beq.n	8003b26 <Switch_On_HSI+0xa>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8003b30:	2001      	movs	r0, #1
 8003b32:	f7ff fec5 	bl	80038c0 <LL_RCC_SetSysClkSource>
  LL_RCC_SetSMPSClockSource(LL_RCC_SMPS_CLKSOURCE_HSI);
 8003b36:	2000      	movs	r0, #0
 8003b38:	f7ff fee2 	bl	8003900 <LL_RCC_SetSMPSClockSource>
  while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI);
 8003b3c:	bf00      	nop
 8003b3e:	f7ff fed3 	bl	80038e8 <LL_RCC_GetSysClkSource>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b04      	cmp	r3, #4
 8003b46:	d1fa      	bne.n	8003b3e <Switch_On_HSI+0x22>
  return;
 8003b48:	bf00      	nop
}
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003b54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b60:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8003b7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b84:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003b90:	bf00      	nop
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr

08003b9a <LL_AHB3_GRP1_EnableClock>:
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b085      	sub	sp, #20
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003ba2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ba6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003ba8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003bb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bb6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
}
 8003bc0:	bf00      	nop
 8003bc2:	3714      	adds	r7, #20
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <LL_APB1_GRP1_EnableClock>:
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003bd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bd8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003bda:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003be4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003be8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4013      	ands	r3, r2
 8003bee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
}
 8003bf2:	bf00      	nop
 8003bf4:	3714      	adds	r7, #20
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr

08003bfe <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8003c02:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003c06:	f7ff ffc8 	bl	8003b9a <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_PVM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_PVM_IRQn, 0, 0);
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	2001      	movs	r0, #1
 8003c10:	f000 fba5 	bl	800435e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_PVM_IRQn);
 8003c14:	2001      	movs	r0, #1
 8003c16:	f000 fbbc 	bl	8004392 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	2100      	movs	r1, #0
 8003c1e:	2004      	movs	r0, #4
 8003c20:	f000 fb9d 	bl	800435e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8003c24:	2004      	movs	r0, #4
 8003c26:	f000 fbb4 	bl	8004392 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	2005      	movs	r0, #5
 8003c30:	f000 fb95 	bl	800435e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003c34:	2005      	movs	r0, #5
 8003c36:	f000 fbac 	bl	8004392 <HAL_NVIC_EnableIRQ>
  /* C2SEV_PWR_C2H_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(C2SEV_PWR_C2H_IRQn, 0, 0);
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	2015      	movs	r0, #21
 8003c40:	f000 fb8d 	bl	800435e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(C2SEV_PWR_C2H_IRQn);
 8003c44:	2015      	movs	r0, #21
 8003c46:	f000 fba4 	bl	8004392 <HAL_NVIC_EnableIRQ>
  /* PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn, 0, 0);
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	2100      	movs	r1, #0
 8003c4e:	202b      	movs	r0, #43	; 0x2b
 8003c50:	f000 fb85 	bl	800435e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn);
 8003c54:	202b      	movs	r0, #43	; 0x2b
 8003c56:	f000 fb9c 	bl	8004392 <HAL_NVIC_EnableIRQ>
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	2100      	movs	r1, #0
 8003c5e:	202e      	movs	r0, #46	; 0x2e
 8003c60:	f000 fb7d 	bl	800435e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8003c64:	202e      	movs	r0, #46	; 0x2e
 8003c66:	f000 fb94 	bl	8004392 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	2036      	movs	r0, #54	; 0x36
 8003c70:	f000 fb75 	bl	800435e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8003c74:	2036      	movs	r0, #54	; 0x36
 8003c76:	f000 fb8c 	bl	8004392 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c7a:	bf00      	nop
 8003c7c:	bd80      	pop	{r7, pc}
	...

08003c80 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a0d      	ldr	r2, [pc, #52]	; (8003cc4 <HAL_IPCC_MspInit+0x44>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d113      	bne.n	8003cba <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8003c92:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003c96:	f7ff ff80 	bl	8003b9a <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	202c      	movs	r0, #44	; 0x2c
 8003ca0:	f000 fb5d 	bl	800435e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8003ca4:	202c      	movs	r0, #44	; 0x2c
 8003ca6:	f000 fb74 	bl	8004392 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8003caa:	2200      	movs	r2, #0
 8003cac:	2100      	movs	r1, #0
 8003cae:	202d      	movs	r0, #45	; 0x2d
 8003cb0:	f000 fb55 	bl	800435e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8003cb4:	202d      	movs	r0, #45	; 0x2d
 8003cb6:	f000 fb6c 	bl	8004392 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8003cba:	bf00      	nop
 8003cbc:	3708      	adds	r7, #8
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	58000c00 	.word	0x58000c00

08003cc8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b096      	sub	sp, #88	; 0x58
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003cd0:	f107 0308 	add.w	r3, r7, #8
 8003cd4:	2250      	movs	r2, #80	; 0x50
 8003cd6:	2100      	movs	r1, #0
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f007 f931 	bl	800af40 <memset>
  if(hrtc->Instance==RTC)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a19      	ldr	r2, [pc, #100]	; (8003d48 <HAL_RTC_MspInit+0x80>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d12b      	bne.n	8003d40 <HAL_RTC_MspInit+0x78>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8003ce8:	f001 fdd0 	bl	800588c <HAL_PWR_EnableBkUpAccess>

    /**
     *  Write twice the value to flush the APB-AHB bridge
     *  This bit shall be written in the register before writing the next one
     */
    HAL_PWR_EnableBkUpAccess();
 8003cec:	f001 fdce 	bl	800588c <HAL_PWR_EnableBkUpAccess>

    __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSE as RTC Input */
 8003cf0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003cf4:	f7ff ff2a 	bl	8003b4c <LL_RCC_SetRTCClockSource>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003cf8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003cfc:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003cfe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d02:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d04:	f107 0308 	add.w	r3, r7, #8
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f003 f93e 	bl	8006f8a <HAL_RCCEx_PeriphCLKConfig>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d001      	beq.n	8003d18 <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 8003d14:	f7ff fd42 	bl	800379c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003d18:	f7ff ff2e 	bl	8003b78 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003d1c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003d20:	f7ff ff54 	bl	8003bcc <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8003d24:	2200      	movs	r2, #0
 8003d26:	2100      	movs	r1, #0
 8003d28:	2003      	movs	r0, #3
 8003d2a:	f000 fb18 	bl	800435e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8003d2e:	2003      	movs	r0, #3
 8003d30:	f000 fb2f 	bl	8004392 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */
    
    MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, CFG_RTC_WUCKSEL_DIVIDER);
 8003d34:	4b04      	ldr	r3, [pc, #16]	; (8003d48 <HAL_RTC_MspInit+0x80>)
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	4a03      	ldr	r2, [pc, #12]	; (8003d48 <HAL_RTC_MspInit+0x80>)
 8003d3a:	f023 0307 	bic.w	r3, r3, #7
 8003d3e:	6093      	str	r3, [r2, #8]
  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003d40:	bf00      	nop
 8003d42:	3758      	adds	r7, #88	; 0x58
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	40002800 	.word	0x40002800

08003d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003d50:	bf00      	nop
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr

08003d5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d5e:	e7fe      	b.n	8003d5e <HardFault_Handler+0x4>

08003d60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d64:	e7fe      	b.n	8003d64 <MemManage_Handler+0x4>

08003d66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d66:	b480      	push	{r7}
 8003d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d6a:	e7fe      	b.n	8003d6a <BusFault_Handler+0x4>

08003d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d70:	e7fe      	b.n	8003d70 <UsageFault_Handler+0x4>

08003d72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d72:	b480      	push	{r7}
 8003d74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d76:	bf00      	nop
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d84:	bf00      	nop
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d92:	bf00      	nop
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003da0:	f000 f934 	bl	800400c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003da4:	bf00      	nop
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <PVD_PVM_IRQHandler>:

/**
  * @brief This function handles PVD/PVM0/PVM2 interrupts through EXTI lines 16/31/33.
  */
void PVD_PVM_IRQHandler(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_PVM_IRQn 0 */

  /* USER CODE END PVD_PVM_IRQn 0 */
  HAL_PWREx_PVD_PVM_IRQHandler();
 8003dac:	f001 fdd4 	bl	8005958 <HAL_PWREx_PVD_PVM_IRQHandler>
  /* USER CODE BEGIN PVD_PVM_IRQn 1 */

  /* USER CODE END PVD_PVM_IRQn 1 */
}
 8003db0:	bf00      	nop
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8003db8:	f7fe ff48 	bl	8002c4c <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8003dbc:	bf00      	nop
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8003dc4:	f000 fc9a 	bl	80046fc <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8003dc8:	bf00      	nop
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003dd0:	bf00      	nop
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
	...

08003ddc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8003de0:	4802      	ldr	r0, [pc, #8]	; (8003dec <DMA1_Channel1_IRQHandler+0x10>)
 8003de2:	f000 fbdc 	bl	800459e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003de6:	bf00      	nop
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	2000046c 	.word	0x2000046c

08003df0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003df4:	4802      	ldr	r0, [pc, #8]	; (8003e00 <DMA1_Channel2_IRQHandler+0x10>)
 8003df6:	f000 fbd2 	bl	800459e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003dfa:	bf00      	nop
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	200004cc 	.word	0x200004cc

08003e04 <C2SEV_PWR_C2H_IRQHandler>:

/**
  * @brief This function handles CPU2 SEV interrupt through EXTI line 40 and PWR CPU2 HOLD wake-up interrupt.
  */
void C2SEV_PWR_C2H_IRQHandler(void)
{
 8003e04:	b480      	push	{r7}
 8003e06:	af00      	add	r7, sp, #0

  /* USER CODE END C2SEV_PWR_C2H_IRQn 0 */
  /* USER CODE BEGIN C2SEV_PWR_C2H_IRQn 1 */

  /* USER CODE END C2SEV_PWR_C2H_IRQn 1 */
}
 8003e08:	bf00      	nop
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
	...

08003e14 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003e18:	4802      	ldr	r0, [pc, #8]	; (8003e24 <USART1_IRQHandler+0x10>)
 8003e1a:	f003 fd8d 	bl	8007938 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003e1e:	bf00      	nop
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	200003d8 	.word	0x200003d8

08003e28 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003e2c:	4802      	ldr	r0, [pc, #8]	; (8003e38 <LPUART1_IRQHandler+0x10>)
 8003e2e:	f003 fd83 	bl	8007938 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003e32:	bf00      	nop
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20000344 	.word	0x20000344

08003e3c <PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler>:

/**
  * @brief This function handles PWR switching on the fly, end of BLE activity, end of 802.15.4 activity, end of critical radio phase interrupt.
  */
void PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler(void)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0

  /* USER CODE END PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 0 */
  /* USER CODE BEGIN PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 1 */

  /* USER CODE END PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn 1 */
}
 8003e40:	bf00      	nop
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr

08003e4a <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003e4e:	f7fd fe21 	bl	8001a94 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003e52:	bf00      	nop
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003e5a:	f7fd fe75 	bl	8001b48 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003e5e:	bf00      	nop
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003e62:	b580      	push	{r7, lr}
 8003e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003e66:	f000 fec1 	bl	8004bec <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8003e6a:	bf00      	nop
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8003e6e:	b480      	push	{r7}
 8003e70:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8003e72:	bf00      	nop
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <EXTI15_10_IRQHandler>:
  * @brief  This function handles EXTI15_10_IRQ Handler.
  * @param  None
  * @retval None
  */
void EXTI15_10_IRQHandler(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_USER1_PIN);
 8003e80:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003e84:	f000 fe9a 	bl	8004bbc <HAL_GPIO_EXTI_IRQHandler>
}
 8003e88:	bf00      	nop
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <logApplication>:
 * @param[in]     aFormat     User string format.
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
void logApplication(appliLogLevel_t aLogLevel, appliLogRegion_t aLogRegion, const char *aFormat, ...)
{
 8003e8c:	b40c      	push	{r2, r3}
 8003e8e:	b480      	push	{r7}
 8003e90:	b083      	sub	sp, #12
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	4603      	mov	r3, r0
 8003e96:	460a      	mov	r2, r1
 8003e98:	71fb      	strb	r3, [r7, #7]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	71bb      	strb	r3, [r7, #6]
  }else
  {
    /* Print nothing */
  }
#endif /* CFG_DEBUG_TRACE */
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	b002      	add	sp, #8
 8003eaa:	4770      	bx	lr

08003eac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003eac:	b480      	push	{r7}
 8003eae:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8003eb0:	4b26      	ldr	r3, [pc, #152]	; (8003f4c <SystemInit+0xa0>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8003eb6:	4b25      	ldr	r3, [pc, #148]	; (8003f4c <SystemInit+0xa0>)
 8003eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ebc:	4a23      	ldr	r2, [pc, #140]	; (8003f4c <SystemInit+0xa0>)
 8003ebe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ec2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003ec6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ed0:	f043 0301 	orr.w	r3, r3, #1
 8003ed4:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8003ed6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003eda:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8003ede:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8003ee0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003eea:	4b19      	ldr	r3, [pc, #100]	; (8003f50 <SystemInit+0xa4>)
 8003eec:	4013      	ands	r3, r2
 8003eee:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8003ef0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ef4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ef8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003efc:	f023 0305 	bic.w	r3, r3, #5
 8003f00:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003f04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f08:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f10:	f023 0301 	bic.w	r3, r3, #1
 8003f14:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8003f18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f1c:	4a0d      	ldr	r2, [pc, #52]	; (8003f54 <SystemInit+0xa8>)
 8003f1e:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8003f20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f24:	4a0b      	ldr	r2, [pc, #44]	; (8003f54 <SystemInit+0xa8>)
 8003f26:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003f28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f36:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003f38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	619a      	str	r2, [r3, #24]
}
 8003f40:	bf00      	nop
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	e000ed00 	.word	0xe000ed00
 8003f50:	faf6fefb 	.word	0xfaf6fefb
 8003f54:	22041000 	.word	0x22041000

08003f58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f62:	4b0c      	ldr	r3, [pc, #48]	; (8003f94 <HAL_Init+0x3c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a0b      	ldr	r2, [pc, #44]	; (8003f94 <HAL_Init+0x3c>)
 8003f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f6c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f6e:	2003      	movs	r0, #3
 8003f70:	f000 f9ea 	bl	8004348 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f74:	2000      	movs	r0, #0
 8003f76:	f000 f80f 	bl	8003f98 <HAL_InitTick>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	71fb      	strb	r3, [r7, #7]
 8003f84:	e001      	b.n	8003f8a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003f86:	f7ff fe3a 	bl	8003bfe <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003f8a:	79fb      	ldrb	r3, [r7, #7]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3708      	adds	r7, #8
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	58004000 	.word	0x58004000

08003f98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8003fa4:	4b17      	ldr	r3, [pc, #92]	; (8004004 <HAL_InitTick+0x6c>)
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d024      	beq.n	8003ff6 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003fac:	f002 fd88 	bl	8006ac0 <HAL_RCC_GetHCLKFreq>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	4b14      	ldr	r3, [pc, #80]	; (8004004 <HAL_InitTick+0x6c>)
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fbc:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f000 fa04 	bl	80043d2 <HAL_SYSTICK_Config>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10f      	bne.n	8003ff0 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2b0f      	cmp	r3, #15
 8003fd4:	d809      	bhi.n	8003fea <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	6879      	ldr	r1, [r7, #4]
 8003fda:	f04f 30ff 	mov.w	r0, #4294967295
 8003fde:	f000 f9be 	bl	800435e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003fe2:	4a09      	ldr	r2, [pc, #36]	; (8004008 <HAL_InitTick+0x70>)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6013      	str	r3, [r2, #0]
 8003fe8:	e007      	b.n	8003ffa <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	73fb      	strb	r3, [r7, #15]
 8003fee:	e004      	b.n	8003ffa <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	73fb      	strb	r3, [r7, #15]
 8003ff4:	e001      	b.n	8003ffa <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	20000034 	.word	0x20000034
 8004008:	20000030 	.word	0x20000030

0800400c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004010:	4b06      	ldr	r3, [pc, #24]	; (800402c <HAL_IncTick+0x20>)
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	461a      	mov	r2, r3
 8004016:	4b06      	ldr	r3, [pc, #24]	; (8004030 <HAL_IncTick+0x24>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4413      	add	r3, r2
 800401c:	4a04      	ldr	r2, [pc, #16]	; (8004030 <HAL_IncTick+0x24>)
 800401e:	6013      	str	r3, [r2, #0]
}
 8004020:	bf00      	nop
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	20000034 	.word	0x20000034
 8004030:	200005b0 	.word	0x200005b0

08004034 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
  return uwTick;
 8004038:	4b03      	ldr	r3, [pc, #12]	; (8004048 <HAL_GetTick+0x14>)
 800403a:	681b      	ldr	r3, [r3, #0]
}
 800403c:	4618      	mov	r0, r3
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	200005b0 	.word	0x200005b0

0800404c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800404c:	b480      	push	{r7}
 800404e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8004050:	4b03      	ldr	r3, [pc, #12]	; (8004060 <HAL_GetTickPrio+0x14>)
 8004052:	681b      	ldr	r3, [r3, #0]
}
 8004054:	4618      	mov	r0, r3
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	20000030 	.word	0x20000030

08004064 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8004064:	b480      	push	{r7}
 8004066:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8004068:	4b03      	ldr	r3, [pc, #12]	; (8004078 <HAL_GetTickFreq+0x14>)
 800406a:	781b      	ldrb	r3, [r3, #0]
}
 800406c:	4618      	mov	r0, r3
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	20000034 	.word	0x20000034

0800407c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004080:	4b05      	ldr	r3, [pc, #20]	; (8004098 <HAL_SuspendTick+0x1c>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a04      	ldr	r2, [pc, #16]	; (8004098 <HAL_SuspendTick+0x1c>)
 8004086:	f023 0302 	bic.w	r3, r3, #2
 800408a:	6013      	str	r3, [r2, #0]
}
 800408c:	bf00      	nop
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	e000e010 	.word	0xe000e010

0800409c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800409c:	b480      	push	{r7}
 800409e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80040a0:	4b05      	ldr	r3, [pc, #20]	; (80040b8 <HAL_ResumeTick+0x1c>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a04      	ldr	r2, [pc, #16]	; (80040b8 <HAL_ResumeTick+0x1c>)
 80040a6:	f043 0302 	orr.w	r3, r3, #2
 80040aa:	6013      	str	r3, [r2, #0]
}
 80040ac:	bf00      	nop
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	e000e010 	.word	0xe000e010

080040bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040bc:	b480      	push	{r7}
 80040be:	b085      	sub	sp, #20
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f003 0307 	and.w	r3, r3, #7
 80040ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040cc:	4b0c      	ldr	r3, [pc, #48]	; (8004100 <__NVIC_SetPriorityGrouping+0x44>)
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040d8:	4013      	ands	r3, r2
 80040da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040ee:	4a04      	ldr	r2, [pc, #16]	; (8004100 <__NVIC_SetPriorityGrouping+0x44>)
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	60d3      	str	r3, [r2, #12]
}
 80040f4:	bf00      	nop
 80040f6:	3714      	adds	r7, #20
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	e000ed00 	.word	0xe000ed00

08004104 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004104:	b480      	push	{r7}
 8004106:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004108:	4b04      	ldr	r3, [pc, #16]	; (800411c <__NVIC_GetPriorityGrouping+0x18>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	0a1b      	lsrs	r3, r3, #8
 800410e:	f003 0307 	and.w	r3, r3, #7
}
 8004112:	4618      	mov	r0, r3
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr
 800411c:	e000ed00 	.word	0xe000ed00

08004120 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	4603      	mov	r3, r0
 8004128:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800412a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800412e:	2b00      	cmp	r3, #0
 8004130:	db0b      	blt.n	800414a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004132:	79fb      	ldrb	r3, [r7, #7]
 8004134:	f003 021f 	and.w	r2, r3, #31
 8004138:	4907      	ldr	r1, [pc, #28]	; (8004158 <__NVIC_EnableIRQ+0x38>)
 800413a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800413e:	095b      	lsrs	r3, r3, #5
 8004140:	2001      	movs	r0, #1
 8004142:	fa00 f202 	lsl.w	r2, r0, r2
 8004146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800414a:	bf00      	nop
 800414c:	370c      	adds	r7, #12
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	e000e100 	.word	0xe000e100

0800415c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	4603      	mov	r3, r0
 8004164:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800416a:	2b00      	cmp	r3, #0
 800416c:	db12      	blt.n	8004194 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800416e:	79fb      	ldrb	r3, [r7, #7]
 8004170:	f003 021f 	and.w	r2, r3, #31
 8004174:	490a      	ldr	r1, [pc, #40]	; (80041a0 <__NVIC_DisableIRQ+0x44>)
 8004176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417a:	095b      	lsrs	r3, r3, #5
 800417c:	2001      	movs	r0, #1
 800417e:	fa00 f202 	lsl.w	r2, r0, r2
 8004182:	3320      	adds	r3, #32
 8004184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004188:	f3bf 8f4f 	dsb	sy
}
 800418c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800418e:	f3bf 8f6f 	isb	sy
}
 8004192:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr
 80041a0:	e000e100 	.word	0xe000e100

080041a4 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	4603      	mov	r3, r0
 80041ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	db0c      	blt.n	80041d0 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041b6:	79fb      	ldrb	r3, [r7, #7]
 80041b8:	f003 021f 	and.w	r2, r3, #31
 80041bc:	4907      	ldr	r1, [pc, #28]	; (80041dc <__NVIC_SetPendingIRQ+0x38>)
 80041be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c2:	095b      	lsrs	r3, r3, #5
 80041c4:	2001      	movs	r0, #1
 80041c6:	fa00 f202 	lsl.w	r2, r0, r2
 80041ca:	3340      	adds	r3, #64	; 0x40
 80041cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80041d0:	bf00      	nop
 80041d2:	370c      	adds	r7, #12
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr
 80041dc:	e000e100 	.word	0xe000e100

080041e0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	4603      	mov	r3, r0
 80041e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	db0c      	blt.n	800420c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041f2:	79fb      	ldrb	r3, [r7, #7]
 80041f4:	f003 021f 	and.w	r2, r3, #31
 80041f8:	4907      	ldr	r1, [pc, #28]	; (8004218 <__NVIC_ClearPendingIRQ+0x38>)
 80041fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041fe:	095b      	lsrs	r3, r3, #5
 8004200:	2001      	movs	r0, #1
 8004202:	fa00 f202 	lsl.w	r2, r0, r2
 8004206:	3360      	adds	r3, #96	; 0x60
 8004208:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800420c:	bf00      	nop
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr
 8004218:	e000e100 	.word	0xe000e100

0800421c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	4603      	mov	r3, r0
 8004224:	6039      	str	r1, [r7, #0]
 8004226:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800422c:	2b00      	cmp	r3, #0
 800422e:	db0a      	blt.n	8004246 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	b2da      	uxtb	r2, r3
 8004234:	490c      	ldr	r1, [pc, #48]	; (8004268 <__NVIC_SetPriority+0x4c>)
 8004236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800423a:	0112      	lsls	r2, r2, #4
 800423c:	b2d2      	uxtb	r2, r2
 800423e:	440b      	add	r3, r1
 8004240:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004244:	e00a      	b.n	800425c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	b2da      	uxtb	r2, r3
 800424a:	4908      	ldr	r1, [pc, #32]	; (800426c <__NVIC_SetPriority+0x50>)
 800424c:	79fb      	ldrb	r3, [r7, #7]
 800424e:	f003 030f 	and.w	r3, r3, #15
 8004252:	3b04      	subs	r3, #4
 8004254:	0112      	lsls	r2, r2, #4
 8004256:	b2d2      	uxtb	r2, r2
 8004258:	440b      	add	r3, r1
 800425a:	761a      	strb	r2, [r3, #24]
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr
 8004268:	e000e100 	.word	0xe000e100
 800426c:	e000ed00 	.word	0xe000ed00

08004270 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004270:	b480      	push	{r7}
 8004272:	b089      	sub	sp, #36	; 0x24
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f003 0307 	and.w	r3, r3, #7
 8004282:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	f1c3 0307 	rsb	r3, r3, #7
 800428a:	2b04      	cmp	r3, #4
 800428c:	bf28      	it	cs
 800428e:	2304      	movcs	r3, #4
 8004290:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	3304      	adds	r3, #4
 8004296:	2b06      	cmp	r3, #6
 8004298:	d902      	bls.n	80042a0 <NVIC_EncodePriority+0x30>
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	3b03      	subs	r3, #3
 800429e:	e000      	b.n	80042a2 <NVIC_EncodePriority+0x32>
 80042a0:	2300      	movs	r3, #0
 80042a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042a4:	f04f 32ff 	mov.w	r2, #4294967295
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	fa02 f303 	lsl.w	r3, r2, r3
 80042ae:	43da      	mvns	r2, r3
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	401a      	ands	r2, r3
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042b8:	f04f 31ff 	mov.w	r1, #4294967295
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	fa01 f303 	lsl.w	r3, r1, r3
 80042c2:	43d9      	mvns	r1, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042c8:	4313      	orrs	r3, r2
         );
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3724      	adds	r7, #36	; 0x24
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr
	...

080042d8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80042d8:	b480      	push	{r7}
 80042da:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80042dc:	f3bf 8f4f 	dsb	sy
}
 80042e0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80042e2:	4b06      	ldr	r3, [pc, #24]	; (80042fc <__NVIC_SystemReset+0x24>)
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80042ea:	4904      	ldr	r1, [pc, #16]	; (80042fc <__NVIC_SystemReset+0x24>)
 80042ec:	4b04      	ldr	r3, [pc, #16]	; (8004300 <__NVIC_SystemReset+0x28>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80042f2:	f3bf 8f4f 	dsb	sy
}
 80042f6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80042f8:	bf00      	nop
 80042fa:	e7fd      	b.n	80042f8 <__NVIC_SystemReset+0x20>
 80042fc:	e000ed00 	.word	0xe000ed00
 8004300:	05fa0004 	.word	0x05fa0004

08004304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b082      	sub	sp, #8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3b01      	subs	r3, #1
 8004310:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004314:	d301      	bcc.n	800431a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004316:	2301      	movs	r3, #1
 8004318:	e00f      	b.n	800433a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800431a:	4a0a      	ldr	r2, [pc, #40]	; (8004344 <SysTick_Config+0x40>)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	3b01      	subs	r3, #1
 8004320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004322:	210f      	movs	r1, #15
 8004324:	f04f 30ff 	mov.w	r0, #4294967295
 8004328:	f7ff ff78 	bl	800421c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800432c:	4b05      	ldr	r3, [pc, #20]	; (8004344 <SysTick_Config+0x40>)
 800432e:	2200      	movs	r2, #0
 8004330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004332:	4b04      	ldr	r3, [pc, #16]	; (8004344 <SysTick_Config+0x40>)
 8004334:	2207      	movs	r2, #7
 8004336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	e000e010 	.word	0xe000e010

08004348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f7ff feb3 	bl	80040bc <__NVIC_SetPriorityGrouping>
}
 8004356:	bf00      	nop
 8004358:	3708      	adds	r7, #8
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}

0800435e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800435e:	b580      	push	{r7, lr}
 8004360:	b086      	sub	sp, #24
 8004362:	af00      	add	r7, sp, #0
 8004364:	4603      	mov	r3, r0
 8004366:	60b9      	str	r1, [r7, #8]
 8004368:	607a      	str	r2, [r7, #4]
 800436a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800436c:	f7ff feca 	bl	8004104 <__NVIC_GetPriorityGrouping>
 8004370:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	68b9      	ldr	r1, [r7, #8]
 8004376:	6978      	ldr	r0, [r7, #20]
 8004378:	f7ff ff7a 	bl	8004270 <NVIC_EncodePriority>
 800437c:	4602      	mov	r2, r0
 800437e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004382:	4611      	mov	r1, r2
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff ff49 	bl	800421c <__NVIC_SetPriority>
}
 800438a:	bf00      	nop
 800438c:	3718      	adds	r7, #24
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}

08004392 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004392:	b580      	push	{r7, lr}
 8004394:	b082      	sub	sp, #8
 8004396:	af00      	add	r7, sp, #0
 8004398:	4603      	mov	r3, r0
 800439a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800439c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7ff febd 	bl	8004120 <__NVIC_EnableIRQ>
}
 80043a6:	bf00      	nop
 80043a8:	3708      	adds	r7, #8
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b082      	sub	sp, #8
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	4603      	mov	r3, r0
 80043b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80043b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043bc:	4618      	mov	r0, r3
 80043be:	f7ff fecd 	bl	800415c <__NVIC_DisableIRQ>
}
 80043c2:	bf00      	nop
 80043c4:	3708      	adds	r7, #8
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80043ce:	f7ff ff83 	bl	80042d8 <__NVIC_SystemReset>

080043d2 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b082      	sub	sp, #8
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f7ff ff92 	bl	8004304 <SysTick_Config>
 80043e0:	4603      	mov	r3, r0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3708      	adds	r7, #8
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}

080043ea <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80043ea:	b580      	push	{r7, lr}
 80043ec:	b082      	sub	sp, #8
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	4603      	mov	r3, r0
 80043f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80043f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7ff fed3 	bl	80041a4 <__NVIC_SetPendingIRQ>
}
 80043fe:	bf00      	nop
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	b082      	sub	sp, #8
 800440a:	af00      	add	r7, sp, #0
 800440c:	4603      	mov	r3, r0
 800440e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8004410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004414:	4618      	mov	r0, r3
 8004416:	f7ff fee3 	bl	80041e0 <__NVIC_ClearPendingIRQ>
}
 800441a:	bf00      	nop
 800441c:	3708      	adds	r7, #8
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004422:	b480      	push	{r7}
 8004424:	b083      	sub	sp, #12
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e04f      	b.n	80044d4 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d008      	beq.n	8004452 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2204      	movs	r2, #4
 8004444:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e040      	b.n	80044d4 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 020e 	bic.w	r2, r2, #14
 8004460:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800446c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004470:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f022 0201 	bic.w	r2, r2, #1
 8004480:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004486:	f003 021c 	and.w	r2, r3, #28
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448e:	2101      	movs	r1, #1
 8004490:	fa01 f202 	lsl.w	r2, r1, r2
 8004494:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800449e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00c      	beq.n	80044c2 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044b6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80044c0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044e8:	2300      	movs	r3, #0
 80044ea:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d005      	beq.n	8004504 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2204      	movs	r2, #4
 80044fc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	73fb      	strb	r3, [r7, #15]
 8004502:	e047      	b.n	8004594 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f022 020e 	bic.w	r2, r2, #14
 8004512:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f022 0201 	bic.w	r2, r2, #1
 8004522:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800452e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004532:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004538:	f003 021c 	and.w	r2, r3, #28
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004540:	2101      	movs	r1, #1
 8004542:	fa01 f202 	lsl.w	r2, r1, r2
 8004546:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004550:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00c      	beq.n	8004574 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004564:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004568:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004572:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	4798      	blx	r3
    }
  }
  return status;
 8004594:	7bfb      	ldrb	r3, [r7, #15]
}
 8004596:	4618      	mov	r0, r3
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800459e:	b580      	push	{r7, lr}
 80045a0:	b084      	sub	sp, #16
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ba:	f003 031c 	and.w	r3, r3, #28
 80045be:	2204      	movs	r2, #4
 80045c0:	409a      	lsls	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	4013      	ands	r3, r2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d026      	beq.n	8004618 <HAL_DMA_IRQHandler+0x7a>
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	f003 0304 	and.w	r3, r3, #4
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d021      	beq.n	8004618 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0320 	and.w	r3, r3, #32
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d107      	bne.n	80045f2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f022 0204 	bic.w	r2, r2, #4
 80045f0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f6:	f003 021c 	and.w	r2, r3, #28
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fe:	2104      	movs	r1, #4
 8004600:	fa01 f202 	lsl.w	r2, r1, r2
 8004604:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800460a:	2b00      	cmp	r3, #0
 800460c:	d071      	beq.n	80046f2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004616:	e06c      	b.n	80046f2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800461c:	f003 031c 	and.w	r3, r3, #28
 8004620:	2202      	movs	r2, #2
 8004622:	409a      	lsls	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	4013      	ands	r3, r2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d02e      	beq.n	800468a <HAL_DMA_IRQHandler+0xec>
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d029      	beq.n	800468a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0320 	and.w	r3, r3, #32
 8004640:	2b00      	cmp	r3, #0
 8004642:	d10b      	bne.n	800465c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f022 020a 	bic.w	r2, r2, #10
 8004652:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004660:	f003 021c 	and.w	r2, r3, #28
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004668:	2102      	movs	r1, #2
 800466a:	fa01 f202 	lsl.w	r2, r1, r2
 800466e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467c:	2b00      	cmp	r3, #0
 800467e:	d038      	beq.n	80046f2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004688:	e033      	b.n	80046f2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800468e:	f003 031c 	and.w	r3, r3, #28
 8004692:	2208      	movs	r2, #8
 8004694:	409a      	lsls	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	4013      	ands	r3, r2
 800469a:	2b00      	cmp	r3, #0
 800469c:	d02a      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x156>
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	f003 0308 	and.w	r3, r3, #8
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d025      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f022 020e 	bic.w	r2, r2, #14
 80046b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046bc:	f003 021c 	and.w	r2, r3, #28
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c4:	2101      	movs	r1, #1
 80046c6:	fa01 f202 	lsl.w	r2, r1, r2
 80046ca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d004      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80046f2:	bf00      	nop
 80046f4:	bf00      	nop
}
 80046f6:	3710      	adds	r7, #16
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <HAL_FLASH_IRQHandler>:
/**
  * @brief Handle FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
  uint32_t param = 0xFFFFFFFFU;
 8004702:	f04f 33ff 	mov.w	r3, #4294967295
 8004706:	607b      	str	r3, [r7, #4]
  uint32_t error;

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8004708:	4b41      	ldr	r3, [pc, #260]	; (8004810 <HAL_FLASH_IRQHandler+0x114>)
 800470a:	691a      	ldr	r2, [r3, #16]
 800470c:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8004710:	4013      	ands	r3, r2
 8004712:	603b      	str	r3, [r7, #0]

  /* Clear Current operation */
  CLEAR_BIT(FLASH->CR, pFlash.ProcedureOnGoing);
 8004714:	4b3e      	ldr	r3, [pc, #248]	; (8004810 <HAL_FLASH_IRQHandler+0x114>)
 8004716:	695a      	ldr	r2, [r3, #20]
 8004718:	4b3e      	ldr	r3, [pc, #248]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	43db      	mvns	r3, r3
 800471e:	493c      	ldr	r1, [pc, #240]	; (8004810 <HAL_FLASH_IRQHandler+0x114>)
 8004720:	4013      	ands	r3, r2
 8004722:	614b      	str	r3, [r1, #20]

  /* A] Set parameter for user or error callbacks */
  /* check operation was a program or erase */
  if ((pFlash.ProcedureOnGoing & (FLASH_TYPEPROGRAM_DOUBLEWORD | FLASH_TYPEPROGRAM_FAST)) != 0U)
 8004724:	4b3b      	ldr	r3, [pc, #236]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	4b3b      	ldr	r3, [pc, #236]	; (8004818 <HAL_FLASH_IRQHandler+0x11c>)
 800472a:	4013      	ands	r3, r2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d003      	beq.n	8004738 <HAL_FLASH_IRQHandler+0x3c>
  {
    /* return address being programmed */
    param = pFlash.Address;
 8004730:	4b38      	ldr	r3, [pc, #224]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	607b      	str	r3, [r7, #4]
 8004736:	e008      	b.n	800474a <HAL_FLASH_IRQHandler+0x4e>
  }
  else if ((pFlash.ProcedureOnGoing & (FLASH_TYPEERASE_PAGES)) != 0U)
 8004738:	4b36      	ldr	r3, [pc, #216]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d002      	beq.n	800474a <HAL_FLASH_IRQHandler+0x4e>
  {
    /* return page number being erased */
    param = pFlash.Page;
 8004744:	4b33      	ldr	r3, [pc, #204]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 8004746:	691b      	ldr	r3, [r3, #16]
 8004748:	607b      	str	r3, [r7, #4]
    /* No Procedure on-going */
    /* Nothing to do, but check error if any */
  }

  /* B] Check errors */
  if (error != 0U)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d022      	beq.n	8004796 <HAL_FLASH_IRQHandler+0x9a>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8004750:	4b30      	ldr	r3, [pc, #192]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 8004752:	685a      	ldr	r2, [r3, #4]
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	4313      	orrs	r3, r2
 8004758:	4a2e      	ldr	r2, [pc, #184]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 800475a:	6053      	str	r3, [r2, #4]

    /* clear error flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d007      	beq.n	8004776 <HAL_FLASH_IRQHandler+0x7a>
 8004766:	4b2a      	ldr	r3, [pc, #168]	; (8004810 <HAL_FLASH_IRQHandler+0x114>)
 8004768:	699a      	ldr	r2, [r3, #24]
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8004770:	4927      	ldr	r1, [pc, #156]	; (8004810 <HAL_FLASH_IRQHandler+0x114>)
 8004772:	4313      	orrs	r3, r2
 8004774:	618b      	str	r3, [r1, #24]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d004      	beq.n	800478a <HAL_FLASH_IRQHandler+0x8e>
 8004780:	4a23      	ldr	r2, [pc, #140]	; (8004810 <HAL_FLASH_IRQHandler+0x114>)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004788:	6113      	str	r3, [r2, #16]

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 800478a:	4b22      	ldr	r3, [pc, #136]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 800478c:	2200      	movs	r2, #0
 800478e:	609a      	str	r2, [r3, #8]

    /* Error callback */
    HAL_FLASH_OperationErrorCallback(param);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f000 f84d 	bl	8004830 <HAL_FLASH_OperationErrorCallback>
  }

  /* C] Check FLASH End of Operation flag */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004796:	4b1e      	ldr	r3, [pc, #120]	; (8004810 <HAL_FLASH_IRQHandler+0x114>)
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d124      	bne.n	80047ec <HAL_FLASH_IRQHandler+0xf0>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80047a2:	4b1b      	ldr	r3, [pc, #108]	; (8004810 <HAL_FLASH_IRQHandler+0x114>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	611a      	str	r2, [r3, #16]

    if (pFlash.ProcedureOnGoing == FLASH_TYPEERASE_PAGES)
 80047a8:	4b1a      	ldr	r3, [pc, #104]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	d117      	bne.n	80047e0 <HAL_FLASH_IRQHandler+0xe4>
    {
      /* Nb of pages to erased can be decreased */
      pFlash.NbPagesToErase--;
 80047b0:	4b18      	ldr	r3, [pc, #96]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	3b01      	subs	r3, #1
 80047b6:	4a17      	ldr	r2, [pc, #92]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 80047b8:	6153      	str	r3, [r2, #20]

      /* Check if there are still pages to erase*/
      if (pFlash.NbPagesToErase != 0U)
 80047ba:	4b16      	ldr	r3, [pc, #88]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00a      	beq.n	80047d8 <HAL_FLASH_IRQHandler+0xdc>
      {
        /* Increment page number */
        pFlash.Page++;
 80047c2:	4b14      	ldr	r3, [pc, #80]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	3301      	adds	r3, #1
 80047c8:	4a12      	ldr	r2, [pc, #72]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 80047ca:	6113      	str	r3, [r2, #16]
        FLASH_PageErase(pFlash.Page);
 80047cc:	4b11      	ldr	r3, [pc, #68]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 80047ce:	691b      	ldr	r3, [r3, #16]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 f837 	bl	8004844 <FLASH_PageErase>
 80047d6:	e006      	b.n	80047e6 <HAL_FLASH_IRQHandler+0xea>
      }
      else
      {
        /* No more pages to erase: stop erase pages procedure */
        pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 80047d8:	4b0e      	ldr	r3, [pc, #56]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 80047da:	2200      	movs	r2, #0
 80047dc:	609a      	str	r2, [r3, #8]
 80047de:	e002      	b.n	80047e6 <HAL_FLASH_IRQHandler+0xea>
      }
    }
    else
    {
      /*Stop the ongoing procedure */
      pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 80047e0:	4b0c      	ldr	r3, [pc, #48]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	609a      	str	r2, [r3, #8]
    }

    /* User callback */
    HAL_FLASH_EndOfOperationCallback(param);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f818 	bl	800481c <HAL_FLASH_EndOfOperationCallback>
  }

  if (pFlash.ProcedureOnGoing == FLASH_TYPENONE)
 80047ec:	4b09      	ldr	r3, [pc, #36]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d108      	bne.n	8004806 <HAL_FLASH_IRQHandler+0x10a>
  {
    /* Disable End of Operation and Error interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 80047f4:	4b06      	ldr	r3, [pc, #24]	; (8004810 <HAL_FLASH_IRQHandler+0x114>)
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	4a05      	ldr	r2, [pc, #20]	; (8004810 <HAL_FLASH_IRQHandler+0x114>)
 80047fa:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80047fe:	6153      	str	r3, [r2, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8004800:	4b04      	ldr	r3, [pc, #16]	; (8004814 <HAL_FLASH_IRQHandler+0x118>)
 8004802:	2200      	movs	r2, #0
 8004804:	701a      	strb	r2, [r3, #0]
  }
}
 8004806:	bf00      	nop
 8004808:	3708      	adds	r7, #8
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	58004000 	.word	0x58004000
 8004814:	200005b4 	.word	0x200005b4
 8004818:	00040001 	.word	0x00040001

0800481c <HAL_FLASH_EndOfOperationCallback>:
  *                  Page Erase: Page which has been erased
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <HAL_FLASH_OperationErrorCallback>:
  *                 Page Erase: Page number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 800484c:	4b09      	ldr	r3, [pc, #36]	; (8004874 <FLASH_PageErase+0x30>)
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	00db      	lsls	r3, r3, #3
 8004858:	4313      	orrs	r3, r2
 800485a:	4a06      	ldr	r2, [pc, #24]	; (8004874 <FLASH_PageErase+0x30>)
 800485c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004860:	f043 0302 	orr.w	r3, r3, #2
 8004864:	6153      	str	r3, [r2, #20]
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	58004000 	.word	0x58004000

08004878 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004878:	b480      	push	{r7}
 800487a:	b087      	sub	sp, #28
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004882:	2300      	movs	r3, #0
 8004884:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004886:	e14c      	b.n	8004b22 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	2101      	movs	r1, #1
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	fa01 f303 	lsl.w	r3, r1, r3
 8004894:	4013      	ands	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 813e 	beq.w	8004b1c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f003 0303 	and.w	r3, r3, #3
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d005      	beq.n	80048b8 <HAL_GPIO_Init+0x40>
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f003 0303 	and.w	r3, r3, #3
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d130      	bne.n	800491a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	2203      	movs	r2, #3
 80048c4:	fa02 f303 	lsl.w	r3, r2, r3
 80048c8:	43db      	mvns	r3, r3
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	4013      	ands	r3, r2
 80048ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	68da      	ldr	r2, [r3, #12]
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	005b      	lsls	r3, r3, #1
 80048d8:	fa02 f303 	lsl.w	r3, r2, r3
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	4313      	orrs	r3, r2
 80048e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80048ee:	2201      	movs	r2, #1
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	fa02 f303 	lsl.w	r3, r2, r3
 80048f6:	43db      	mvns	r3, r3
 80048f8:	693a      	ldr	r2, [r7, #16]
 80048fa:	4013      	ands	r3, r2
 80048fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	091b      	lsrs	r3, r3, #4
 8004904:	f003 0201 	and.w	r2, r3, #1
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	fa02 f303 	lsl.w	r3, r2, r3
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	4313      	orrs	r3, r2
 8004912:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f003 0303 	and.w	r3, r3, #3
 8004922:	2b03      	cmp	r3, #3
 8004924:	d017      	beq.n	8004956 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	005b      	lsls	r3, r3, #1
 8004930:	2203      	movs	r2, #3
 8004932:	fa02 f303 	lsl.w	r3, r2, r3
 8004936:	43db      	mvns	r3, r3
 8004938:	693a      	ldr	r2, [r7, #16]
 800493a:	4013      	ands	r3, r2
 800493c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	689a      	ldr	r2, [r3, #8]
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	fa02 f303 	lsl.w	r3, r2, r3
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f003 0303 	and.w	r3, r3, #3
 800495e:	2b02      	cmp	r3, #2
 8004960:	d123      	bne.n	80049aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	08da      	lsrs	r2, r3, #3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	3208      	adds	r2, #8
 800496a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800496e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	f003 0307 	and.w	r3, r3, #7
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	220f      	movs	r2, #15
 800497a:	fa02 f303 	lsl.w	r3, r2, r3
 800497e:	43db      	mvns	r3, r3
 8004980:	693a      	ldr	r2, [r7, #16]
 8004982:	4013      	ands	r3, r2
 8004984:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	691a      	ldr	r2, [r3, #16]
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	fa02 f303 	lsl.w	r3, r2, r3
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	4313      	orrs	r3, r2
 800499a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	08da      	lsrs	r2, r3, #3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	3208      	adds	r2, #8
 80049a4:	6939      	ldr	r1, [r7, #16]
 80049a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	005b      	lsls	r3, r3, #1
 80049b4:	2203      	movs	r2, #3
 80049b6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ba:	43db      	mvns	r3, r3
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	4013      	ands	r3, r2
 80049c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f003 0203 	and.w	r2, r3, #3
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	005b      	lsls	r3, r3, #1
 80049ce:	fa02 f303 	lsl.w	r3, r2, r3
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f000 8098 	beq.w	8004b1c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80049ec:	4a54      	ldr	r2, [pc, #336]	; (8004b40 <HAL_GPIO_Init+0x2c8>)
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	089b      	lsrs	r3, r3, #2
 80049f2:	3302      	adds	r3, #2
 80049f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	f003 0303 	and.w	r3, r3, #3
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	220f      	movs	r2, #15
 8004a04:	fa02 f303 	lsl.w	r3, r2, r3
 8004a08:	43db      	mvns	r3, r3
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004a16:	d019      	beq.n	8004a4c <HAL_GPIO_Init+0x1d4>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a4a      	ldr	r2, [pc, #296]	; (8004b44 <HAL_GPIO_Init+0x2cc>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d013      	beq.n	8004a48 <HAL_GPIO_Init+0x1d0>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a49      	ldr	r2, [pc, #292]	; (8004b48 <HAL_GPIO_Init+0x2d0>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d00d      	beq.n	8004a44 <HAL_GPIO_Init+0x1cc>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a48      	ldr	r2, [pc, #288]	; (8004b4c <HAL_GPIO_Init+0x2d4>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d007      	beq.n	8004a40 <HAL_GPIO_Init+0x1c8>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a47      	ldr	r2, [pc, #284]	; (8004b50 <HAL_GPIO_Init+0x2d8>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d101      	bne.n	8004a3c <HAL_GPIO_Init+0x1c4>
 8004a38:	2304      	movs	r3, #4
 8004a3a:	e008      	b.n	8004a4e <HAL_GPIO_Init+0x1d6>
 8004a3c:	2307      	movs	r3, #7
 8004a3e:	e006      	b.n	8004a4e <HAL_GPIO_Init+0x1d6>
 8004a40:	2303      	movs	r3, #3
 8004a42:	e004      	b.n	8004a4e <HAL_GPIO_Init+0x1d6>
 8004a44:	2302      	movs	r3, #2
 8004a46:	e002      	b.n	8004a4e <HAL_GPIO_Init+0x1d6>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e000      	b.n	8004a4e <HAL_GPIO_Init+0x1d6>
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	f002 0203 	and.w	r2, r2, #3
 8004a54:	0092      	lsls	r2, r2, #2
 8004a56:	4093      	lsls	r3, r2
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004a5e:	4938      	ldr	r1, [pc, #224]	; (8004b40 <HAL_GPIO_Init+0x2c8>)
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	089b      	lsrs	r3, r3, #2
 8004a64:	3302      	adds	r3, #2
 8004a66:	693a      	ldr	r2, [r7, #16]
 8004a68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a6c:	4b39      	ldr	r3, [pc, #228]	; (8004b54 <HAL_GPIO_Init+0x2dc>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	43db      	mvns	r3, r3
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	4013      	ands	r3, r2
 8004a7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d003      	beq.n	8004a90 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004a88:	693a      	ldr	r2, [r7, #16]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004a90:	4a30      	ldr	r2, [pc, #192]	; (8004b54 <HAL_GPIO_Init+0x2dc>)
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004a96:	4b2f      	ldr	r3, [pc, #188]	; (8004b54 <HAL_GPIO_Init+0x2dc>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	43db      	mvns	r3, r3
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d003      	beq.n	8004aba <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004ab2:	693a      	ldr	r2, [r7, #16]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004aba:	4a26      	ldr	r2, [pc, #152]	; (8004b54 <HAL_GPIO_Init+0x2dc>)
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004ac0:	4b24      	ldr	r3, [pc, #144]	; (8004b54 <HAL_GPIO_Init+0x2dc>)
 8004ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ac6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	43db      	mvns	r3, r3
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4013      	ands	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d003      	beq.n	8004ae6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004ae6:	4a1b      	ldr	r2, [pc, #108]	; (8004b54 <HAL_GPIO_Init+0x2dc>)
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8004aee:	4b19      	ldr	r3, [pc, #100]	; (8004b54 <HAL_GPIO_Init+0x2dc>)
 8004af0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004af4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	43db      	mvns	r3, r3
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	4013      	ands	r3, r2
 8004afe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d003      	beq.n	8004b14 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004b14:	4a0f      	ldr	r2, [pc, #60]	; (8004b54 <HAL_GPIO_Init+0x2dc>)
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	fa22 f303 	lsr.w	r3, r2, r3
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	f47f aeab 	bne.w	8004888 <HAL_GPIO_Init+0x10>
  }
}
 8004b32:	bf00      	nop
 8004b34:	bf00      	nop
 8004b36:	371c      	adds	r7, #28
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr
 8004b40:	40010000 	.word	0x40010000
 8004b44:	48000400 	.word	0x48000400
 8004b48:	48000800 	.word	0x48000800
 8004b4c:	48000c00 	.word	0x48000c00
 8004b50:	48001000 	.word	0x48001000
 8004b54:	58000800 	.word	0x58000800

08004b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	460b      	mov	r3, r1
 8004b62:	807b      	strh	r3, [r7, #2]
 8004b64:	4613      	mov	r3, r2
 8004b66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b68:	787b      	ldrb	r3, [r7, #1]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d003      	beq.n	8004b76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b6e:	887a      	ldrh	r2, [r7, #2]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004b74:	e002      	b.n	8004b7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004b76:	887a      	ldrh	r2, [r7, #2]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	460b      	mov	r3, r1
 8004b92:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b9a:	887a      	ldrh	r2, [r7, #2]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	041a      	lsls	r2, r3, #16
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	43d9      	mvns	r1, r3
 8004ba6:	887b      	ldrh	r3, [r7, #2]
 8004ba8:	400b      	ands	r3, r1
 8004baa:	431a      	orrs	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	619a      	str	r2, [r3, #24]
}
 8004bb0:	bf00      	nop
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004bc6:	4b08      	ldr	r3, [pc, #32]	; (8004be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bc8:	68da      	ldr	r2, [r3, #12]
 8004bca:	88fb      	ldrh	r3, [r7, #6]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d006      	beq.n	8004be0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004bd2:	4a05      	ldr	r2, [pc, #20]	; (8004be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bd4:	88fb      	ldrh	r3, [r7, #6]
 8004bd6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004bd8:	88fb      	ldrh	r3, [r7, #6]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f7fd fcca 	bl	8002574 <HAL_GPIO_EXTI_Callback>
  }
}
 8004be0:	bf00      	nop
 8004be2:	3708      	adds	r7, #8
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	58000800 	.word	0x58000800

08004bec <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8004bf2:	4b0a      	ldr	r3, [pc, #40]	; (8004c1c <HAL_HSEM_IRQHandler+0x30>)
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8004bf8:	4b08      	ldr	r3, [pc, #32]	; (8004c1c <HAL_HSEM_IRQHandler+0x30>)
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	43db      	mvns	r3, r3
 8004c00:	4906      	ldr	r1, [pc, #24]	; (8004c1c <HAL_HSEM_IRQHandler+0x30>)
 8004c02:	4013      	ands	r3, r2
 8004c04:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8004c06:	4a05      	ldr	r2, [pc, #20]	; (8004c1c <HAL_HSEM_IRQHandler+0x30>)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f000 f807 	bl	8004c20 <HAL_HSEM_FreeCallback>
}
 8004c12:	bf00      	nop
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	58001500 	.word	0x58001500

08004c20 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8004c28:	bf00      	nop
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b082      	sub	sp, #8
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d101      	bne.n	8004c46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e081      	b.n	8004d4a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d106      	bne.n	8004c60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f879 	bl	8004d52 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2224      	movs	r2, #36	; 0x24
 8004c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f022 0201 	bic.w	r2, r2, #1
 8004c76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685a      	ldr	r2, [r3, #4]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004c84:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689a      	ldr	r2, [r3, #8]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c94:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d107      	bne.n	8004cae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	689a      	ldr	r2, [r3, #8]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004caa:	609a      	str	r2, [r3, #8]
 8004cac:	e006      	b.n	8004cbc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	689a      	ldr	r2, [r3, #8]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004cba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d104      	bne.n	8004cce <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ccc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	6812      	ldr	r2, [r2, #0]
 8004cd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004cdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ce0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	68da      	ldr	r2, [r3, #12]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004cf0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	691a      	ldr	r2, [r3, #16]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	69d9      	ldr	r1, [r3, #28]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a1a      	ldr	r2, [r3, #32]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f042 0201 	orr.w	r2, r2, #1
 8004d2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2220      	movs	r2, #32
 8004d36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b083      	sub	sp, #12
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004d5a:	bf00      	nop
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
	...

08004d68 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b088      	sub	sp, #32
 8004d6c:	af02      	add	r7, sp, #8
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	607a      	str	r2, [r7, #4]
 8004d72:	461a      	mov	r2, r3
 8004d74:	460b      	mov	r3, r1
 8004d76:	817b      	strh	r3, [r7, #10]
 8004d78:	4613      	mov	r3, r2
 8004d7a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b20      	cmp	r3, #32
 8004d86:	f040 80da 	bne.w	8004f3e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d101      	bne.n	8004d98 <HAL_I2C_Master_Transmit+0x30>
 8004d94:	2302      	movs	r3, #2
 8004d96:	e0d3      	b.n	8004f40 <HAL_I2C_Master_Transmit+0x1d8>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004da0:	f7ff f948 	bl	8004034 <HAL_GetTick>
 8004da4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	9300      	str	r3, [sp, #0]
 8004daa:	2319      	movs	r3, #25
 8004dac:	2201      	movs	r2, #1
 8004dae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004db2:	68f8      	ldr	r0, [r7, #12]
 8004db4:	f000 f9e6 	bl	8005184 <I2C_WaitOnFlagUntilTimeout>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d001      	beq.n	8004dc2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e0be      	b.n	8004f40 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2221      	movs	r2, #33	; 0x21
 8004dc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2210      	movs	r2, #16
 8004dce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	893a      	ldrh	r2, [r7, #8]
 8004de2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	2bff      	cmp	r3, #255	; 0xff
 8004df2:	d90e      	bls.n	8004e12 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	22ff      	movs	r2, #255	; 0xff
 8004df8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	8979      	ldrh	r1, [r7, #10]
 8004e02:	4b51      	ldr	r3, [pc, #324]	; (8004f48 <HAL_I2C_Master_Transmit+0x1e0>)
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f000 fbdc 	bl	80055c8 <I2C_TransferConfig>
 8004e10:	e06c      	b.n	8004eec <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e20:	b2da      	uxtb	r2, r3
 8004e22:	8979      	ldrh	r1, [r7, #10]
 8004e24:	4b48      	ldr	r3, [pc, #288]	; (8004f48 <HAL_I2C_Master_Transmit+0x1e0>)
 8004e26:	9300      	str	r3, [sp, #0]
 8004e28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e2c:	68f8      	ldr	r0, [r7, #12]
 8004e2e:	f000 fbcb 	bl	80055c8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004e32:	e05b      	b.n	8004eec <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	6a39      	ldr	r1, [r7, #32]
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f000 f9e3 	bl	8005204 <I2C_WaitOnTXISFlagUntilTimeout>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e07b      	b.n	8004f40 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4c:	781a      	ldrb	r2, [r3, #0]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e58:	1c5a      	adds	r2, r3, #1
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	3b01      	subs	r3, #1
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e70:	3b01      	subs	r3, #1
 8004e72:	b29a      	uxth	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d034      	beq.n	8004eec <HAL_I2C_Master_Transmit+0x184>
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d130      	bne.n	8004eec <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	9300      	str	r3, [sp, #0]
 8004e8e:	6a3b      	ldr	r3, [r7, #32]
 8004e90:	2200      	movs	r2, #0
 8004e92:	2180      	movs	r1, #128	; 0x80
 8004e94:	68f8      	ldr	r0, [r7, #12]
 8004e96:	f000 f975 	bl	8005184 <I2C_WaitOnFlagUntilTimeout>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d001      	beq.n	8004ea4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e04d      	b.n	8004f40 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	2bff      	cmp	r3, #255	; 0xff
 8004eac:	d90e      	bls.n	8004ecc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	22ff      	movs	r2, #255	; 0xff
 8004eb2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eb8:	b2da      	uxtb	r2, r3
 8004eba:	8979      	ldrh	r1, [r7, #10]
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	9300      	str	r3, [sp, #0]
 8004ec0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f000 fb7f 	bl	80055c8 <I2C_TransferConfig>
 8004eca:	e00f      	b.n	8004eec <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ed0:	b29a      	uxth	r2, r3
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eda:	b2da      	uxtb	r2, r3
 8004edc:	8979      	ldrh	r1, [r7, #10]
 8004ede:	2300      	movs	r3, #0
 8004ee0:	9300      	str	r3, [sp, #0]
 8004ee2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f000 fb6e 	bl	80055c8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d19e      	bne.n	8004e34 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	6a39      	ldr	r1, [r7, #32]
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	f000 f9c2 	bl	8005284 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d001      	beq.n	8004f0a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e01a      	b.n	8004f40 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2220      	movs	r2, #32
 8004f10:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6859      	ldr	r1, [r3, #4]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	4b0b      	ldr	r3, [pc, #44]	; (8004f4c <HAL_I2C_Master_Transmit+0x1e4>)
 8004f1e:	400b      	ands	r3, r1
 8004f20:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2220      	movs	r2, #32
 8004f26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	e000      	b.n	8004f40 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004f3e:	2302      	movs	r3, #2
  }
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3718      	adds	r7, #24
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	80002000 	.word	0x80002000
 8004f4c:	fe00e800 	.word	0xfe00e800

08004f50 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af02      	add	r7, sp, #8
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	607a      	str	r2, [r7, #4]
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	817b      	strh	r3, [r7, #10]
 8004f60:	4613      	mov	r3, r2
 8004f62:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	2b20      	cmp	r3, #32
 8004f6e:	f040 80db 	bne.w	8005128 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d101      	bne.n	8004f80 <HAL_I2C_Master_Receive+0x30>
 8004f7c:	2302      	movs	r3, #2
 8004f7e:	e0d4      	b.n	800512a <HAL_I2C_Master_Receive+0x1da>
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f88:	f7ff f854 	bl	8004034 <HAL_GetTick>
 8004f8c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	2319      	movs	r3, #25
 8004f94:	2201      	movs	r2, #1
 8004f96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f000 f8f2 	bl	8005184 <I2C_WaitOnFlagUntilTimeout>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d001      	beq.n	8004faa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e0bf      	b.n	800512a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2222      	movs	r2, #34	; 0x22
 8004fae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2210      	movs	r2, #16
 8004fb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	893a      	ldrh	r2, [r7, #8]
 8004fca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	2bff      	cmp	r3, #255	; 0xff
 8004fda:	d90e      	bls.n	8004ffa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	22ff      	movs	r2, #255	; 0xff
 8004fe0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fe6:	b2da      	uxtb	r2, r3
 8004fe8:	8979      	ldrh	r1, [r7, #10]
 8004fea:	4b52      	ldr	r3, [pc, #328]	; (8005134 <HAL_I2C_Master_Receive+0x1e4>)
 8004fec:	9300      	str	r3, [sp, #0]
 8004fee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 fae8 	bl	80055c8 <I2C_TransferConfig>
 8004ff8:	e06d      	b.n	80050d6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005008:	b2da      	uxtb	r2, r3
 800500a:	8979      	ldrh	r1, [r7, #10]
 800500c:	4b49      	ldr	r3, [pc, #292]	; (8005134 <HAL_I2C_Master_Receive+0x1e4>)
 800500e:	9300      	str	r3, [sp, #0]
 8005010:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	f000 fad7 	bl	80055c8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800501a:	e05c      	b.n	80050d6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	6a39      	ldr	r1, [r7, #32]
 8005020:	68f8      	ldr	r0, [r7, #12]
 8005022:	f000 f96b 	bl	80052fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d001      	beq.n	8005030 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e07c      	b.n	800512a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503a:	b2d2      	uxtb	r2, r2
 800503c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005042:	1c5a      	adds	r2, r3, #1
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800504c:	3b01      	subs	r3, #1
 800504e:	b29a      	uxth	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005058:	b29b      	uxth	r3, r3
 800505a:	3b01      	subs	r3, #1
 800505c:	b29a      	uxth	r2, r3
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005066:	b29b      	uxth	r3, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	d034      	beq.n	80050d6 <HAL_I2C_Master_Receive+0x186>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005070:	2b00      	cmp	r3, #0
 8005072:	d130      	bne.n	80050d6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	9300      	str	r3, [sp, #0]
 8005078:	6a3b      	ldr	r3, [r7, #32]
 800507a:	2200      	movs	r2, #0
 800507c:	2180      	movs	r1, #128	; 0x80
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f000 f880 	bl	8005184 <I2C_WaitOnFlagUntilTimeout>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d001      	beq.n	800508e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e04d      	b.n	800512a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005092:	b29b      	uxth	r3, r3
 8005094:	2bff      	cmp	r3, #255	; 0xff
 8005096:	d90e      	bls.n	80050b6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	22ff      	movs	r2, #255	; 0xff
 800509c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050a2:	b2da      	uxtb	r2, r3
 80050a4:	8979      	ldrh	r1, [r7, #10]
 80050a6:	2300      	movs	r3, #0
 80050a8:	9300      	str	r3, [sp, #0]
 80050aa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80050ae:	68f8      	ldr	r0, [r7, #12]
 80050b0:	f000 fa8a 	bl	80055c8 <I2C_TransferConfig>
 80050b4:	e00f      	b.n	80050d6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050ba:	b29a      	uxth	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050c4:	b2da      	uxtb	r2, r3
 80050c6:	8979      	ldrh	r1, [r7, #10]
 80050c8:	2300      	movs	r3, #0
 80050ca:	9300      	str	r3, [sp, #0]
 80050cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80050d0:	68f8      	ldr	r0, [r7, #12]
 80050d2:	f000 fa79 	bl	80055c8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050da:	b29b      	uxth	r3, r3
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d19d      	bne.n	800501c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050e0:	697a      	ldr	r2, [r7, #20]
 80050e2:	6a39      	ldr	r1, [r7, #32]
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f000 f8cd 	bl	8005284 <I2C_WaitOnSTOPFlagUntilTimeout>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d001      	beq.n	80050f4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e01a      	b.n	800512a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2220      	movs	r2, #32
 80050fa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6859      	ldr	r1, [r3, #4]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	4b0c      	ldr	r3, [pc, #48]	; (8005138 <HAL_I2C_Master_Receive+0x1e8>)
 8005108:	400b      	ands	r3, r1
 800510a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2220      	movs	r2, #32
 8005110:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005124:	2300      	movs	r3, #0
 8005126:	e000      	b.n	800512a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005128:	2302      	movs	r3, #2
  }
}
 800512a:	4618      	mov	r0, r3
 800512c:	3718      	adds	r7, #24
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	80002400 	.word	0x80002400
 8005138:	fe00e800 	.word	0xfe00e800

0800513c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	2b02      	cmp	r3, #2
 8005150:	d103      	bne.n	800515a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	2200      	movs	r2, #0
 8005158:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	2b01      	cmp	r3, #1
 8005166:	d007      	beq.n	8005178 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	699a      	ldr	r2, [r3, #24]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f042 0201 	orr.w	r2, r2, #1
 8005176:	619a      	str	r2, [r3, #24]
  }
}
 8005178:	bf00      	nop
 800517a:	370c      	adds	r7, #12
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	603b      	str	r3, [r7, #0]
 8005190:	4613      	mov	r3, r2
 8005192:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005194:	e022      	b.n	80051dc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800519c:	d01e      	beq.n	80051dc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800519e:	f7fe ff49 	bl	8004034 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	683a      	ldr	r2, [r7, #0]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d302      	bcc.n	80051b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d113      	bne.n	80051dc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051b8:	f043 0220 	orr.w	r2, r3, #32
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2220      	movs	r2, #32
 80051c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e00f      	b.n	80051fc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	699a      	ldr	r2, [r3, #24]
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	4013      	ands	r3, r2
 80051e6:	68ba      	ldr	r2, [r7, #8]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	bf0c      	ite	eq
 80051ec:	2301      	moveq	r3, #1
 80051ee:	2300      	movne	r3, #0
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	461a      	mov	r2, r3
 80051f4:	79fb      	ldrb	r3, [r7, #7]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d0cd      	beq.n	8005196 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3710      	adds	r7, #16
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005210:	e02c      	b.n	800526c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	68b9      	ldr	r1, [r7, #8]
 8005216:	68f8      	ldr	r0, [r7, #12]
 8005218:	f000 f8ea 	bl	80053f0 <I2C_IsErrorOccurred>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d001      	beq.n	8005226 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e02a      	b.n	800527c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800522c:	d01e      	beq.n	800526c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800522e:	f7fe ff01 	bl	8004034 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	68ba      	ldr	r2, [r7, #8]
 800523a:	429a      	cmp	r2, r3
 800523c:	d302      	bcc.n	8005244 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d113      	bne.n	800526c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005248:	f043 0220 	orr.w	r2, r3, #32
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2220      	movs	r2, #32
 8005254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e007      	b.n	800527c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b02      	cmp	r3, #2
 8005278:	d1cb      	bne.n	8005212 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3710      	adds	r7, #16
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}

08005284 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b084      	sub	sp, #16
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005290:	e028      	b.n	80052e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	68b9      	ldr	r1, [r7, #8]
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f000 f8aa 	bl	80053f0 <I2C_IsErrorOccurred>
 800529c:	4603      	mov	r3, r0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d001      	beq.n	80052a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e026      	b.n	80052f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052a6:	f7fe fec5 	bl	8004034 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d302      	bcc.n	80052bc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d113      	bne.n	80052e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052c0:	f043 0220 	orr.w	r2, r3, #32
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2220      	movs	r2, #32
 80052cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e007      	b.n	80052f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	699b      	ldr	r3, [r3, #24]
 80052ea:	f003 0320 	and.w	r3, r3, #32
 80052ee:	2b20      	cmp	r3, #32
 80052f0:	d1cf      	bne.n	8005292 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3710      	adds	r7, #16
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005308:	e064      	b.n	80053d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	68b9      	ldr	r1, [r7, #8]
 800530e:	68f8      	ldr	r0, [r7, #12]
 8005310:	f000 f86e 	bl	80053f0 <I2C_IsErrorOccurred>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d001      	beq.n	800531e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e062      	b.n	80053e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	699b      	ldr	r3, [r3, #24]
 8005324:	f003 0320 	and.w	r3, r3, #32
 8005328:	2b20      	cmp	r3, #32
 800532a:	d138      	bne.n	800539e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	f003 0304 	and.w	r3, r3, #4
 8005336:	2b04      	cmp	r3, #4
 8005338:	d105      	bne.n	8005346 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800533e:	2b00      	cmp	r3, #0
 8005340:	d001      	beq.n	8005346 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005342:	2300      	movs	r3, #0
 8005344:	e04e      	b.n	80053e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	f003 0310 	and.w	r3, r3, #16
 8005350:	2b10      	cmp	r3, #16
 8005352:	d107      	bne.n	8005364 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2210      	movs	r2, #16
 800535a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2204      	movs	r2, #4
 8005360:	645a      	str	r2, [r3, #68]	; 0x44
 8005362:	e002      	b.n	800536a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2220      	movs	r2, #32
 8005370:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	6859      	ldr	r1, [r3, #4]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	4b1b      	ldr	r3, [pc, #108]	; (80053ec <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 800537e:	400b      	ands	r3, r1
 8005380:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2220      	movs	r2, #32
 8005386:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e022      	b.n	80053e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800539e:	f7fe fe49 	bl	8004034 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	68ba      	ldr	r2, [r7, #8]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d302      	bcc.n	80053b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d10f      	bne.n	80053d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b8:	f043 0220 	orr.w	r2, r3, #32
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2220      	movs	r2, #32
 80053c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e007      	b.n	80053e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	f003 0304 	and.w	r3, r3, #4
 80053de:	2b04      	cmp	r3, #4
 80053e0:	d193      	bne.n	800530a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80053e2:	2300      	movs	r3, #0
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3710      	adds	r7, #16
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	fe00e800 	.word	0xfe00e800

080053f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b08a      	sub	sp, #40	; 0x28
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053fc:	2300      	movs	r3, #0
 80053fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	699b      	ldr	r3, [r3, #24]
 8005408:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800540a:	2300      	movs	r3, #0
 800540c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	f003 0310 	and.w	r3, r3, #16
 8005418:	2b00      	cmp	r3, #0
 800541a:	d075      	beq.n	8005508 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2210      	movs	r2, #16
 8005422:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005424:	e056      	b.n	80054d4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800542c:	d052      	beq.n	80054d4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800542e:	f7fe fe01 	bl	8004034 <HAL_GetTick>
 8005432:	4602      	mov	r2, r0
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	1ad3      	subs	r3, r2, r3
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	429a      	cmp	r2, r3
 800543c:	d302      	bcc.n	8005444 <I2C_IsErrorOccurred+0x54>
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d147      	bne.n	80054d4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800544e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005456:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005462:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005466:	d12e      	bne.n	80054c6 <I2C_IsErrorOccurred+0xd6>
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800546e:	d02a      	beq.n	80054c6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8005470:	7cfb      	ldrb	r3, [r7, #19]
 8005472:	2b20      	cmp	r3, #32
 8005474:	d027      	beq.n	80054c6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	685a      	ldr	r2, [r3, #4]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005484:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005486:	f7fe fdd5 	bl	8004034 <HAL_GetTick>
 800548a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800548c:	e01b      	b.n	80054c6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800548e:	f7fe fdd1 	bl	8004034 <HAL_GetTick>
 8005492:	4602      	mov	r2, r0
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	2b19      	cmp	r3, #25
 800549a:	d914      	bls.n	80054c6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a0:	f043 0220 	orr.w	r2, r3, #32
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2220      	movs	r2, #32
 80054ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	699b      	ldr	r3, [r3, #24]
 80054cc:	f003 0320 	and.w	r3, r3, #32
 80054d0:	2b20      	cmp	r3, #32
 80054d2:	d1dc      	bne.n	800548e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	699b      	ldr	r3, [r3, #24]
 80054da:	f003 0320 	and.w	r3, r3, #32
 80054de:	2b20      	cmp	r3, #32
 80054e0:	d003      	beq.n	80054ea <I2C_IsErrorOccurred+0xfa>
 80054e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d09d      	beq.n	8005426 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80054ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d103      	bne.n	80054fa <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2220      	movs	r2, #32
 80054f8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80054fa:	6a3b      	ldr	r3, [r7, #32]
 80054fc:	f043 0304 	orr.w	r3, r3, #4
 8005500:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00b      	beq.n	8005532 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800551a:	6a3b      	ldr	r3, [r7, #32]
 800551c:	f043 0301 	orr.w	r3, r3, #1
 8005520:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f44f 7280 	mov.w	r2, #256	; 0x100
 800552a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00b      	beq.n	8005554 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800553c:	6a3b      	ldr	r3, [r7, #32]
 800553e:	f043 0308 	orr.w	r3, r3, #8
 8005542:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800554c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00b      	beq.n	8005576 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800555e:	6a3b      	ldr	r3, [r7, #32]
 8005560:	f043 0302 	orr.w	r3, r3, #2
 8005564:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800556e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005576:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800557a:	2b00      	cmp	r3, #0
 800557c:	d01c      	beq.n	80055b8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f7ff fddc 	bl	800513c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	6859      	ldr	r1, [r3, #4]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	4b0d      	ldr	r3, [pc, #52]	; (80055c4 <I2C_IsErrorOccurred+0x1d4>)
 8005590:	400b      	ands	r3, r1
 8005592:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005598:	6a3b      	ldr	r3, [r7, #32]
 800559a:	431a      	orrs	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2220      	movs	r2, #32
 80055a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2200      	movs	r2, #0
 80055b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80055b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3728      	adds	r7, #40	; 0x28
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	fe00e800 	.word	0xfe00e800

080055c8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b087      	sub	sp, #28
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	607b      	str	r3, [r7, #4]
 80055d2:	460b      	mov	r3, r1
 80055d4:	817b      	strh	r3, [r7, #10]
 80055d6:	4613      	mov	r3, r2
 80055d8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055da:	897b      	ldrh	r3, [r7, #10]
 80055dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80055e0:	7a7b      	ldrb	r3, [r7, #9]
 80055e2:	041b      	lsls	r3, r3, #16
 80055e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055e8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055ee:	6a3b      	ldr	r3, [r7, #32]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80055f6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	685a      	ldr	r2, [r3, #4]
 80055fe:	6a3b      	ldr	r3, [r7, #32]
 8005600:	0d5b      	lsrs	r3, r3, #21
 8005602:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005606:	4b08      	ldr	r3, [pc, #32]	; (8005628 <I2C_TransferConfig+0x60>)
 8005608:	430b      	orrs	r3, r1
 800560a:	43db      	mvns	r3, r3
 800560c:	ea02 0103 	and.w	r1, r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	430a      	orrs	r2, r1
 8005618:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800561a:	bf00      	nop
 800561c:	371c      	adds	r7, #28
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	03ff63ff 	.word	0x03ff63ff

0800562c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800563c:	b2db      	uxtb	r3, r3
 800563e:	2b20      	cmp	r3, #32
 8005640:	d138      	bne.n	80056b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005648:	2b01      	cmp	r3, #1
 800564a:	d101      	bne.n	8005650 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800564c:	2302      	movs	r3, #2
 800564e:	e032      	b.n	80056b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2224      	movs	r2, #36	; 0x24
 800565c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 0201 	bic.w	r2, r2, #1
 800566e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800567e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	6819      	ldr	r1, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	430a      	orrs	r2, r1
 800568e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f042 0201 	orr.w	r2, r2, #1
 800569e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80056b0:	2300      	movs	r3, #0
 80056b2:	e000      	b.n	80056b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80056b4:	2302      	movs	r3, #2
  }
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	370c      	adds	r7, #12
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr

080056c2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80056c2:	b480      	push	{r7}
 80056c4:	b085      	sub	sp, #20
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
 80056ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	2b20      	cmp	r3, #32
 80056d6:	d139      	bne.n	800574c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d101      	bne.n	80056e6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80056e2:	2302      	movs	r3, #2
 80056e4:	e033      	b.n	800574e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2224      	movs	r2, #36	; 0x24
 80056f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f022 0201 	bic.w	r2, r2, #1
 8005704:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005714:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	021b      	lsls	r3, r3, #8
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	4313      	orrs	r3, r2
 800571e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f042 0201 	orr.w	r2, r2, #1
 8005736:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2220      	movs	r2, #32
 800573c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005748:	2300      	movs	r3, #0
 800574a:	e000      	b.n	800574e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800574c:	2302      	movs	r3, #2
  }
}
 800574e:	4618      	mov	r0, r3
 8005750:	3714      	adds	r7, #20
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
	...

0800575c <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8005764:	4b05      	ldr	r3, [pc, #20]	; (800577c <HAL_I2CEx_EnableFastModePlus+0x20>)
 8005766:	685a      	ldr	r2, [r3, #4]
 8005768:	4904      	ldr	r1, [pc, #16]	; (800577c <HAL_I2CEx_EnableFastModePlus+0x20>)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4313      	orrs	r3, r2
 800576e:	604b      	str	r3, [r1, #4]
}
 8005770:	bf00      	nop
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr
 800577c:	40010000 	.word	0x40010000

08005780 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8005788:	2300      	movs	r3, #0
 800578a:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d01e      	beq.n	80057d0 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8005792:	4b13      	ldr	r3, [pc, #76]	; (80057e0 <HAL_IPCC_Init+0x60>)
 8005794:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800579c:	b2db      	uxtb	r3, r3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d102      	bne.n	80057a8 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f7fe fa6c 	bl	8003c80 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 80057a8:	68b8      	ldr	r0, [r7, #8]
 80057aa:	f000 f85b 	bl	8005864 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f82c 	bl	8005818 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80057ce:	e001      	b.n	80057d4 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 80057d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	58000c00 	.word	0x58000c00

080057e4 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	4613      	mov	r3, r2
 80057f0:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 80057f2:	bf00      	nop
 80057f4:	3714      	adds	r7, #20
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr

080057fe <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80057fe:	b480      	push	{r7}
 8005800:	b085      	sub	sp, #20
 8005802:	af00      	add	r7, sp, #0
 8005804:	60f8      	str	r0, [r7, #12]
 8005806:	60b9      	str	r1, [r7, #8]
 8005808:	4613      	mov	r3, r2
 800580a:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800580c:	bf00      	nop
 800580e:	3714      	adds	r7, #20
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005820:	2300      	movs	r3, #0
 8005822:	60fb      	str	r3, [r7, #12]
 8005824:	e00f      	b.n	8005846 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	4413      	add	r3, r2
 800582e:	4a0b      	ldr	r2, [pc, #44]	; (800585c <IPCC_SetDefaultCallbacks+0x44>)
 8005830:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	3306      	adds	r3, #6
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	4413      	add	r3, r2
 800583c:	4a08      	ldr	r2, [pc, #32]	; (8005860 <IPCC_SetDefaultCallbacks+0x48>)
 800583e:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	3301      	adds	r3, #1
 8005844:	60fb      	str	r3, [r7, #12]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2b05      	cmp	r3, #5
 800584a:	d9ec      	bls.n	8005826 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800584c:	bf00      	nop
 800584e:	bf00      	nop
 8005850:	3714      	adds	r7, #20
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop
 800585c:	080057e5 	.word	0x080057e5
 8005860:	080057ff 	.word	0x080057ff

08005864 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 8005878:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	223f      	movs	r2, #63	; 0x3f
 800587e:	609a      	str	r2, [r3, #8]
}
 8005880:	bf00      	nop
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800588c:	b480      	push	{r7}
 800588e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005890:	4b05      	ldr	r3, [pc, #20]	; (80058a8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a04      	ldr	r2, [pc, #16]	; (80058a8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005896:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800589a:	6013      	str	r3, [r2, #0]
}
 800589c:	bf00      	nop
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	58000400 	.word	0x58000400

080058ac <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 80058ac:	b480      	push	{r7}
 80058ae:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
  */
}
 80058b0:	bf00      	nop
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
	...

080058bc <LL_EXTI_ReadFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 80058c4:	4b04      	ldr	r3, [pc, #16]	; (80058d8 <LL_EXTI_ReadFlag_0_31+0x1c>)
 80058c6:	68da      	ldr	r2, [r3, #12]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4013      	ands	r3, r2
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr
 80058d8:	58000800 	.word	0x58000800

080058dc <LL_EXTI_ReadFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_32_63(uint32_t ExtiLine)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(EXTI->PR2, ExtiLine));
 80058e4:	4b04      	ldr	r3, [pc, #16]	; (80058f8 <LL_EXTI_ReadFlag_32_63+0x1c>)
 80058e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4013      	ands	r3, r2
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr
 80058f8:	58000800 	.word	0x58000800

080058fc <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b083      	sub	sp, #12
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005904:	4a04      	ldr	r2, [pc, #16]	; (8005918 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	60d3      	str	r3, [r2, #12]
}
 800590a:	bf00      	nop
 800590c:	370c      	adds	r7, #12
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	58000800 	.word	0x58000800

0800591c <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8005924:	4a04      	ldr	r2, [pc, #16]	; (8005938 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800592a:	bf00      	nop
 800592c:	370c      	adds	r7, #12
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr
 8005936:	bf00      	nop
 8005938:	58000800 	.word	0x58000800

0800593c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800593c:	b480      	push	{r7}
 800593e:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005940:	4b04      	ldr	r3, [pc, #16]	; (8005954 <HAL_PWREx_GetVoltageRange+0x18>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8005948:	4618      	mov	r0, r3
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	58000400 	.word	0x58000400

08005958 <HAL_PWREx_PVD_PVM_IRQHandler>:
  * @brief This function handles the PWR PVD/PVMx interrupt request.
  * @note This API should be called under the PVD_PVM_IRQHandler().  
  * @retval None
  */
void HAL_PWREx_PVD_PVM_IRQHandler(void)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0U)
 800595c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8005960:	f7ff ffac 	bl	80058bc <LL_EXTI_ReadFlag_0_31>
 8005964:	4603      	mov	r3, r0
 8005966:	2b00      	cmp	r3, #0
 8005968:	d005      	beq.n	8005976 <HAL_PWREx_PVD_PVM_IRQHandler+0x1e>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 800596a:	f7ff ff9f 	bl	80058ac <HAL_PWR_PVDCallback>

    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 800596e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8005972:	f7ff ffc3 	bl	80058fc <LL_EXTI_ClearFlag_0_31>
  }

#if defined(PWR_CR2_PVME1)
  /* Next, successively check PVMx exti flags */
  if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0U) 
 8005976:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800597a:	f7ff ff9f 	bl	80058bc <LL_EXTI_ReadFlag_0_31>
 800597e:	4603      	mov	r3, r0
 8005980:	2b00      	cmp	r3, #0
 8005982:	d005      	beq.n	8005990 <HAL_PWREx_PVD_PVM_IRQHandler+0x38>
  {
    /* PWR PVM1 interrupt user callback */
    HAL_PWREx_PVM1Callback();
 8005984:	f000 f811 	bl	80059aa <HAL_PWREx_PVM1Callback>
   
    /* Clear PVM1 exti pending bit */
    __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 8005988:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800598c:	f7ff ffb6 	bl	80058fc <LL_EXTI_ClearFlag_0_31>
  }
#endif

  if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0U) 
 8005990:	2002      	movs	r0, #2
 8005992:	f7ff ffa3 	bl	80058dc <LL_EXTI_ReadFlag_32_63>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d004      	beq.n	80059a6 <HAL_PWREx_PVD_PVM_IRQHandler+0x4e>
  {
    /* PWR PVM3 interrupt user callback */
    HAL_PWREx_PVM3Callback();
 800599c:	f000 f80c 	bl	80059b8 <HAL_PWREx_PVM3Callback>
   
    /* Clear PVM3 exti pending bit */
    __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 80059a0:	2002      	movs	r0, #2
 80059a2:	f7ff ffbb 	bl	800591c <LL_EXTI_ClearFlag_32_63>
  }
}
 80059a6:	bf00      	nop
 80059a8:	bd80      	pop	{r7, pc}

080059aa <HAL_PWREx_PVM1Callback>:
/**
  * @brief PWR PVM1 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM1Callback(void)
{
 80059aa:	b480      	push	{r7}
 80059ac:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM1Callback() API can be implemented in the user file
   */
}
 80059ae:	bf00      	nop
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <HAL_PWREx_PVM3Callback>:
/**
  * @brief PWR PVM3 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM3Callback(void)
{
 80059b8:	b480      	push	{r7}
 80059ba:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM3Callback() API can be implemented in the user file
   */
}
 80059bc:	bf00      	nop
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80059c6:	b480      	push	{r7}
 80059c8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80059ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059d8:	d101      	bne.n	80059de <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80059da:	2301      	movs	r3, #1
 80059dc:	e000      	b.n	80059e0 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr

080059ea <LL_RCC_HSE_Enable>:
{
 80059ea:	b480      	push	{r7}
 80059ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80059ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059fc:	6013      	str	r3, [r2, #0]
}
 80059fe:	bf00      	nop
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <LL_RCC_HSE_Disable>:
{
 8005a08:	b480      	push	{r7}
 8005a0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005a0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a1a:	6013      	str	r3, [r2, #0]
}
 8005a1c:	bf00      	nop
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr

08005a26 <LL_RCC_HSE_IsReady>:
{
 8005a26:	b480      	push	{r7}
 8005a28:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005a2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a34:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a38:	d101      	bne.n	8005a3e <LL_RCC_HSE_IsReady+0x18>
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e000      	b.n	8005a40 <LL_RCC_HSE_IsReady+0x1a>
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr

08005a4a <LL_RCC_HSI_Enable>:
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005a4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a5c:	6013      	str	r3, [r2, #0]
}
 8005a5e:	bf00      	nop
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <LL_RCC_HSI_Disable>:
{
 8005a68:	b480      	push	{r7}
 8005a6a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005a6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a7a:	6013      	str	r3, [r2, #0]
}
 8005a7c:	bf00      	nop
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr

08005a86 <LL_RCC_HSI_IsReady>:
{
 8005a86:	b480      	push	{r7}
 8005a88:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005a8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a98:	d101      	bne.n	8005a9e <LL_RCC_HSI_IsReady+0x18>
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e000      	b.n	8005aa0 <LL_RCC_HSI_IsReady+0x1a>
 8005a9e:	2300      	movs	r3, #0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr

08005aaa <LL_RCC_HSI_SetCalibTrimming>:
{
 8005aaa:	b480      	push	{r7}
 8005aac:	b083      	sub	sp, #12
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005ab2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	061b      	lsls	r3, r3, #24
 8005ac0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	604b      	str	r3, [r1, #4]
}
 8005ac8:	bf00      	nop
 8005aca:	370c      	adds	r7, #12
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr

08005ad4 <LL_RCC_HSI48_Enable>:
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005ad8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005adc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ae0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ae4:	f043 0301 	orr.w	r3, r3, #1
 8005ae8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8005aec:	bf00      	nop
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr

08005af6 <LL_RCC_HSI48_Disable>:
{
 8005af6:	b480      	push	{r7}
 8005af8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8005afa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005afe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b06:	f023 0301 	bic.w	r3, r3, #1
 8005b0a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8005b0e:	bf00      	nop
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <LL_RCC_HSI48_IsReady>:
{
 8005b18:	b480      	push	{r7}
 8005b1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8005b1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b20:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b24:	f003 0302 	and.w	r3, r3, #2
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d101      	bne.n	8005b30 <LL_RCC_HSI48_IsReady+0x18>
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e000      	b.n	8005b32 <LL_RCC_HSI48_IsReady+0x1a>
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <LL_RCC_LSE_Enable>:
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005b40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b4c:	f043 0301 	orr.w	r3, r3, #1
 8005b50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005b54:	bf00      	nop
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr

08005b5e <LL_RCC_LSE_Disable>:
{
 8005b5e:	b480      	push	{r7}
 8005b60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005b62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b6e:	f023 0301 	bic.w	r3, r3, #1
 8005b72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005b76:	bf00      	nop
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <LL_RCC_LSE_EnableBypass>:
{
 8005b80:	b480      	push	{r7}
 8005b82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005b84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b8c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b90:	f043 0304 	orr.w	r3, r3, #4
 8005b94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005b98:	bf00      	nop
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr

08005ba2 <LL_RCC_LSE_DisableBypass>:
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005ba6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bb2:	f023 0304 	bic.w	r3, r3, #4
 8005bb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005bba:	bf00      	nop
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <LL_RCC_LSE_IsReady>:
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005bc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d101      	bne.n	8005bdc <LL_RCC_LSE_IsReady+0x18>
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e000      	b.n	8005bde <LL_RCC_LSE_IsReady+0x1a>
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <LL_RCC_LSI1_Enable>:
{
 8005be8:	b480      	push	{r7}
 8005bea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005bec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bf4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bf8:	f043 0301 	orr.w	r3, r3, #1
 8005bfc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005c00:	bf00      	nop
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr

08005c0a <LL_RCC_LSI1_Disable>:
{
 8005c0a:	b480      	push	{r7}
 8005c0c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005c0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c1a:	f023 0301 	bic.w	r3, r3, #1
 8005c1e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005c22:	bf00      	nop
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <LL_RCC_LSI1_IsReady>:
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005c30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c38:	f003 0302 	and.w	r3, r3, #2
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d101      	bne.n	8005c44 <LL_RCC_LSI1_IsReady+0x18>
 8005c40:	2301      	movs	r3, #1
 8005c42:	e000      	b.n	8005c46 <LL_RCC_LSI1_IsReady+0x1a>
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <LL_RCC_LSI2_Enable>:
{
 8005c50:	b480      	push	{r7}
 8005c52:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005c54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c60:	f043 0304 	orr.w	r3, r3, #4
 8005c64:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005c68:	bf00      	nop
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <LL_RCC_LSI2_Disable>:
{
 8005c72:	b480      	push	{r7}
 8005c74:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005c76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c82:	f023 0304 	bic.w	r3, r3, #4
 8005c86:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005c8a:	bf00      	nop
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <LL_RCC_LSI2_IsReady>:
{
 8005c94:	b480      	push	{r7}
 8005c96:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8005c98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ca0:	f003 0308 	and.w	r3, r3, #8
 8005ca4:	2b08      	cmp	r3, #8
 8005ca6:	d101      	bne.n	8005cac <LL_RCC_LSI2_IsReady+0x18>
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e000      	b.n	8005cae <LL_RCC_LSI2_IsReady+0x1a>
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <LL_RCC_LSI2_SetTrimming>:
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8005cc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cc8:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	021b      	lsls	r3, r3, #8
 8005cd0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8005cda:	bf00      	nop
 8005cdc:	370c      	adds	r7, #12
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr

08005ce6 <LL_RCC_MSI_Enable>:
{
 8005ce6:	b480      	push	{r7}
 8005ce8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005cea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cf4:	f043 0301 	orr.w	r3, r3, #1
 8005cf8:	6013      	str	r3, [r2, #0]
}
 8005cfa:	bf00      	nop
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <LL_RCC_MSI_Disable>:
{
 8005d04:	b480      	push	{r7}
 8005d06:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005d08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d12:	f023 0301 	bic.w	r3, r3, #1
 8005d16:	6013      	str	r3, [r2, #0]
}
 8005d18:	bf00      	nop
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr

08005d22 <LL_RCC_MSI_IsReady>:
{
 8005d22:	b480      	push	{r7}
 8005d24:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005d26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0302 	and.w	r3, r3, #2
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d101      	bne.n	8005d38 <LL_RCC_MSI_IsReady+0x16>
 8005d34:	2301      	movs	r3, #1
 8005d36:	e000      	b.n	8005d3a <LL_RCC_MSI_IsReady+0x18>
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr

08005d44 <LL_RCC_MSI_SetRange>:
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8005d4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	600b      	str	r3, [r1, #0]
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <LL_RCC_MSI_GetRange>:
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005d72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d7c:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2bb0      	cmp	r3, #176	; 0xb0
 8005d82:	d901      	bls.n	8005d88 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8005d84:	23b0      	movs	r3, #176	; 0xb0
 8005d86:	607b      	str	r3, [r7, #4]
  return msiRange;
 8005d88:	687b      	ldr	r3, [r7, #4]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	370c      	adds	r7, #12
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr

08005d96 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005d96:	b480      	push	{r7}
 8005d98:	b083      	sub	sp, #12
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005d9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	021b      	lsls	r3, r3, #8
 8005dac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005db0:	4313      	orrs	r3, r2
 8005db2:	604b      	str	r3, [r1, #4]
}
 8005db4:	bf00      	nop
 8005db6:	370c      	adds	r7, #12
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <LL_RCC_SetSysClkSource>:
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005dc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	f023 0203 	bic.w	r2, r3, #3
 8005dd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	608b      	str	r3, [r1, #8]
}
 8005ddc:	bf00      	nop
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <LL_RCC_GetSysClkSource>:
{
 8005de8:	b480      	push	{r7}
 8005dea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005dec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	f003 030c 	and.w	r3, r3, #12
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <LL_RCC_SetAHBPrescaler>:
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005e08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	608b      	str	r3, [r1, #8]
}
 8005e1c:	bf00      	nop
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <LL_C2_RCC_SetAHBPrescaler>:
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8005e30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e34:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005e38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e3c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <LL_RCC_SetAHB4Prescaler>:
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e60:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005e64:	f023 020f 	bic.w	r2, r3, #15
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	091b      	lsrs	r3, r3, #4
 8005e6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e70:	4313      	orrs	r3, r2
 8005e72:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <LL_RCC_SetAPB1Prescaler>:
{
 8005e82:	b480      	push	{r7}
 8005e84:	b083      	sub	sp, #12
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005e8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	608b      	str	r3, [r1, #8]
}
 8005e9e:	bf00      	nop
 8005ea0:	370c      	adds	r7, #12
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr

08005eaa <LL_RCC_SetAPB2Prescaler>:
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b083      	sub	sp, #12
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005eb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005ebc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	608b      	str	r3, [r1, #8]
}
 8005ec6:	bf00      	nop
 8005ec8:	370c      	adds	r7, #12
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr

08005ed2 <LL_RCC_GetAHBPrescaler>:
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005ed6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr

08005eea <LL_RCC_GetAHB4Prescaler>:
{
 8005eea:	b480      	push	{r7}
 8005eec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005eee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ef2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005ef6:	011b      	lsls	r3, r3, #4
 8005ef8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr

08005f06 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005f06:	b480      	push	{r7}
 8005f08:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005f0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f18:	6013      	str	r3, [r2, #0]
}
 8005f1a:	bf00      	nop
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr

08005f24 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005f24:	b480      	push	{r7}
 8005f26:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005f28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f36:	6013      	str	r3, [r2, #0]
}
 8005f38:	bf00      	nop
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005f42:	b480      	push	{r7}
 8005f44:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005f46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f50:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f54:	d101      	bne.n	8005f5a <LL_RCC_PLL_IsReady+0x18>
 8005f56:	2301      	movs	r3, #1
 8005f58:	e000      	b.n	8005f5c <LL_RCC_PLL_IsReady+0x1a>
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr

08005f66 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005f66:	b480      	push	{r7}
 8005f68:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005f6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	0a1b      	lsrs	r3, r3, #8
 8005f72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005f80:	b480      	push	{r7}
 8005f82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005f84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005f9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005fb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	f003 0303 	and.w	r3, r3, #3
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005fcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fda:	d101      	bne.n	8005fe0 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e000      	b.n	8005fe2 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005fe0:	2300      	movs	r3, #0
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8005fec:	b480      	push	{r7}
 8005fee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8005ff0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ff4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005ff8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ffc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006000:	d101      	bne.n	8006006 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8006002:	2301      	movs	r3, #1
 8006004:	e000      	b.n	8006008 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr

08006012 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8006012:	b480      	push	{r7}
 8006014:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8006016:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800601a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800601e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006022:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006026:	d101      	bne.n	800602c <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8006028:	2301      	movs	r3, #1
 800602a:	e000      	b.n	800602e <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8006038:	b480      	push	{r7}
 800603a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800603c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006046:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800604a:	d101      	bne.n	8006050 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800604c:	2301      	movs	r3, #1
 800604e:	e000      	b.n	8006052 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800605c:	b480      	push	{r7}
 800605e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8006060:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800606a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800606e:	d101      	bne.n	8006074 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8006070:	2301      	movs	r3, #1
 8006072:	e000      	b.n	8006076 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006080:	b590      	push	{r4, r7, lr}
 8006082:	b08d      	sub	sp, #52	; 0x34
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d101      	bne.n	8006092 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e363      	b.n	800675a <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 0320 	and.w	r3, r3, #32
 800609a:	2b00      	cmp	r3, #0
 800609c:	f000 808d 	beq.w	80061ba <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060a0:	f7ff fea2 	bl	8005de8 <LL_RCC_GetSysClkSource>
 80060a4:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80060a6:	f7ff ff83 	bl	8005fb0 <LL_RCC_PLL_GetMainSource>
 80060aa:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80060ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d005      	beq.n	80060be <HAL_RCC_OscConfig+0x3e>
 80060b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b4:	2b0c      	cmp	r3, #12
 80060b6:	d147      	bne.n	8006148 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80060b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d144      	bne.n	8006148 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	69db      	ldr	r3, [r3, #28]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e347      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80060ce:	f7ff fe4d 	bl	8005d6c <LL_RCC_MSI_GetRange>
 80060d2:	4603      	mov	r3, r0
 80060d4:	429c      	cmp	r4, r3
 80060d6:	d914      	bls.n	8006102 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060dc:	4618      	mov	r0, r3
 80060de:	f000 fd03 	bl	8006ae8 <RCC_SetFlashLatencyFromMSIRange>
 80060e2:	4603      	mov	r3, r0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d001      	beq.n	80060ec <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	e336      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f0:	4618      	mov	r0, r3
 80060f2:	f7ff fe27 	bl	8005d44 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a1b      	ldr	r3, [r3, #32]
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7ff fe4b 	bl	8005d96 <LL_RCC_MSI_SetCalibTrimming>
 8006100:	e013      	b.n	800612a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006106:	4618      	mov	r0, r3
 8006108:	f7ff fe1c 	bl	8005d44 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a1b      	ldr	r3, [r3, #32]
 8006110:	4618      	mov	r0, r3
 8006112:	f7ff fe40 	bl	8005d96 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800611a:	4618      	mov	r0, r3
 800611c:	f000 fce4 	bl	8006ae8 <RCC_SetFlashLatencyFromMSIRange>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d001      	beq.n	800612a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e317      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800612a:	f000 fcc9 	bl	8006ac0 <HAL_RCC_GetHCLKFreq>
 800612e:	4603      	mov	r3, r0
 8006130:	4aa4      	ldr	r2, [pc, #656]	; (80063c4 <HAL_RCC_OscConfig+0x344>)
 8006132:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006134:	4ba4      	ldr	r3, [pc, #656]	; (80063c8 <HAL_RCC_OscConfig+0x348>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4618      	mov	r0, r3
 800613a:	f7fd ff2d 	bl	8003f98 <HAL_InitTick>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d039      	beq.n	80061b8 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e308      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	69db      	ldr	r3, [r3, #28]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d01e      	beq.n	800618e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006150:	f7ff fdc9 	bl	8005ce6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006154:	f7fd ff6e 	bl	8004034 <HAL_GetTick>
 8006158:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800615a:	e008      	b.n	800616e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800615c:	f7fd ff6a 	bl	8004034 <HAL_GetTick>
 8006160:	4602      	mov	r2, r0
 8006162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006164:	1ad3      	subs	r3, r2, r3
 8006166:	2b02      	cmp	r3, #2
 8006168:	d901      	bls.n	800616e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800616a:	2303      	movs	r3, #3
 800616c:	e2f5      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800616e:	f7ff fdd8 	bl	8005d22 <LL_RCC_MSI_IsReady>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d0f1      	beq.n	800615c <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800617c:	4618      	mov	r0, r3
 800617e:	f7ff fde1 	bl	8005d44 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a1b      	ldr	r3, [r3, #32]
 8006186:	4618      	mov	r0, r3
 8006188:	f7ff fe05 	bl	8005d96 <LL_RCC_MSI_SetCalibTrimming>
 800618c:	e015      	b.n	80061ba <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800618e:	f7ff fdb9 	bl	8005d04 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006192:	f7fd ff4f 	bl	8004034 <HAL_GetTick>
 8006196:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006198:	e008      	b.n	80061ac <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800619a:	f7fd ff4b 	bl	8004034 <HAL_GetTick>
 800619e:	4602      	mov	r2, r0
 80061a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d901      	bls.n	80061ac <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e2d6      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80061ac:	f7ff fdb9 	bl	8005d22 <LL_RCC_MSI_IsReady>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d1f1      	bne.n	800619a <HAL_RCC_OscConfig+0x11a>
 80061b6:	e000      	b.n	80061ba <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80061b8:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d047      	beq.n	8006256 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061c6:	f7ff fe0f 	bl	8005de8 <LL_RCC_GetSysClkSource>
 80061ca:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061cc:	f7ff fef0 	bl	8005fb0 <LL_RCC_PLL_GetMainSource>
 80061d0:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80061d2:	6a3b      	ldr	r3, [r7, #32]
 80061d4:	2b08      	cmp	r3, #8
 80061d6:	d005      	beq.n	80061e4 <HAL_RCC_OscConfig+0x164>
 80061d8:	6a3b      	ldr	r3, [r7, #32]
 80061da:	2b0c      	cmp	r3, #12
 80061dc:	d108      	bne.n	80061f0 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	2b03      	cmp	r3, #3
 80061e2:	d105      	bne.n	80061f0 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d134      	bne.n	8006256 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e2b4      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061f8:	d102      	bne.n	8006200 <HAL_RCC_OscConfig+0x180>
 80061fa:	f7ff fbf6 	bl	80059ea <LL_RCC_HSE_Enable>
 80061fe:	e001      	b.n	8006204 <HAL_RCC_OscConfig+0x184>
 8006200:	f7ff fc02 	bl	8005a08 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d012      	beq.n	8006232 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800620c:	f7fd ff12 	bl	8004034 <HAL_GetTick>
 8006210:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8006212:	e008      	b.n	8006226 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006214:	f7fd ff0e 	bl	8004034 <HAL_GetTick>
 8006218:	4602      	mov	r2, r0
 800621a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	2b64      	cmp	r3, #100	; 0x64
 8006220:	d901      	bls.n	8006226 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	e299      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8006226:	f7ff fbfe 	bl	8005a26 <LL_RCC_HSE_IsReady>
 800622a:	4603      	mov	r3, r0
 800622c:	2b00      	cmp	r3, #0
 800622e:	d0f1      	beq.n	8006214 <HAL_RCC_OscConfig+0x194>
 8006230:	e011      	b.n	8006256 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006232:	f7fd feff 	bl	8004034 <HAL_GetTick>
 8006236:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006238:	e008      	b.n	800624c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800623a:	f7fd fefb 	bl	8004034 <HAL_GetTick>
 800623e:	4602      	mov	r2, r0
 8006240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	2b64      	cmp	r3, #100	; 0x64
 8006246:	d901      	bls.n	800624c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006248:	2303      	movs	r3, #3
 800624a:	e286      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800624c:	f7ff fbeb 	bl	8005a26 <LL_RCC_HSE_IsReady>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d1f1      	bne.n	800623a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0302 	and.w	r3, r3, #2
 800625e:	2b00      	cmp	r3, #0
 8006260:	d04c      	beq.n	80062fc <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006262:	f7ff fdc1 	bl	8005de8 <LL_RCC_GetSysClkSource>
 8006266:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006268:	f7ff fea2 	bl	8005fb0 <LL_RCC_PLL_GetMainSource>
 800626c:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800626e:	69bb      	ldr	r3, [r7, #24]
 8006270:	2b04      	cmp	r3, #4
 8006272:	d005      	beq.n	8006280 <HAL_RCC_OscConfig+0x200>
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	2b0c      	cmp	r3, #12
 8006278:	d10e      	bne.n	8006298 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	2b02      	cmp	r3, #2
 800627e:	d10b      	bne.n	8006298 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d101      	bne.n	800628c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e266      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	4618      	mov	r0, r3
 8006292:	f7ff fc0a 	bl	8005aaa <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006296:	e031      	b.n	80062fc <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d019      	beq.n	80062d4 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062a0:	f7ff fbd3 	bl	8005a4a <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062a4:	f7fd fec6 	bl	8004034 <HAL_GetTick>
 80062a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80062aa:	e008      	b.n	80062be <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062ac:	f7fd fec2 	bl	8004034 <HAL_GetTick>
 80062b0:	4602      	mov	r2, r0
 80062b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d901      	bls.n	80062be <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80062ba:	2303      	movs	r3, #3
 80062bc:	e24d      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80062be:	f7ff fbe2 	bl	8005a86 <LL_RCC_HSI_IsReady>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d0f1      	beq.n	80062ac <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	4618      	mov	r0, r3
 80062ce:	f7ff fbec 	bl	8005aaa <LL_RCC_HSI_SetCalibTrimming>
 80062d2:	e013      	b.n	80062fc <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062d4:	f7ff fbc8 	bl	8005a68 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062d8:	f7fd feac 	bl	8004034 <HAL_GetTick>
 80062dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80062de:	e008      	b.n	80062f2 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062e0:	f7fd fea8 	bl	8004034 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d901      	bls.n	80062f2 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e233      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80062f2:	f7ff fbc8 	bl	8005a86 <LL_RCC_HSI_IsReady>
 80062f6:	4603      	mov	r3, r0
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1f1      	bne.n	80062e0 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0308 	and.w	r3, r3, #8
 8006304:	2b00      	cmp	r3, #0
 8006306:	d106      	bne.n	8006316 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8006310:	2b00      	cmp	r3, #0
 8006312:	f000 80a3 	beq.w	800645c <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	695b      	ldr	r3, [r3, #20]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d076      	beq.n	800640c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 0310 	and.w	r3, r3, #16
 8006326:	2b00      	cmp	r3, #0
 8006328:	d046      	beq.n	80063b8 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800632a:	f7ff fc7f 	bl	8005c2c <LL_RCC_LSI1_IsReady>
 800632e:	4603      	mov	r3, r0
 8006330:	2b00      	cmp	r3, #0
 8006332:	d113      	bne.n	800635c <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8006334:	f7ff fc58 	bl	8005be8 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006338:	f7fd fe7c 	bl	8004034 <HAL_GetTick>
 800633c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800633e:	e008      	b.n	8006352 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006340:	f7fd fe78 	bl	8004034 <HAL_GetTick>
 8006344:	4602      	mov	r2, r0
 8006346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	2b02      	cmp	r3, #2
 800634c:	d901      	bls.n	8006352 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e203      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8006352:	f7ff fc6b 	bl	8005c2c <LL_RCC_LSI1_IsReady>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d0f1      	beq.n	8006340 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800635c:	f7ff fc78 	bl	8005c50 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006360:	f7fd fe68 	bl	8004034 <HAL_GetTick>
 8006364:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8006366:	e008      	b.n	800637a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006368:	f7fd fe64 	bl	8004034 <HAL_GetTick>
 800636c:	4602      	mov	r2, r0
 800636e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	2b03      	cmp	r3, #3
 8006374:	d901      	bls.n	800637a <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8006376:	2303      	movs	r3, #3
 8006378:	e1ef      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800637a:	f7ff fc8b 	bl	8005c94 <LL_RCC_LSI2_IsReady>
 800637e:	4603      	mov	r3, r0
 8006380:	2b00      	cmp	r3, #0
 8006382:	d0f1      	beq.n	8006368 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	699b      	ldr	r3, [r3, #24]
 8006388:	4618      	mov	r0, r3
 800638a:	f7ff fc95 	bl	8005cb8 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800638e:	f7ff fc3c 	bl	8005c0a <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006392:	f7fd fe4f 	bl	8004034 <HAL_GetTick>
 8006396:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006398:	e008      	b.n	80063ac <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800639a:	f7fd fe4b 	bl	8004034 <HAL_GetTick>
 800639e:	4602      	mov	r2, r0
 80063a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	d901      	bls.n	80063ac <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80063a8:	2303      	movs	r3, #3
 80063aa:	e1d6      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80063ac:	f7ff fc3e 	bl	8005c2c <LL_RCC_LSI1_IsReady>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1f1      	bne.n	800639a <HAL_RCC_OscConfig+0x31a>
 80063b6:	e051      	b.n	800645c <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80063b8:	f7ff fc16 	bl	8005be8 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063bc:	f7fd fe3a 	bl	8004034 <HAL_GetTick>
 80063c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80063c2:	e00c      	b.n	80063de <HAL_RCC_OscConfig+0x35e>
 80063c4:	2000002c 	.word	0x2000002c
 80063c8:	20000030 	.word	0x20000030
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80063cc:	f7fd fe32 	bl	8004034 <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d901      	bls.n	80063de <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e1bd      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80063de:	f7ff fc25 	bl	8005c2c <LL_RCC_LSI1_IsReady>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d0f1      	beq.n	80063cc <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80063e8:	f7ff fc43 	bl	8005c72 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80063ec:	e008      	b.n	8006400 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80063ee:	f7fd fe21 	bl	8004034 <HAL_GetTick>
 80063f2:	4602      	mov	r2, r0
 80063f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	2b03      	cmp	r3, #3
 80063fa:	d901      	bls.n	8006400 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80063fc:	2303      	movs	r3, #3
 80063fe:	e1ac      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8006400:	f7ff fc48 	bl	8005c94 <LL_RCC_LSI2_IsReady>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d1f1      	bne.n	80063ee <HAL_RCC_OscConfig+0x36e>
 800640a:	e027      	b.n	800645c <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800640c:	f7ff fc31 	bl	8005c72 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006410:	f7fd fe10 	bl	8004034 <HAL_GetTick>
 8006414:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8006416:	e008      	b.n	800642a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006418:	f7fd fe0c 	bl	8004034 <HAL_GetTick>
 800641c:	4602      	mov	r2, r0
 800641e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006420:	1ad3      	subs	r3, r2, r3
 8006422:	2b03      	cmp	r3, #3
 8006424:	d901      	bls.n	800642a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e197      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800642a:	f7ff fc33 	bl	8005c94 <LL_RCC_LSI2_IsReady>
 800642e:	4603      	mov	r3, r0
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1f1      	bne.n	8006418 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8006434:	f7ff fbe9 	bl	8005c0a <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006438:	f7fd fdfc 	bl	8004034 <HAL_GetTick>
 800643c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800643e:	e008      	b.n	8006452 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006440:	f7fd fdf8 	bl	8004034 <HAL_GetTick>
 8006444:	4602      	mov	r2, r0
 8006446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006448:	1ad3      	subs	r3, r2, r3
 800644a:	2b02      	cmp	r3, #2
 800644c:	d901      	bls.n	8006452 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e183      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8006452:	f7ff fbeb 	bl	8005c2c <LL_RCC_LSI1_IsReady>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d1f1      	bne.n	8006440 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0304 	and.w	r3, r3, #4
 8006464:	2b00      	cmp	r3, #0
 8006466:	d05b      	beq.n	8006520 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006468:	4ba7      	ldr	r3, [pc, #668]	; (8006708 <HAL_RCC_OscConfig+0x688>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006470:	2b00      	cmp	r3, #0
 8006472:	d114      	bne.n	800649e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006474:	f7ff fa0a 	bl	800588c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006478:	f7fd fddc 	bl	8004034 <HAL_GetTick>
 800647c:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800647e:	e008      	b.n	8006492 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006480:	f7fd fdd8 	bl	8004034 <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	2b02      	cmp	r3, #2
 800648c:	d901      	bls.n	8006492 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e163      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006492:	4b9d      	ldr	r3, [pc, #628]	; (8006708 <HAL_RCC_OscConfig+0x688>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800649a:	2b00      	cmp	r3, #0
 800649c:	d0f0      	beq.n	8006480 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d102      	bne.n	80064ac <HAL_RCC_OscConfig+0x42c>
 80064a6:	f7ff fb49 	bl	8005b3c <LL_RCC_LSE_Enable>
 80064aa:	e00c      	b.n	80064c6 <HAL_RCC_OscConfig+0x446>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	2b05      	cmp	r3, #5
 80064b2:	d104      	bne.n	80064be <HAL_RCC_OscConfig+0x43e>
 80064b4:	f7ff fb64 	bl	8005b80 <LL_RCC_LSE_EnableBypass>
 80064b8:	f7ff fb40 	bl	8005b3c <LL_RCC_LSE_Enable>
 80064bc:	e003      	b.n	80064c6 <HAL_RCC_OscConfig+0x446>
 80064be:	f7ff fb4e 	bl	8005b5e <LL_RCC_LSE_Disable>
 80064c2:	f7ff fb6e 	bl	8005ba2 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d014      	beq.n	80064f8 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064ce:	f7fd fdb1 	bl	8004034 <HAL_GetTick>
 80064d2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80064d4:	e00a      	b.n	80064ec <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064d6:	f7fd fdad 	bl	8004034 <HAL_GetTick>
 80064da:	4602      	mov	r2, r0
 80064dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d901      	bls.n	80064ec <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e136      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80064ec:	f7ff fb6a 	bl	8005bc4 <LL_RCC_LSE_IsReady>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d0ef      	beq.n	80064d6 <HAL_RCC_OscConfig+0x456>
 80064f6:	e013      	b.n	8006520 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064f8:	f7fd fd9c 	bl	8004034 <HAL_GetTick>
 80064fc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80064fe:	e00a      	b.n	8006516 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006500:	f7fd fd98 	bl	8004034 <HAL_GetTick>
 8006504:	4602      	mov	r2, r0
 8006506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006508:	1ad3      	subs	r3, r2, r3
 800650a:	f241 3288 	movw	r2, #5000	; 0x1388
 800650e:	4293      	cmp	r3, r2
 8006510:	d901      	bls.n	8006516 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e121      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8006516:	f7ff fb55 	bl	8005bc4 <LL_RCC_LSE_IsReady>
 800651a:	4603      	mov	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	d1ef      	bne.n	8006500 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006528:	2b00      	cmp	r3, #0
 800652a:	d02c      	beq.n	8006586 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006530:	2b00      	cmp	r3, #0
 8006532:	d014      	beq.n	800655e <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006534:	f7ff face 	bl	8005ad4 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006538:	f7fd fd7c 	bl	8004034 <HAL_GetTick>
 800653c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800653e:	e008      	b.n	8006552 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006540:	f7fd fd78 	bl	8004034 <HAL_GetTick>
 8006544:	4602      	mov	r2, r0
 8006546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	2b02      	cmp	r3, #2
 800654c:	d901      	bls.n	8006552 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e103      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8006552:	f7ff fae1 	bl	8005b18 <LL_RCC_HSI48_IsReady>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d0f1      	beq.n	8006540 <HAL_RCC_OscConfig+0x4c0>
 800655c:	e013      	b.n	8006586 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800655e:	f7ff faca 	bl	8005af6 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006562:	f7fd fd67 	bl	8004034 <HAL_GetTick>
 8006566:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8006568:	e008      	b.n	800657c <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800656a:	f7fd fd63 	bl	8004034 <HAL_GetTick>
 800656e:	4602      	mov	r2, r0
 8006570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006572:	1ad3      	subs	r3, r2, r3
 8006574:	2b02      	cmp	r3, #2
 8006576:	d901      	bls.n	800657c <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8006578:	2303      	movs	r3, #3
 800657a:	e0ee      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800657c:	f7ff facc 	bl	8005b18 <LL_RCC_HSI48_IsReady>
 8006580:	4603      	mov	r3, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d1f1      	bne.n	800656a <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800658a:	2b00      	cmp	r3, #0
 800658c:	f000 80e4 	beq.w	8006758 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006590:	f7ff fc2a 	bl	8005de8 <LL_RCC_GetSysClkSource>
 8006594:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8006596:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	f040 80b4 	bne.w	8006710 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f003 0203 	and.w	r2, r3, #3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d123      	bne.n	80065fe <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d11c      	bne.n	80065fe <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	0a1b      	lsrs	r3, r3, #8
 80065c8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d114      	bne.n	80065fe <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80065de:	429a      	cmp	r2, r3
 80065e0:	d10d      	bne.n	80065fe <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d106      	bne.n	80065fe <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d05d      	beq.n	80066ba <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	2b0c      	cmp	r3, #12
 8006602:	d058      	beq.n	80066b6 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006604:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800660e:	2b00      	cmp	r3, #0
 8006610:	d001      	beq.n	8006616 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e0a1      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006616:	f7ff fc85 	bl	8005f24 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800661a:	f7fd fd0b 	bl	8004034 <HAL_GetTick>
 800661e:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006620:	e008      	b.n	8006634 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006622:	f7fd fd07 	bl	8004034 <HAL_GetTick>
 8006626:	4602      	mov	r2, r0
 8006628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	2b02      	cmp	r3, #2
 800662e:	d901      	bls.n	8006634 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8006630:	2303      	movs	r3, #3
 8006632:	e092      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006634:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1ef      	bne.n	8006622 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006642:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006646:	68da      	ldr	r2, [r3, #12]
 8006648:	4b30      	ldr	r3, [pc, #192]	; (800670c <HAL_RCC_OscConfig+0x68c>)
 800664a:	4013      	ands	r3, r2
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006654:	4311      	orrs	r1, r2
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800665a:	0212      	lsls	r2, r2, #8
 800665c:	4311      	orrs	r1, r2
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006662:	4311      	orrs	r1, r2
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006668:	4311      	orrs	r1, r2
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800666e:	430a      	orrs	r2, r1
 8006670:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006674:	4313      	orrs	r3, r2
 8006676:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006678:	f7ff fc45 	bl	8005f06 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800667c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800668a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800668c:	f7fd fcd2 	bl	8004034 <HAL_GetTick>
 8006690:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006692:	e008      	b.n	80066a6 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006694:	f7fd fcce 	bl	8004034 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e059      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d0ef      	beq.n	8006694 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80066b4:	e050      	b.n	8006758 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e04f      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d147      	bne.n	8006758 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80066c8:	f7ff fc1d 	bl	8005f06 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80066cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80066dc:	f7fd fcaa 	bl	8004034 <HAL_GetTick>
 80066e0:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066e2:	e008      	b.n	80066f6 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066e4:	f7fd fca6 	bl	8004034 <HAL_GetTick>
 80066e8:	4602      	mov	r2, r0
 80066ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	2b02      	cmp	r3, #2
 80066f0:	d901      	bls.n	80066f6 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	e031      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80066f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006700:	2b00      	cmp	r3, #0
 8006702:	d0ef      	beq.n	80066e4 <HAL_RCC_OscConfig+0x664>
 8006704:	e028      	b.n	8006758 <HAL_RCC_OscConfig+0x6d8>
 8006706:	bf00      	nop
 8006708:	58000400 	.word	0x58000400
 800670c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	2b0c      	cmp	r3, #12
 8006714:	d01e      	beq.n	8006754 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006716:	f7ff fc05 	bl	8005f24 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800671a:	f7fd fc8b 	bl	8004034 <HAL_GetTick>
 800671e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006720:	e008      	b.n	8006734 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006722:	f7fd fc87 	bl	8004034 <HAL_GetTick>
 8006726:	4602      	mov	r2, r0
 8006728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800672a:	1ad3      	subs	r3, r2, r3
 800672c:	2b02      	cmp	r3, #2
 800672e:	d901      	bls.n	8006734 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8006730:	2303      	movs	r3, #3
 8006732:	e012      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006734:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1ef      	bne.n	8006722 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8006742:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006746:	68da      	ldr	r2, [r3, #12]
 8006748:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800674c:	4b05      	ldr	r3, [pc, #20]	; (8006764 <HAL_RCC_OscConfig+0x6e4>)
 800674e:	4013      	ands	r3, r2
 8006750:	60cb      	str	r3, [r1, #12]
 8006752:	e001      	b.n	8006758 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e000      	b.n	800675a <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8006758:	2300      	movs	r3, #0
}
 800675a:	4618      	mov	r0, r3
 800675c:	3734      	adds	r7, #52	; 0x34
 800675e:	46bd      	mov	sp, r7
 8006760:	bd90      	pop	{r4, r7, pc}
 8006762:	bf00      	nop
 8006764:	eefefffc 	.word	0xeefefffc

08006768 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d101      	bne.n	800677c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	e12d      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800677c:	4b98      	ldr	r3, [pc, #608]	; (80069e0 <HAL_RCC_ClockConfig+0x278>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 0307 	and.w	r3, r3, #7
 8006784:	683a      	ldr	r2, [r7, #0]
 8006786:	429a      	cmp	r2, r3
 8006788:	d91b      	bls.n	80067c2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800678a:	4b95      	ldr	r3, [pc, #596]	; (80069e0 <HAL_RCC_ClockConfig+0x278>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f023 0207 	bic.w	r2, r3, #7
 8006792:	4993      	ldr	r1, [pc, #588]	; (80069e0 <HAL_RCC_ClockConfig+0x278>)
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	4313      	orrs	r3, r2
 8006798:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800679a:	f7fd fc4b 	bl	8004034 <HAL_GetTick>
 800679e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067a0:	e008      	b.n	80067b4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80067a2:	f7fd fc47 	bl	8004034 <HAL_GetTick>
 80067a6:	4602      	mov	r2, r0
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d901      	bls.n	80067b4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	e111      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067b4:	4b8a      	ldr	r3, [pc, #552]	; (80069e0 <HAL_RCC_ClockConfig+0x278>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0307 	and.w	r3, r3, #7
 80067bc:	683a      	ldr	r2, [r7, #0]
 80067be:	429a      	cmp	r2, r3
 80067c0:	d1ef      	bne.n	80067a2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0302 	and.w	r3, r3, #2
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d016      	beq.n	80067fc <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7ff fb14 	bl	8005e00 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80067d8:	f7fd fc2c 	bl	8004034 <HAL_GetTick>
 80067dc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80067de:	e008      	b.n	80067f2 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80067e0:	f7fd fc28 	bl	8004034 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d901      	bls.n	80067f2 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e0f2      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80067f2:	f7ff fbe9 	bl	8005fc8 <LL_RCC_IsActiveFlag_HPRE>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d0f1      	beq.n	80067e0 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 0320 	and.w	r3, r3, #32
 8006804:	2b00      	cmp	r3, #0
 8006806:	d016      	beq.n	8006836 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	695b      	ldr	r3, [r3, #20]
 800680c:	4618      	mov	r0, r3
 800680e:	f7ff fb0b 	bl	8005e28 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006812:	f7fd fc0f 	bl	8004034 <HAL_GetTick>
 8006816:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8006818:	e008      	b.n	800682c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800681a:	f7fd fc0b 	bl	8004034 <HAL_GetTick>
 800681e:	4602      	mov	r2, r0
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	2b02      	cmp	r3, #2
 8006826:	d901      	bls.n	800682c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006828:	2303      	movs	r3, #3
 800682a:	e0d5      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800682c:	f7ff fbde 	bl	8005fec <LL_RCC_IsActiveFlag_C2HPRE>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d0f1      	beq.n	800681a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800683e:	2b00      	cmp	r3, #0
 8006840:	d016      	beq.n	8006870 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	699b      	ldr	r3, [r3, #24]
 8006846:	4618      	mov	r0, r3
 8006848:	f7ff fb04 	bl	8005e54 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800684c:	f7fd fbf2 	bl	8004034 <HAL_GetTick>
 8006850:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006852:	e008      	b.n	8006866 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006854:	f7fd fbee 	bl	8004034 <HAL_GetTick>
 8006858:	4602      	mov	r2, r0
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	1ad3      	subs	r3, r2, r3
 800685e:	2b02      	cmp	r3, #2
 8006860:	d901      	bls.n	8006866 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006862:	2303      	movs	r3, #3
 8006864:	e0b8      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006866:	f7ff fbd4 	bl	8006012 <LL_RCC_IsActiveFlag_SHDHPRE>
 800686a:	4603      	mov	r3, r0
 800686c:	2b00      	cmp	r3, #0
 800686e:	d0f1      	beq.n	8006854 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b00      	cmp	r3, #0
 800687a:	d016      	beq.n	80068aa <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	4618      	mov	r0, r3
 8006882:	f7ff fafe 	bl	8005e82 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006886:	f7fd fbd5 	bl	8004034 <HAL_GetTick>
 800688a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800688c:	e008      	b.n	80068a0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800688e:	f7fd fbd1 	bl	8004034 <HAL_GetTick>
 8006892:	4602      	mov	r2, r0
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	2b02      	cmp	r3, #2
 800689a:	d901      	bls.n	80068a0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800689c:	2303      	movs	r3, #3
 800689e:	e09b      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80068a0:	f7ff fbca 	bl	8006038 <LL_RCC_IsActiveFlag_PPRE1>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d0f1      	beq.n	800688e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 0308 	and.w	r3, r3, #8
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d017      	beq.n	80068e6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	00db      	lsls	r3, r3, #3
 80068bc:	4618      	mov	r0, r3
 80068be:	f7ff faf4 	bl	8005eaa <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80068c2:	f7fd fbb7 	bl	8004034 <HAL_GetTick>
 80068c6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80068c8:	e008      	b.n	80068dc <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80068ca:	f7fd fbb3 	bl	8004034 <HAL_GetTick>
 80068ce:	4602      	mov	r2, r0
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	1ad3      	subs	r3, r2, r3
 80068d4:	2b02      	cmp	r3, #2
 80068d6:	d901      	bls.n	80068dc <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e07d      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80068dc:	f7ff fbbe 	bl	800605c <LL_RCC_IsActiveFlag_PPRE2>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d0f1      	beq.n	80068ca <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 0301 	and.w	r3, r3, #1
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d043      	beq.n	800697a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	2b02      	cmp	r3, #2
 80068f8:	d106      	bne.n	8006908 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80068fa:	f7ff f894 	bl	8005a26 <LL_RCC_HSE_IsReady>
 80068fe:	4603      	mov	r3, r0
 8006900:	2b00      	cmp	r3, #0
 8006902:	d11e      	bne.n	8006942 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e067      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	2b03      	cmp	r3, #3
 800690e:	d106      	bne.n	800691e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006910:	f7ff fb17 	bl	8005f42 <LL_RCC_PLL_IsReady>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d113      	bne.n	8006942 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e05c      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d106      	bne.n	8006934 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006926:	f7ff f9fc 	bl	8005d22 <LL_RCC_MSI_IsReady>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d108      	bne.n	8006942 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e051      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006934:	f7ff f8a7 	bl	8005a86 <LL_RCC_HSI_IsReady>
 8006938:	4603      	mov	r3, r0
 800693a:	2b00      	cmp	r3, #0
 800693c:	d101      	bne.n	8006942 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	e04a      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	4618      	mov	r0, r3
 8006948:	f7ff fa3a 	bl	8005dc0 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800694c:	f7fd fb72 	bl	8004034 <HAL_GetTick>
 8006950:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006952:	e00a      	b.n	800696a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006954:	f7fd fb6e 	bl	8004034 <HAL_GetTick>
 8006958:	4602      	mov	r2, r0
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	1ad3      	subs	r3, r2, r3
 800695e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006962:	4293      	cmp	r3, r2
 8006964:	d901      	bls.n	800696a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8006966:	2303      	movs	r3, #3
 8006968:	e036      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800696a:	f7ff fa3d 	bl	8005de8 <LL_RCC_GetSysClkSource>
 800696e:	4602      	mov	r2, r0
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	429a      	cmp	r2, r3
 8006978:	d1ec      	bne.n	8006954 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800697a:	4b19      	ldr	r3, [pc, #100]	; (80069e0 <HAL_RCC_ClockConfig+0x278>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 0307 	and.w	r3, r3, #7
 8006982:	683a      	ldr	r2, [r7, #0]
 8006984:	429a      	cmp	r2, r3
 8006986:	d21b      	bcs.n	80069c0 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006988:	4b15      	ldr	r3, [pc, #84]	; (80069e0 <HAL_RCC_ClockConfig+0x278>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f023 0207 	bic.w	r2, r3, #7
 8006990:	4913      	ldr	r1, [pc, #76]	; (80069e0 <HAL_RCC_ClockConfig+0x278>)
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	4313      	orrs	r3, r2
 8006996:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006998:	f7fd fb4c 	bl	8004034 <HAL_GetTick>
 800699c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800699e:	e008      	b.n	80069b2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80069a0:	f7fd fb48 	bl	8004034 <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d901      	bls.n	80069b2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80069ae:	2303      	movs	r3, #3
 80069b0:	e012      	b.n	80069d8 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069b2:	4b0b      	ldr	r3, [pc, #44]	; (80069e0 <HAL_RCC_ClockConfig+0x278>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 0307 	and.w	r3, r3, #7
 80069ba:	683a      	ldr	r2, [r7, #0]
 80069bc:	429a      	cmp	r2, r3
 80069be:	d1ef      	bne.n	80069a0 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80069c0:	f000 f87e 	bl	8006ac0 <HAL_RCC_GetHCLKFreq>
 80069c4:	4603      	mov	r3, r0
 80069c6:	4a07      	ldr	r2, [pc, #28]	; (80069e4 <HAL_RCC_ClockConfig+0x27c>)
 80069c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80069ca:	f7fd fb3f 	bl	800404c <HAL_GetTickPrio>
 80069ce:	4603      	mov	r3, r0
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7fd fae1 	bl	8003f98 <HAL_InitTick>
 80069d6:	4603      	mov	r3, r0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3710      	adds	r7, #16
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}
 80069e0:	58004000 	.word	0x58004000
 80069e4:	2000002c 	.word	0x2000002c

080069e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069e8:	b590      	push	{r4, r7, lr}
 80069ea:	b085      	sub	sp, #20
 80069ec:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069ee:	f7ff f9fb 	bl	8005de8 <LL_RCC_GetSysClkSource>
 80069f2:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d10a      	bne.n	8006a10 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80069fa:	f7ff f9b7 	bl	8005d6c <LL_RCC_MSI_GetRange>
 80069fe:	4603      	mov	r3, r0
 8006a00:	091b      	lsrs	r3, r3, #4
 8006a02:	f003 030f 	and.w	r3, r3, #15
 8006a06:	4a2b      	ldr	r2, [pc, #172]	; (8006ab4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006a08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a0c:	60fb      	str	r3, [r7, #12]
 8006a0e:	e04b      	b.n	8006aa8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2b04      	cmp	r3, #4
 8006a14:	d102      	bne.n	8006a1c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006a16:	4b28      	ldr	r3, [pc, #160]	; (8006ab8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006a18:	60fb      	str	r3, [r7, #12]
 8006a1a:	e045      	b.n	8006aa8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2b08      	cmp	r3, #8
 8006a20:	d10a      	bne.n	8006a38 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006a22:	f7fe ffd0 	bl	80059c6 <LL_RCC_HSE_IsEnabledDiv2>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d102      	bne.n	8006a32 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006a2c:	4b22      	ldr	r3, [pc, #136]	; (8006ab8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006a2e:	60fb      	str	r3, [r7, #12]
 8006a30:	e03a      	b.n	8006aa8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006a32:	4b22      	ldr	r3, [pc, #136]	; (8006abc <HAL_RCC_GetSysClockFreq+0xd4>)
 8006a34:	60fb      	str	r3, [r7, #12]
 8006a36:	e037      	b.n	8006aa8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006a38:	f7ff faba 	bl	8005fb0 <LL_RCC_PLL_GetMainSource>
 8006a3c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	2b02      	cmp	r3, #2
 8006a42:	d003      	beq.n	8006a4c <HAL_RCC_GetSysClockFreq+0x64>
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	2b03      	cmp	r3, #3
 8006a48:	d003      	beq.n	8006a52 <HAL_RCC_GetSysClockFreq+0x6a>
 8006a4a:	e00d      	b.n	8006a68 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006a4c:	4b1a      	ldr	r3, [pc, #104]	; (8006ab8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006a4e:	60bb      	str	r3, [r7, #8]
        break;
 8006a50:	e015      	b.n	8006a7e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006a52:	f7fe ffb8 	bl	80059c6 <LL_RCC_HSE_IsEnabledDiv2>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d102      	bne.n	8006a62 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006a5c:	4b16      	ldr	r3, [pc, #88]	; (8006ab8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006a5e:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006a60:	e00d      	b.n	8006a7e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8006a62:	4b16      	ldr	r3, [pc, #88]	; (8006abc <HAL_RCC_GetSysClockFreq+0xd4>)
 8006a64:	60bb      	str	r3, [r7, #8]
        break;
 8006a66:	e00a      	b.n	8006a7e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8006a68:	f7ff f980 	bl	8005d6c <LL_RCC_MSI_GetRange>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	091b      	lsrs	r3, r3, #4
 8006a70:	f003 030f 	and.w	r3, r3, #15
 8006a74:	4a0f      	ldr	r2, [pc, #60]	; (8006ab4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006a76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a7a:	60bb      	str	r3, [r7, #8]
        break;
 8006a7c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8006a7e:	f7ff fa72 	bl	8005f66 <LL_RCC_PLL_GetN>
 8006a82:	4602      	mov	r2, r0
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	fb03 f402 	mul.w	r4, r3, r2
 8006a8a:	f7ff fa85 	bl	8005f98 <LL_RCC_PLL_GetDivider>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	091b      	lsrs	r3, r3, #4
 8006a92:	3301      	adds	r3, #1
 8006a94:	fbb4 f4f3 	udiv	r4, r4, r3
 8006a98:	f7ff fa72 	bl	8005f80 <LL_RCC_PLL_GetR>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	0f5b      	lsrs	r3, r3, #29
 8006aa0:	3301      	adds	r3, #1
 8006aa2:	fbb4 f3f3 	udiv	r3, r4, r3
 8006aa6:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3714      	adds	r7, #20
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd90      	pop	{r4, r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	0800ca10 	.word	0x0800ca10
 8006ab8:	00f42400 	.word	0x00f42400
 8006abc:	01e84800 	.word	0x01e84800

08006ac0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ac0:	b598      	push	{r3, r4, r7, lr}
 8006ac2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006ac4:	f7ff ff90 	bl	80069e8 <HAL_RCC_GetSysClockFreq>
 8006ac8:	4604      	mov	r4, r0
 8006aca:	f7ff fa02 	bl	8005ed2 <LL_RCC_GetAHBPrescaler>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	091b      	lsrs	r3, r3, #4
 8006ad2:	f003 030f 	and.w	r3, r3, #15
 8006ad6:	4a03      	ldr	r2, [pc, #12]	; (8006ae4 <HAL_RCC_GetHCLKFreq+0x24>)
 8006ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006adc:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	bd98      	pop	{r3, r4, r7, pc}
 8006ae4:	0800c9d0 	.word	0x0800c9d0

08006ae8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006ae8:	b590      	push	{r4, r7, lr}
 8006aea:	b085      	sub	sp, #20
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2bb0      	cmp	r3, #176	; 0xb0
 8006af4:	d903      	bls.n	8006afe <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8006af6:	4b15      	ldr	r3, [pc, #84]	; (8006b4c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006afa:	60fb      	str	r3, [r7, #12]
 8006afc:	e007      	b.n	8006b0e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	091b      	lsrs	r3, r3, #4
 8006b02:	f003 030f 	and.w	r3, r3, #15
 8006b06:	4a11      	ldr	r2, [pc, #68]	; (8006b4c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8006b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b0c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8006b0e:	f7ff f9ec 	bl	8005eea <LL_RCC_GetAHB4Prescaler>
 8006b12:	4603      	mov	r3, r0
 8006b14:	091b      	lsrs	r3, r3, #4
 8006b16:	f003 030f 	and.w	r3, r3, #15
 8006b1a:	4a0d      	ldr	r2, [pc, #52]	; (8006b50 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8006b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b20:	68fa      	ldr	r2, [r7, #12]
 8006b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b26:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	4a0a      	ldr	r2, [pc, #40]	; (8006b54 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8006b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b30:	0c9c      	lsrs	r4, r3, #18
 8006b32:	f7fe ff03 	bl	800593c <HAL_PWREx_GetVoltageRange>
 8006b36:	4603      	mov	r3, r0
 8006b38:	4619      	mov	r1, r3
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	f000 f80c 	bl	8006b58 <RCC_SetFlashLatency>
 8006b40:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3714      	adds	r7, #20
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd90      	pop	{r4, r7, pc}
 8006b4a:	bf00      	nop
 8006b4c:	0800ca10 	.word	0x0800ca10
 8006b50:	0800c9d0 	.word	0x0800c9d0
 8006b54:	431bde83 	.word	0x431bde83

08006b58 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006b58:	b590      	push	{r4, r7, lr}
 8006b5a:	b093      	sub	sp, #76	; 0x4c
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006b62:	4b37      	ldr	r3, [pc, #220]	; (8006c40 <RCC_SetFlashLatency+0xe8>)
 8006b64:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8006b68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006b6a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8006b6e:	4a35      	ldr	r2, [pc, #212]	; (8006c44 <RCC_SetFlashLatency+0xec>)
 8006b70:	f107 031c 	add.w	r3, r7, #28
 8006b74:	ca07      	ldmia	r2, {r0, r1, r2}
 8006b76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8006b7a:	4b33      	ldr	r3, [pc, #204]	; (8006c48 <RCC_SetFlashLatency+0xf0>)
 8006b7c:	f107 040c 	add.w	r4, r7, #12
 8006b80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006b82:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006b86:	2300      	movs	r3, #0
 8006b88:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b90:	d11a      	bne.n	8006bc8 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006b92:	2300      	movs	r3, #0
 8006b94:	643b      	str	r3, [r7, #64]	; 0x40
 8006b96:	e013      	b.n	8006bc0 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006b98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	3348      	adds	r3, #72	; 0x48
 8006b9e:	443b      	add	r3, r7
 8006ba0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d807      	bhi.n	8006bba <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006baa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	3348      	adds	r3, #72	; 0x48
 8006bb0:	443b      	add	r3, r7
 8006bb2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006bb6:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8006bb8:	e020      	b.n	8006bfc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006bba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	643b      	str	r3, [r7, #64]	; 0x40
 8006bc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bc2:	2b03      	cmp	r3, #3
 8006bc4:	d9e8      	bls.n	8006b98 <RCC_SetFlashLatency+0x40>
 8006bc6:	e019      	b.n	8006bfc <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006bc8:	2300      	movs	r3, #0
 8006bca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bcc:	e013      	b.n	8006bf6 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006bce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bd0:	009b      	lsls	r3, r3, #2
 8006bd2:	3348      	adds	r3, #72	; 0x48
 8006bd4:	443b      	add	r3, r7
 8006bd6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d807      	bhi.n	8006bf0 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006be0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	3348      	adds	r3, #72	; 0x48
 8006be6:	443b      	add	r3, r7
 8006be8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006bec:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8006bee:	e005      	b.n	8006bfc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d9e8      	bls.n	8006bce <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8006bfc:	4b13      	ldr	r3, [pc, #76]	; (8006c4c <RCC_SetFlashLatency+0xf4>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f023 0207 	bic.w	r2, r3, #7
 8006c04:	4911      	ldr	r1, [pc, #68]	; (8006c4c <RCC_SetFlashLatency+0xf4>)
 8006c06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006c0c:	f7fd fa12 	bl	8004034 <HAL_GetTick>
 8006c10:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006c12:	e008      	b.n	8006c26 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006c14:	f7fd fa0e 	bl	8004034 <HAL_GetTick>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c1c:	1ad3      	subs	r3, r2, r3
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d901      	bls.n	8006c26 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e007      	b.n	8006c36 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006c26:	4b09      	ldr	r3, [pc, #36]	; (8006c4c <RCC_SetFlashLatency+0xf4>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 0307 	and.w	r3, r3, #7
 8006c2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d1ef      	bne.n	8006c14 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8006c34:	2300      	movs	r3, #0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	374c      	adds	r7, #76	; 0x4c
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd90      	pop	{r4, r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	0800c964 	.word	0x0800c964
 8006c44:	0800c974 	.word	0x0800c974
 8006c48:	0800c980 	.word	0x0800c980
 8006c4c:	58004000 	.word	0x58004000

08006c50 <LL_RCC_LSE_IsEnabled>:
{
 8006c50:	b480      	push	{r7}
 8006c52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006c54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c5c:	f003 0301 	and.w	r3, r3, #1
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d101      	bne.n	8006c68 <LL_RCC_LSE_IsEnabled+0x18>
 8006c64:	2301      	movs	r3, #1
 8006c66:	e000      	b.n	8006c6a <LL_RCC_LSE_IsEnabled+0x1a>
 8006c68:	2300      	movs	r3, #0
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr

08006c74 <LL_RCC_LSE_IsReady>:
{
 8006c74:	b480      	push	{r7}
 8006c76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006c78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c80:	f003 0302 	and.w	r3, r3, #2
 8006c84:	2b02      	cmp	r3, #2
 8006c86:	d101      	bne.n	8006c8c <LL_RCC_LSE_IsReady+0x18>
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e000      	b.n	8006c8e <LL_RCC_LSE_IsReady+0x1a>
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <LL_RCC_SetRFWKPClockSource>:
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006ca0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ca4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ca8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006cac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8006cb8:	bf00      	nop
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <LL_RCC_SetSMPSClockSource>:
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8006ccc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd2:	f023 0203 	bic.w	r2, r3, #3
 8006cd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <LL_RCC_SetSMPSPrescaler>:
{
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8006cf4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006cfe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <LL_RCC_SetUSARTClockSource>:
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8006d1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d24:	f023 0203 	bic.w	r2, r3, #3
 8006d28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <LL_RCC_SetLPUARTClockSource>:
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006d48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d50:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006d54:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d60:	bf00      	nop
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <LL_RCC_SetI2CClockSource>:
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006d74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d78:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	091b      	lsrs	r3, r3, #4
 8006d80:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006d84:	43db      	mvns	r3, r3
 8006d86:	401a      	ands	r2, r3
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	011b      	lsls	r3, r3, #4
 8006d8c:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006d90:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d94:	4313      	orrs	r3, r2
 8006d96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d9a:	bf00      	nop
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr

08006da6 <LL_RCC_SetLPTIMClockSource>:
{
 8006da6:	b480      	push	{r7}
 8006da8:	b083      	sub	sp, #12
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006dae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006db2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	0c1b      	lsrs	r3, r3, #16
 8006dba:	041b      	lsls	r3, r3, #16
 8006dbc:	43db      	mvns	r3, r3
 8006dbe:	401a      	ands	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	041b      	lsls	r3, r3, #16
 8006dc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006dce:	bf00      	nop
 8006dd0:	370c      	adds	r7, #12
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr

08006dda <LL_RCC_SetSAIClockSource>:
{
 8006dda:	b480      	push	{r7}
 8006ddc:	b083      	sub	sp, #12
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8006de2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006dee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	4313      	orrs	r3, r2
 8006df6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006dfa:	bf00      	nop
 8006dfc:	370c      	adds	r7, #12
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr

08006e06 <LL_RCC_SetRNGClockSource>:
{
 8006e06:	b480      	push	{r7}
 8006e08:	b083      	sub	sp, #12
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006e0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e16:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006e1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006e26:	bf00      	nop
 8006e28:	370c      	adds	r7, #12
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr

08006e32 <LL_RCC_SetCLK48ClockSource>:
{
 8006e32:	b480      	push	{r7}
 8006e34:	b083      	sub	sp, #12
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8006e3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e42:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006e46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006e52:	bf00      	nop
 8006e54:	370c      	adds	r7, #12
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr

08006e5e <LL_RCC_SetUSBClockSource>:
{
 8006e5e:	b580      	push	{r7, lr}
 8006e60:	b082      	sub	sp, #8
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f7ff ffe3 	bl	8006e32 <LL_RCC_SetCLK48ClockSource>
}
 8006e6c:	bf00      	nop
 8006e6e:	3708      	adds	r7, #8
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <LL_RCC_SetADCClockSource>:
{
 8006e74:	b480      	push	{r7}
 8006e76:	b083      	sub	sp, #12
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006e7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e84:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006e88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006e94:	bf00      	nop
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <LL_RCC_SetRTCClockSource>:
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006ea8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006eb0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006eb4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006ec0:	bf00      	nop
 8006ec2:	370c      	adds	r7, #12
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr

08006ecc <LL_RCC_GetRTCClockSource>:
{
 8006ecc:	b480      	push	{r7}
 8006ece:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006ed0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ed8:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr

08006ee6 <LL_RCC_ForceBackupDomainReset>:
{
 8006ee6:	b480      	push	{r7}
 8006ee8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006eea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ef2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006ef6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006efa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006efe:	bf00      	nop
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <LL_RCC_ReleaseBackupDomainReset>:
{
 8006f08:	b480      	push	{r7}
 8006f0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006f0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006f20:	bf00      	nop
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr

08006f2a <LL_RCC_PLLSAI1_Enable>:
{
 8006f2a:	b480      	push	{r7}
 8006f2c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006f2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f38:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006f3c:	6013      	str	r3, [r2, #0]
}
 8006f3e:	bf00      	nop
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <LL_RCC_PLLSAI1_Disable>:
{
 8006f48:	b480      	push	{r7}
 8006f4a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8006f4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f56:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006f5a:	6013      	str	r3, [r2, #0]
}
 8006f5c:	bf00      	nop
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr

08006f66 <LL_RCC_PLLSAI1_IsReady>:
{
 8006f66:	b480      	push	{r7}
 8006f68:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006f6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f78:	d101      	bne.n	8006f7e <LL_RCC_PLLSAI1_IsReady+0x18>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e000      	b.n	8006f80 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8006f7e:	2300      	movs	r3, #0
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr

08006f8a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f8a:	b580      	push	{r7, lr}
 8006f8c:	b088      	sub	sp, #32
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8006f92:	2300      	movs	r3, #0
 8006f94:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006f96:	2300      	movs	r3, #0
 8006f98:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d034      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006faa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006fae:	d021      	beq.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8006fb0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006fb4:	d81b      	bhi.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006fb6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006fba:	d01d      	beq.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8006fbc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006fc0:	d815      	bhi.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d00b      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x54>
 8006fc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006fca:	d110      	bne.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8006fcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006fd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fda:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8006fdc:	e00d      	b.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	3304      	adds	r3, #4
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f000 f947 	bl	8007276 <RCCEx_PLLSAI1_ConfigNP>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006fec:	e005      	b.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	77fb      	strb	r3, [r7, #31]
        break;
 8006ff2:	e002      	b.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8006ff4:	bf00      	nop
 8006ff6:	e000      	b.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8006ff8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ffa:	7ffb      	ldrb	r3, [r7, #31]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d105      	bne.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007004:	4618      	mov	r0, r3
 8007006:	f7ff fee8 	bl	8006dda <LL_RCC_SetSAIClockSource>
 800700a:	e001      	b.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800700c:	7ffb      	ldrb	r3, [r7, #31]
 800700e:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007018:	2b00      	cmp	r3, #0
 800701a:	d046      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800701c:	f7ff ff56 	bl	8006ecc <LL_RCC_GetRTCClockSource>
 8007020:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007026:	69ba      	ldr	r2, [r7, #24]
 8007028:	429a      	cmp	r2, r3
 800702a:	d03c      	beq.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800702c:	f7fe fc2e 	bl	800588c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8007030:	69bb      	ldr	r3, [r7, #24]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d105      	bne.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800703a:	4618      	mov	r0, r3
 800703c:	f7ff ff30 	bl	8006ea0 <LL_RCC_SetRTCClockSource>
 8007040:	e02e      	b.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8007042:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007046:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800704a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800704c:	f7ff ff4b 	bl	8006ee6 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8007050:	f7ff ff5a 	bl	8006f08 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705e:	4313      	orrs	r3, r2
 8007060:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8007062:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800706c:	f7ff fdf0 	bl	8006c50 <LL_RCC_LSE_IsEnabled>
 8007070:	4603      	mov	r3, r0
 8007072:	2b01      	cmp	r3, #1
 8007074:	d114      	bne.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007076:	f7fc ffdd 	bl	8004034 <HAL_GetTick>
 800707a:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800707c:	e00b      	b.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800707e:	f7fc ffd9 	bl	8004034 <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	f241 3288 	movw	r2, #5000	; 0x1388
 800708c:	4293      	cmp	r3, r2
 800708e:	d902      	bls.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	77fb      	strb	r3, [r7, #31]
              break;
 8007094:	e004      	b.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8007096:	f7ff fded 	bl	8006c74 <LL_RCC_LSE_IsReady>
 800709a:	4603      	mov	r3, r0
 800709c:	2b01      	cmp	r3, #1
 800709e:	d1ee      	bne.n	800707e <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80070a0:	7ffb      	ldrb	r3, [r7, #31]
 80070a2:	77bb      	strb	r3, [r7, #30]
 80070a4:	e001      	b.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070a6:	7ffb      	ldrb	r3, [r7, #31]
 80070a8:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d004      	beq.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	699b      	ldr	r3, [r3, #24]
 80070ba:	4618      	mov	r0, r3
 80070bc:	f7ff fe2a 	bl	8006d14 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f003 0302 	and.w	r3, r3, #2
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d004      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	69db      	ldr	r3, [r3, #28]
 80070d0:	4618      	mov	r0, r3
 80070d2:	f7ff fe35 	bl	8006d40 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 0310 	and.w	r3, r3, #16
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d004      	beq.n	80070ec <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7ff fe5d 	bl	8006da6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 0320 	and.w	r3, r3, #32
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d004      	beq.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070fc:	4618      	mov	r0, r3
 80070fe:	f7ff fe52 	bl	8006da6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 0304 	and.w	r3, r3, #4
 800710a:	2b00      	cmp	r3, #0
 800710c:	d004      	beq.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	4618      	mov	r0, r3
 8007114:	f7ff fe2a 	bl	8006d6c <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0308 	and.w	r3, r3, #8
 8007120:	2b00      	cmp	r3, #0
 8007122:	d004      	beq.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007128:	4618      	mov	r0, r3
 800712a:	f7ff fe1f 	bl	8006d6c <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007136:	2b00      	cmp	r3, #0
 8007138:	d022      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800713e:	4618      	mov	r0, r3
 8007140:	f7ff fe8d 	bl	8006e5e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007148:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800714c:	d107      	bne.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800714e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007158:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800715c:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007162:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007166:	d10b      	bne.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	3304      	adds	r3, #4
 800716c:	4618      	mov	r0, r3
 800716e:	f000 f8dd 	bl	800732c <RCCEx_PLLSAI1_ConfigNQ>
 8007172:	4603      	mov	r3, r0
 8007174:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007176:	7ffb      	ldrb	r3, [r7, #31]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d001      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800717c:	7ffb      	ldrb	r3, [r7, #31]
 800717e:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007188:	2b00      	cmp	r3, #0
 800718a:	d02b      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007194:	d008      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800719a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800719e:	d003      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d105      	bne.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ac:	4618      	mov	r0, r3
 80071ae:	f7ff fe2a 	bl	8006e06 <LL_RCC_SetRNGClockSource>
 80071b2:	e00a      	b.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x240>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071bc:	60fb      	str	r3, [r7, #12]
 80071be:	2000      	movs	r0, #0
 80071c0:	f7ff fe21 	bl	8006e06 <LL_RCC_SetRNGClockSource>
 80071c4:	68f8      	ldr	r0, [r7, #12]
 80071c6:	f7ff fe34 	bl	8006e32 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ce:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80071d2:	d107      	bne.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80071d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071d8:	68db      	ldr	r3, [r3, #12]
 80071da:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80071de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80071e2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d022      	beq.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071f4:	4618      	mov	r0, r3
 80071f6:	f7ff fe3d 	bl	8006e74 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007202:	d107      	bne.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007204:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007208:	68db      	ldr	r3, [r3, #12]
 800720a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800720e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007212:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007218:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800721c:	d10b      	bne.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	3304      	adds	r3, #4
 8007222:	4618      	mov	r0, r3
 8007224:	f000 f8dd 	bl	80073e2 <RCCEx_PLLSAI1_ConfigNR>
 8007228:	4603      	mov	r3, r0
 800722a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800722c:	7ffb      	ldrb	r3, [r7, #31]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d001      	beq.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8007232:	7ffb      	ldrb	r3, [r7, #31]
 8007234:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800723e:	2b00      	cmp	r3, #0
 8007240:	d004      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007246:	4618      	mov	r0, r3
 8007248:	f7ff fd26 	bl	8006c98 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007254:	2b00      	cmp	r3, #0
 8007256:	d009      	beq.n	800726c <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800725c:	4618      	mov	r0, r3
 800725e:	f7ff fd45 	bl	8006cec <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007266:	4618      	mov	r0, r3
 8007268:	f7ff fd2c 	bl	8006cc4 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800726c:	7fbb      	ldrb	r3, [r7, #30]
}
 800726e:	4618      	mov	r0, r3
 8007270:	3720      	adds	r7, #32
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}

08007276 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007276:	b580      	push	{r7, lr}
 8007278:	b084      	sub	sp, #16
 800727a:	af00      	add	r7, sp, #0
 800727c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800727e:	2300      	movs	r3, #0
 8007280:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007282:	f7ff fe61 	bl	8006f48 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007286:	f7fc fed5 	bl	8004034 <HAL_GetTick>
 800728a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800728c:	e009      	b.n	80072a2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800728e:	f7fc fed1 	bl	8004034 <HAL_GetTick>
 8007292:	4602      	mov	r2, r0
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	2b02      	cmp	r3, #2
 800729a:	d902      	bls.n	80072a2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800729c:	2303      	movs	r3, #3
 800729e:	73fb      	strb	r3, [r7, #15]
      break;
 80072a0:	e004      	b.n	80072ac <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80072a2:	f7ff fe60 	bl	8006f66 <LL_RCC_PLLSAI1_IsReady>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d1f0      	bne.n	800728e <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80072ac:	7bfb      	ldrb	r3, [r7, #15]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d137      	bne.n	8007322 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80072b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80072b6:	691b      	ldr	r3, [r3, #16]
 80072b8:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	021b      	lsls	r3, r3, #8
 80072c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80072c6:	4313      	orrs	r3, r2
 80072c8:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80072ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80072dc:	4313      	orrs	r3, r2
 80072de:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80072e0:	f7ff fe23 	bl	8006f2a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072e4:	f7fc fea6 	bl	8004034 <HAL_GetTick>
 80072e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80072ea:	e009      	b.n	8007300 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80072ec:	f7fc fea2 	bl	8004034 <HAL_GetTick>
 80072f0:	4602      	mov	r2, r0
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	d902      	bls.n	8007300 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	73fb      	strb	r3, [r7, #15]
        break;
 80072fe:	e004      	b.n	800730a <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007300:	f7ff fe31 	bl	8006f66 <LL_RCC_PLLSAI1_IsReady>
 8007304:	4603      	mov	r3, r0
 8007306:	2b01      	cmp	r3, #1
 8007308:	d1f0      	bne.n	80072ec <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800730a:	7bfb      	ldrb	r3, [r7, #15]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d108      	bne.n	8007322 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007310:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007314:	691a      	ldr	r2, [r3, #16]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800731e:	4313      	orrs	r3, r2
 8007320:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8007322:	7bfb      	ldrb	r3, [r7, #15]
}
 8007324:	4618      	mov	r0, r3
 8007326:	3710      	adds	r7, #16
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}

0800732c <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b084      	sub	sp, #16
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007334:	2300      	movs	r3, #0
 8007336:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007338:	f7ff fe06 	bl	8006f48 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800733c:	f7fc fe7a 	bl	8004034 <HAL_GetTick>
 8007340:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007342:	e009      	b.n	8007358 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007344:	f7fc fe76 	bl	8004034 <HAL_GetTick>
 8007348:	4602      	mov	r2, r0
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	1ad3      	subs	r3, r2, r3
 800734e:	2b02      	cmp	r3, #2
 8007350:	d902      	bls.n	8007358 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8007352:	2303      	movs	r3, #3
 8007354:	73fb      	strb	r3, [r7, #15]
      break;
 8007356:	e004      	b.n	8007362 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007358:	f7ff fe05 	bl	8006f66 <LL_RCC_PLLSAI1_IsReady>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d1f0      	bne.n	8007344 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8007362:	7bfb      	ldrb	r3, [r7, #15]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d137      	bne.n	80073d8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007368:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800736c:	691b      	ldr	r3, [r3, #16]
 800736e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	021b      	lsls	r3, r3, #8
 8007378:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800737c:	4313      	orrs	r3, r2
 800737e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8007380:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007392:	4313      	orrs	r3, r2
 8007394:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007396:	f7ff fdc8 	bl	8006f2a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800739a:	f7fc fe4b 	bl	8004034 <HAL_GetTick>
 800739e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80073a0:	e009      	b.n	80073b6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80073a2:	f7fc fe47 	bl	8004034 <HAL_GetTick>
 80073a6:	4602      	mov	r2, r0
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	1ad3      	subs	r3, r2, r3
 80073ac:	2b02      	cmp	r3, #2
 80073ae:	d902      	bls.n	80073b6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80073b0:	2303      	movs	r3, #3
 80073b2:	73fb      	strb	r3, [r7, #15]
        break;
 80073b4:	e004      	b.n	80073c0 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80073b6:	f7ff fdd6 	bl	8006f66 <LL_RCC_PLLSAI1_IsReady>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d1f0      	bne.n	80073a2 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80073c0:	7bfb      	ldrb	r3, [r7, #15]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d108      	bne.n	80073d8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80073c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80073ca:	691a      	ldr	r2, [r3, #16]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	691b      	ldr	r3, [r3, #16]
 80073d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80073d4:	4313      	orrs	r3, r2
 80073d6:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3710      	adds	r7, #16
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b084      	sub	sp, #16
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80073ea:	2300      	movs	r3, #0
 80073ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80073ee:	f7ff fdab 	bl	8006f48 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80073f2:	f7fc fe1f 	bl	8004034 <HAL_GetTick>
 80073f6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80073f8:	e009      	b.n	800740e <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80073fa:	f7fc fe1b 	bl	8004034 <HAL_GetTick>
 80073fe:	4602      	mov	r2, r0
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	1ad3      	subs	r3, r2, r3
 8007404:	2b02      	cmp	r3, #2
 8007406:	d902      	bls.n	800740e <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8007408:	2303      	movs	r3, #3
 800740a:	73fb      	strb	r3, [r7, #15]
      break;
 800740c:	e004      	b.n	8007418 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800740e:	f7ff fdaa 	bl	8006f66 <LL_RCC_PLLSAI1_IsReady>
 8007412:	4603      	mov	r3, r0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d1f0      	bne.n	80073fa <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8007418:	7bfb      	ldrb	r3, [r7, #15]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d137      	bne.n	800748e <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800741e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	021b      	lsls	r3, r3, #8
 800742e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007432:	4313      	orrs	r3, r2
 8007434:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8007436:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007448:	4313      	orrs	r3, r2
 800744a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800744c:	f7ff fd6d 	bl	8006f2a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007450:	f7fc fdf0 	bl	8004034 <HAL_GetTick>
 8007454:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007456:	e009      	b.n	800746c <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007458:	f7fc fdec 	bl	8004034 <HAL_GetTick>
 800745c:	4602      	mov	r2, r0
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	2b02      	cmp	r3, #2
 8007464:	d902      	bls.n	800746c <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	73fb      	strb	r3, [r7, #15]
        break;
 800746a:	e004      	b.n	8007476 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800746c:	f7ff fd7b 	bl	8006f66 <LL_RCC_PLLSAI1_IsReady>
 8007470:	4603      	mov	r3, r0
 8007472:	2b01      	cmp	r3, #1
 8007474:	d1f0      	bne.n	8007458 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8007476:	7bfb      	ldrb	r3, [r7, #15]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d108      	bne.n	800748e <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800747c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007480:	691a      	ldr	r2, [r3, #16]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800748a:	4313      	orrs	r3, r2
 800748c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800748e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007490:	4618      	mov	r0, r3
 8007492:	3710      	adds	r7, #16
 8007494:	46bd      	mov	sp, r7
 8007496:	bd80      	pop	{r7, pc}

08007498 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b084      	sub	sp, #16
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d101      	bne.n	80074aa <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e09f      	b.n	80075ea <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d106      	bne.n	80074c4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f7fc fc02 	bl	8003cc8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2202      	movs	r2, #2
 80074c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80074cc:	4b49      	ldr	r3, [pc, #292]	; (80075f4 <HAL_RTC_Init+0x15c>)
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	f003 0310 	and.w	r3, r3, #16
 80074d4:	2b10      	cmp	r3, #16
 80074d6:	d07e      	beq.n	80075d6 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	22ca      	movs	r2, #202	; 0xca
 80074de:	625a      	str	r2, [r3, #36]	; 0x24
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	2253      	movs	r2, #83	; 0x53
 80074e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 f8ab 	bl	8007644 <RTC_EnterInitMode>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00a      	beq.n	800750a <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	22ff      	movs	r2, #255	; 0xff
 80074fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2204      	movs	r2, #4
 8007500:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      status = HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	73fb      	strb	r3, [r7, #15]
 8007508:	e067      	b.n	80075da <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	6812      	ldr	r2, [r2, #0]
 8007514:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007518:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800751c:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	6899      	ldr	r1, [r3, #8]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	685a      	ldr	r2, [r3, #4]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	691b      	ldr	r3, [r3, #16]
 800752c:	431a      	orrs	r2, r3
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	699b      	ldr	r3, [r3, #24]
 8007532:	431a      	orrs	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	430a      	orrs	r2, r1
 800753a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	68d2      	ldr	r2, [r2, #12]
 8007544:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	6919      	ldr	r1, [r3, #16]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	041a      	lsls	r2, r3, #16
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	430a      	orrs	r2, r1
 8007558:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	68da      	ldr	r2, [r3, #12]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007568:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f022 0203 	bic.w	r2, r2, #3
 8007578:	64da      	str	r2, [r3, #76]	; 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	69da      	ldr	r2, [r3, #28]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	695b      	ldr	r3, [r3, #20]
 8007588:	431a      	orrs	r2, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	430a      	orrs	r2, r1
 8007590:	64da      	str	r2, [r3, #76]	; 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	f003 0320 	and.w	r3, r3, #32
 800759c:	2b00      	cmp	r3, #0
 800759e:	d113      	bne.n	80075c8 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f000 f829 	bl	80075f8 <HAL_RTC_WaitForSynchro>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d00d      	beq.n	80075c8 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	22ff      	movs	r2, #255	; 0xff
 80075b2:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2204      	movs	r2, #4
 80075b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2200      	movs	r2, #0
 80075c0:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 80075c4:	2301      	movs	r3, #1
 80075c6:	e010      	b.n	80075ea <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	22ff      	movs	r2, #255	; 0xff
 80075ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      status = HAL_OK;
 80075d0:	2300      	movs	r3, #0
 80075d2:	73fb      	strb	r3, [r7, #15]
 80075d4:	e001      	b.n	80075da <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 80075d6:	2300      	movs	r3, #0
 80075d8:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80075da:	7bfb      	ldrb	r3, [r7, #15]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d103      	bne.n	80075e8 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  return status;
 80075e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3710      	adds	r7, #16
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}
 80075f2:	bf00      	nop
 80075f4:	40002800 	.word	0x40002800

080075f8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b084      	sub	sp, #16
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	68da      	ldr	r2, [r3, #12]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800760e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007610:	f7fc fd10 	bl	8004034 <HAL_GetTick>
 8007614:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007616:	e009      	b.n	800762c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007618:	f7fc fd0c 	bl	8004034 <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007626:	d901      	bls.n	800762c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8007628:	2303      	movs	r3, #3
 800762a:	e007      	b.n	800763c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	f003 0320 	and.w	r3, r3, #32
 8007636:	2b00      	cmp	r3, #0
 8007638:	d0ee      	beq.n	8007618 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	68db      	ldr	r3, [r3, #12]
 8007652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007656:	2b00      	cmp	r3, #0
 8007658:	d119      	bne.n	800768e <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f04f 32ff 	mov.w	r2, #4294967295
 8007662:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007664:	f7fc fce6 	bl	8004034 <HAL_GetTick>
 8007668:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800766a:	e009      	b.n	8007680 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800766c:	f7fc fce2 	bl	8004034 <HAL_GetTick>
 8007670:	4602      	mov	r2, r0
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	1ad3      	subs	r3, r2, r3
 8007676:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800767a:	d901      	bls.n	8007680 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800767c:	2303      	movs	r3, #3
 800767e:	e007      	b.n	8007690 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	68db      	ldr	r3, [r3, #12]
 8007686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800768a:	2b00      	cmp	r3, #0
 800768c:	d0ee      	beq.n	800766c <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800768e:	2300      	movs	r3, #0
}
 8007690:	4618      	mov	r0, r3
 8007692:	3710      	adds	r7, #16
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b086      	sub	sp, #24
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d101      	bne.n	80076b2 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80076ae:	2302      	movs	r3, #2
 80076b0:	e0a8      	b.n	8007804 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2201      	movs	r2, #1
 80076b6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2202      	movs	r2, #2
 80076be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	22ca      	movs	r2, #202	; 0xca
 80076c8:	625a      	str	r2, [r3, #36]	; 0x24
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2253      	movs	r2, #83	; 0x53
 80076d0:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d020      	beq.n	8007722 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 80076e0:	f7fc fca8 	bl	8004034 <HAL_GetTick>
 80076e4:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80076e6:	e015      	b.n	8007714 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80076e8:	f7fc fca4 	bl	8004034 <HAL_GetTick>
 80076ec:	4602      	mov	r2, r0
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80076f6:	d90d      	bls.n	8007714 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	22ff      	movs	r2, #255	; 0xff
 80076fe:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2203      	movs	r2, #3
 8007704:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2200      	movs	r2, #0
 800770c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007710:	2303      	movs	r3, #3
 8007712:	e077      	b.n	8007804 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	f003 0304 	and.w	r3, r3, #4
 800771e:	2b00      	cmp	r3, #0
 8007720:	d1e2      	bne.n	80076e8 <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	689a      	ldr	r2, [r3, #8]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007730:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	b2da      	uxtb	r2, r3
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8007742:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007744:	f7fc fc76 	bl	8004034 <HAL_GetTick>
 8007748:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800774a:	e015      	b.n	8007778 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800774c:	f7fc fc72 	bl	8004034 <HAL_GetTick>
 8007750:	4602      	mov	r2, r0
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800775a:	d90d      	bls.n	8007778 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	22ff      	movs	r2, #255	; 0xff
 8007762:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2203      	movs	r2, #3
 8007768:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8007774:	2303      	movs	r3, #3
 8007776:	e045      	b.n	8007804 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	68db      	ldr	r3, [r3, #12]
 800777e:	f003 0304 	and.w	r3, r3, #4
 8007782:	2b00      	cmp	r3, #0
 8007784:	d0e2      	beq.n	800774c <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	689a      	ldr	r2, [r3, #8]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f022 0207 	bic.w	r2, r2, #7
 800779c:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	6899      	ldr	r1, [r3, #8]
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	687a      	ldr	r2, [r7, #4]
 80077aa:	430a      	orrs	r2, r1
 80077ac:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80077ae:	4b17      	ldr	r3, [pc, #92]	; (800780c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80077b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077b4:	4a15      	ldr	r2, [pc, #84]	; (800780c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80077b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80077ba:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80077be:	4b13      	ldr	r3, [pc, #76]	; (800780c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a12      	ldr	r2, [pc, #72]	; (800780c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80077c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80077c8:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	689a      	ldr	r2, [r3, #8]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80077d8:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	689a      	ldr	r2, [r3, #8]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80077e8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	22ff      	movs	r2, #255	; 0xff
 80077f0:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2201      	movs	r2, #1
 80077f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2200      	movs	r2, #0
 80077fe:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007802:	2300      	movs	r3, #0
}
 8007804:	4618      	mov	r0, r3
 8007806:	3718      	adds	r7, #24
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}
 800780c:	58000800 	.word	0x58000800

08007810 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007810:	b480      	push	{r7}
 8007812:	b091      	sub	sp, #68	; 0x44
 8007814:	af00      	add	r7, sp, #0
 8007816:	60f8      	str	r0, [r7, #12]
 8007818:	60b9      	str	r1, [r7, #8]
 800781a:	4613      	mov	r3, r2
 800781c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007824:	2b20      	cmp	r3, #32
 8007826:	d178      	bne.n	800791a <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d002      	beq.n	8007834 <HAL_UART_Transmit_IT+0x24>
 800782e:	88fb      	ldrh	r3, [r7, #6]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d101      	bne.n	8007838 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8007834:	2301      	movs	r3, #1
 8007836:	e071      	b.n	800791c <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	68ba      	ldr	r2, [r7, #8]
 800783c:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	88fa      	ldrh	r2, [r7, #6]
 8007842:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	88fa      	ldrh	r2, [r7, #6]
 800784a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2221      	movs	r2, #33	; 0x21
 8007860:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007868:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800786c:	d12a      	bne.n	80078c4 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007876:	d107      	bne.n	8007888 <HAL_UART_Transmit_IT+0x78>
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	691b      	ldr	r3, [r3, #16]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d103      	bne.n	8007888 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	4a29      	ldr	r2, [pc, #164]	; (8007928 <HAL_UART_Transmit_IT+0x118>)
 8007884:	679a      	str	r2, [r3, #120]	; 0x78
 8007886:	e002      	b.n	800788e <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	4a28      	ldr	r2, [pc, #160]	; (800792c <HAL_UART_Transmit_IT+0x11c>)
 800788c:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3308      	adds	r3, #8
 8007894:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007898:	e853 3f00 	ldrex	r3, [r3]
 800789c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800789e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80078a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	3308      	adds	r3, #8
 80078ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078ae:	637a      	str	r2, [r7, #52]	; 0x34
 80078b0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80078b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078b6:	e841 2300 	strex	r3, r2, [r1]
 80078ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80078bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1e5      	bne.n	800788e <HAL_UART_Transmit_IT+0x7e>
 80078c2:	e028      	b.n	8007916 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078cc:	d107      	bne.n	80078de <HAL_UART_Transmit_IT+0xce>
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	691b      	ldr	r3, [r3, #16]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d103      	bne.n	80078de <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	4a15      	ldr	r2, [pc, #84]	; (8007930 <HAL_UART_Transmit_IT+0x120>)
 80078da:	679a      	str	r2, [r3, #120]	; 0x78
 80078dc:	e002      	b.n	80078e4 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	4a14      	ldr	r2, [pc, #80]	; (8007934 <HAL_UART_Transmit_IT+0x124>)
 80078e2:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	e853 3f00 	ldrex	r3, [r3]
 80078f0:	613b      	str	r3, [r7, #16]
   return(result);
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	461a      	mov	r2, r3
 8007900:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007902:	623b      	str	r3, [r7, #32]
 8007904:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007906:	69f9      	ldr	r1, [r7, #28]
 8007908:	6a3a      	ldr	r2, [r7, #32]
 800790a:	e841 2300 	strex	r3, r2, [r1]
 800790e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007910:	69bb      	ldr	r3, [r7, #24]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1e6      	bne.n	80078e4 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8007916:	2300      	movs	r3, #0
 8007918:	e000      	b.n	800791c <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800791a:	2302      	movs	r3, #2
  }
}
 800791c:	4618      	mov	r0, r3
 800791e:	3744      	adds	r7, #68	; 0x44
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr
 8007928:	080082ff 	.word	0x080082ff
 800792c:	0800821f 	.word	0x0800821f
 8007930:	0800815d 	.word	0x0800815d
 8007934:	080080a5 	.word	0x080080a5

08007938 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b0ba      	sub	sp, #232	; 0xe8
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	69db      	ldr	r3, [r3, #28]
 8007946:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800795e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007962:	f640 030f 	movw	r3, #2063	; 0x80f
 8007966:	4013      	ands	r3, r2
 8007968:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800796c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007970:	2b00      	cmp	r3, #0
 8007972:	d11b      	bne.n	80079ac <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007978:	f003 0320 	and.w	r3, r3, #32
 800797c:	2b00      	cmp	r3, #0
 800797e:	d015      	beq.n	80079ac <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007984:	f003 0320 	and.w	r3, r3, #32
 8007988:	2b00      	cmp	r3, #0
 800798a:	d105      	bne.n	8007998 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800798c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007994:	2b00      	cmp	r3, #0
 8007996:	d009      	beq.n	80079ac <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800799c:	2b00      	cmp	r3, #0
 800799e:	f000 82e3 	beq.w	8007f68 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	4798      	blx	r3
      }
      return;
 80079aa:	e2dd      	b.n	8007f68 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80079ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f000 8123 	beq.w	8007bfc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80079b6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80079ba:	4b8d      	ldr	r3, [pc, #564]	; (8007bf0 <HAL_UART_IRQHandler+0x2b8>)
 80079bc:	4013      	ands	r3, r2
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d106      	bne.n	80079d0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80079c2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80079c6:	4b8b      	ldr	r3, [pc, #556]	; (8007bf4 <HAL_UART_IRQHandler+0x2bc>)
 80079c8:	4013      	ands	r3, r2
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f000 8116 	beq.w	8007bfc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80079d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079d4:	f003 0301 	and.w	r3, r3, #1
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d011      	beq.n	8007a00 <HAL_UART_IRQHandler+0xc8>
 80079dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d00b      	beq.n	8007a00 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2201      	movs	r2, #1
 80079ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079f6:	f043 0201 	orr.w	r2, r3, #1
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a04:	f003 0302 	and.w	r3, r3, #2
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d011      	beq.n	8007a30 <HAL_UART_IRQHandler+0xf8>
 8007a0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a10:	f003 0301 	and.w	r3, r3, #1
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00b      	beq.n	8007a30 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2202      	movs	r2, #2
 8007a1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a26:	f043 0204 	orr.w	r2, r3, #4
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a34:	f003 0304 	and.w	r3, r3, #4
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d011      	beq.n	8007a60 <HAL_UART_IRQHandler+0x128>
 8007a3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a40:	f003 0301 	and.w	r3, r3, #1
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d00b      	beq.n	8007a60 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2204      	movs	r2, #4
 8007a4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a56:	f043 0202 	orr.w	r2, r3, #2
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a64:	f003 0308 	and.w	r3, r3, #8
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d017      	beq.n	8007a9c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a70:	f003 0320 	and.w	r3, r3, #32
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d105      	bne.n	8007a84 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007a78:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007a7c:	4b5c      	ldr	r3, [pc, #368]	; (8007bf0 <HAL_UART_IRQHandler+0x2b8>)
 8007a7e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d00b      	beq.n	8007a9c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	2208      	movs	r2, #8
 8007a8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a92:	f043 0208 	orr.w	r2, r3, #8
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007a9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aa0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d012      	beq.n	8007ace <HAL_UART_IRQHandler+0x196>
 8007aa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007aac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d00c      	beq.n	8007ace <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007abc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ac4:	f043 0220 	orr.w	r2, r3, #32
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	f000 8249 	beq.w	8007f6c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ade:	f003 0320 	and.w	r3, r3, #32
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d013      	beq.n	8007b0e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007ae6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007aea:	f003 0320 	and.w	r3, r3, #32
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d105      	bne.n	8007afe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007af2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d007      	beq.n	8007b0e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d003      	beq.n	8007b0e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b14:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b22:	2b40      	cmp	r3, #64	; 0x40
 8007b24:	d005      	beq.n	8007b32 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007b26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007b2a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d054      	beq.n	8007bdc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 fa3a 	bl	8007fac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b42:	2b40      	cmp	r3, #64	; 0x40
 8007b44:	d146      	bne.n	8007bd4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	3308      	adds	r3, #8
 8007b4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b50:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007b54:	e853 3f00 	ldrex	r3, [r3]
 8007b58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007b5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007b60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b64:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	3308      	adds	r3, #8
 8007b6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007b72:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007b76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007b7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007b82:	e841 2300 	strex	r3, r2, [r1]
 8007b86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007b8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d1d9      	bne.n	8007b46 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d017      	beq.n	8007bcc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ba2:	4a15      	ldr	r2, [pc, #84]	; (8007bf8 <HAL_UART_IRQHandler+0x2c0>)
 8007ba4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007bac:	4618      	mov	r0, r3
 8007bae:	f7fc fc97 	bl	80044e0 <HAL_DMA_Abort_IT>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d019      	beq.n	8007bec <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc0:	687a      	ldr	r2, [r7, #4]
 8007bc2:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8007bc6:	4610      	mov	r0, r2
 8007bc8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bca:	e00f      	b.n	8007bec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f000 f9d7 	bl	8007f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bd2:	e00b      	b.n	8007bec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f000 f9d3 	bl	8007f80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bda:	e007      	b.n	8007bec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f000 f9cf 	bl	8007f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8007bea:	e1bf      	b.n	8007f6c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bec:	bf00      	nop
    return;
 8007bee:	e1bd      	b.n	8007f6c <HAL_UART_IRQHandler+0x634>
 8007bf0:	10000001 	.word	0x10000001
 8007bf4:	04000120 	.word	0x04000120
 8007bf8:	08008079 	.word	0x08008079

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	f040 8153 	bne.w	8007eac <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007c06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c0a:	f003 0310 	and.w	r3, r3, #16
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f000 814c 	beq.w	8007eac <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c18:	f003 0310 	and.w	r3, r3, #16
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	f000 8145 	beq.w	8007eac <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2210      	movs	r2, #16
 8007c28:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	689b      	ldr	r3, [r3, #8]
 8007c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c34:	2b40      	cmp	r3, #64	; 0x40
 8007c36:	f040 80bb 	bne.w	8007db0 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007c48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	f000 818f 	beq.w	8007f70 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007c58:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	f080 8187 	bcs.w	8007f70 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007c68:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f003 0320 	and.w	r3, r3, #32
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f040 8087 	bne.w	8007d8e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c88:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007c8c:	e853 3f00 	ldrex	r3, [r3]
 8007c90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007c94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007c98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007caa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007cae:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007cb6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007cba:	e841 2300 	strex	r3, r2, [r1]
 8007cbe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007cc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d1da      	bne.n	8007c80 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	3308      	adds	r3, #8
 8007cd0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cd4:	e853 3f00 	ldrex	r3, [r3]
 8007cd8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007cda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007cdc:	f023 0301 	bic.w	r3, r3, #1
 8007ce0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	3308      	adds	r3, #8
 8007cea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007cee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007cf2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007cf6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007cfa:	e841 2300 	strex	r3, r2, [r1]
 8007cfe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007d00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d1e1      	bne.n	8007cca <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	3308      	adds	r3, #8
 8007d0c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d10:	e853 3f00 	ldrex	r3, [r3]
 8007d14:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007d16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	3308      	adds	r3, #8
 8007d26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007d2a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007d2c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d2e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007d30:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007d32:	e841 2300 	strex	r3, r2, [r1]
 8007d36:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007d38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d1e3      	bne.n	8007d06 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2220      	movs	r2, #32
 8007d42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d54:	e853 3f00 	ldrex	r3, [r3]
 8007d58:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007d5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d5c:	f023 0310 	bic.w	r3, r3, #16
 8007d60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	461a      	mov	r2, r3
 8007d6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007d6e:	65bb      	str	r3, [r7, #88]	; 0x58
 8007d70:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d72:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007d74:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007d76:	e841 2300 	strex	r3, r2, [r1]
 8007d7a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007d7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d1e4      	bne.n	8007d4c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f7fc fb4a 	bl	8004422 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2202      	movs	r2, #2
 8007d92:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	1ad3      	subs	r3, r2, r3
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	4619      	mov	r1, r3
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f000 f8f3 	bl	8007f94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007dae:	e0df      	b.n	8007f70 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	1ad3      	subs	r3, r2, r3
 8007dc0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f000 80d1 	beq.w	8007f74 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007dd2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	f000 80cc 	beq.w	8007f74 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007de4:	e853 3f00 	ldrex	r3, [r3]
 8007de8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007dec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007df0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	461a      	mov	r2, r3
 8007dfa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007dfe:	647b      	str	r3, [r7, #68]	; 0x44
 8007e00:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e02:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007e04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e06:	e841 2300 	strex	r3, r2, [r1]
 8007e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d1e4      	bne.n	8007ddc <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	3308      	adds	r3, #8
 8007e18:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1c:	e853 3f00 	ldrex	r3, [r3]
 8007e20:	623b      	str	r3, [r7, #32]
   return(result);
 8007e22:	6a3b      	ldr	r3, [r7, #32]
 8007e24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e28:	f023 0301 	bic.w	r3, r3, #1
 8007e2c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	3308      	adds	r3, #8
 8007e36:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007e3a:	633a      	str	r2, [r7, #48]	; 0x30
 8007e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e42:	e841 2300 	strex	r3, r2, [r1]
 8007e46:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d1e1      	bne.n	8007e12 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2220      	movs	r2, #32
 8007e52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	e853 3f00 	ldrex	r3, [r3]
 8007e6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f023 0310 	bic.w	r3, r3, #16
 8007e76:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	461a      	mov	r2, r3
 8007e80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007e84:	61fb      	str	r3, [r7, #28]
 8007e86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e88:	69b9      	ldr	r1, [r7, #24]
 8007e8a:	69fa      	ldr	r2, [r7, #28]
 8007e8c:	e841 2300 	strex	r3, r2, [r1]
 8007e90:	617b      	str	r3, [r7, #20]
   return(result);
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1e4      	bne.n	8007e62 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2202      	movs	r2, #2
 8007e9c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e9e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f000 f875 	bl	8007f94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007eaa:	e063      	b.n	8007f74 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007eac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007eb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d00e      	beq.n	8007ed6 <HAL_UART_IRQHandler+0x59e>
 8007eb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ebc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d008      	beq.n	8007ed6 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007ecc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 fab5 	bl	800843e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007ed4:	e051      	b.n	8007f7a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007ed6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d014      	beq.n	8007f0c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007ee2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d105      	bne.n	8007efa <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007eee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ef2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d008      	beq.n	8007f0c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d03a      	beq.n	8007f78 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	4798      	blx	r3
    }
    return;
 8007f0a:	e035      	b.n	8007f78 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007f0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d009      	beq.n	8007f2c <HAL_UART_IRQHandler+0x5f4>
 8007f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d003      	beq.n	8007f2c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f000 fa5f 	bl	80083e8 <UART_EndTransmit_IT>
    return;
 8007f2a:	e026      	b.n	8007f7a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f30:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d009      	beq.n	8007f4c <HAL_UART_IRQHandler+0x614>
 8007f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f3c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d003      	beq.n	8007f4c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f000 fa8e 	bl	8008466 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f4a:	e016      	b.n	8007f7a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007f4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d010      	beq.n	8007f7a <HAL_UART_IRQHandler+0x642>
 8007f58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	da0c      	bge.n	8007f7a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f000 fa76 	bl	8008452 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f66:	e008      	b.n	8007f7a <HAL_UART_IRQHandler+0x642>
      return;
 8007f68:	bf00      	nop
 8007f6a:	e006      	b.n	8007f7a <HAL_UART_IRQHandler+0x642>
    return;
 8007f6c:	bf00      	nop
 8007f6e:	e004      	b.n	8007f7a <HAL_UART_IRQHandler+0x642>
      return;
 8007f70:	bf00      	nop
 8007f72:	e002      	b.n	8007f7a <HAL_UART_IRQHandler+0x642>
      return;
 8007f74:	bf00      	nop
 8007f76:	e000      	b.n	8007f7a <HAL_UART_IRQHandler+0x642>
    return;
 8007f78:	bf00      	nop
  }
}
 8007f7a:	37e8      	adds	r7, #232	; 0xe8
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007f88:	bf00      	nop
 8007f8a:	370c      	adds	r7, #12
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr

08007f94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007fa0:	bf00      	nop
 8007fa2:	370c      	adds	r7, #12
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr

08007fac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b095      	sub	sp, #84	; 0x54
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fbc:	e853 3f00 	ldrex	r3, [r3]
 8007fc0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fc8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	461a      	mov	r2, r3
 8007fd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fd2:	643b      	str	r3, [r7, #64]	; 0x40
 8007fd4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007fd8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007fda:	e841 2300 	strex	r3, r2, [r1]
 8007fde:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1e6      	bne.n	8007fb4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	3308      	adds	r3, #8
 8007fec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fee:	6a3b      	ldr	r3, [r7, #32]
 8007ff0:	e853 3f00 	ldrex	r3, [r3]
 8007ff4:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ff6:	69fb      	ldr	r3, [r7, #28]
 8007ff8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ffc:	f023 0301 	bic.w	r3, r3, #1
 8008000:	64bb      	str	r3, [r7, #72]	; 0x48
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	3308      	adds	r3, #8
 8008008:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800800a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800800c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800800e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008010:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008012:	e841 2300 	strex	r3, r2, [r1]
 8008016:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801a:	2b00      	cmp	r3, #0
 800801c:	d1e3      	bne.n	8007fe6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008022:	2b01      	cmp	r3, #1
 8008024:	d118      	bne.n	8008058 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	e853 3f00 	ldrex	r3, [r3]
 8008032:	60bb      	str	r3, [r7, #8]
   return(result);
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	f023 0310 	bic.w	r3, r3, #16
 800803a:	647b      	str	r3, [r7, #68]	; 0x44
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	461a      	mov	r2, r3
 8008042:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008044:	61bb      	str	r3, [r7, #24]
 8008046:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008048:	6979      	ldr	r1, [r7, #20]
 800804a:	69ba      	ldr	r2, [r7, #24]
 800804c:	e841 2300 	strex	r3, r2, [r1]
 8008050:	613b      	str	r3, [r7, #16]
   return(result);
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d1e6      	bne.n	8008026 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2220      	movs	r2, #32
 800805c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2200      	movs	r2, #0
 8008064:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800806c:	bf00      	nop
 800806e:	3754      	adds	r7, #84	; 0x54
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008084:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2200      	movs	r2, #0
 800808a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2200      	movs	r2, #0
 8008092:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008096:	68f8      	ldr	r0, [r7, #12]
 8008098:	f7ff ff72 	bl	8007f80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800809c:	bf00      	nop
 800809e:	3710      	adds	r7, #16
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b08f      	sub	sp, #60	; 0x3c
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080b2:	2b21      	cmp	r3, #33	; 0x21
 80080b4:	d14c      	bne.n	8008150 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80080bc:	b29b      	uxth	r3, r3
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d132      	bne.n	8008128 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c8:	6a3b      	ldr	r3, [r7, #32]
 80080ca:	e853 3f00 	ldrex	r3, [r3]
 80080ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080d6:	637b      	str	r3, [r7, #52]	; 0x34
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	461a      	mov	r2, r3
 80080de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080e2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80080e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80080e8:	e841 2300 	strex	r3, r2, [r1]
 80080ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1e6      	bne.n	80080c2 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	e853 3f00 	ldrex	r3, [r3]
 8008100:	60bb      	str	r3, [r7, #8]
   return(result);
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008108:	633b      	str	r3, [r7, #48]	; 0x30
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	461a      	mov	r2, r3
 8008110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008112:	61bb      	str	r3, [r7, #24]
 8008114:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008116:	6979      	ldr	r1, [r7, #20]
 8008118:	69ba      	ldr	r2, [r7, #24]
 800811a:	e841 2300 	strex	r3, r2, [r1]
 800811e:	613b      	str	r3, [r7, #16]
   return(result);
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1e6      	bne.n	80080f4 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008126:	e013      	b.n	8008150 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800812c:	781a      	ldrb	r2, [r3, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008138:	1c5a      	adds	r2, r3, #1
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008144:	b29b      	uxth	r3, r3
 8008146:	3b01      	subs	r3, #1
 8008148:	b29a      	uxth	r2, r3
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008150:	bf00      	nop
 8008152:	373c      	adds	r7, #60	; 0x3c
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800815c:	b480      	push	{r7}
 800815e:	b091      	sub	sp, #68	; 0x44
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800816a:	2b21      	cmp	r3, #33	; 0x21
 800816c:	d151      	bne.n	8008212 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008174:	b29b      	uxth	r3, r3
 8008176:	2b00      	cmp	r3, #0
 8008178:	d132      	bne.n	80081e0 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008182:	e853 3f00 	ldrex	r3, [r3]
 8008186:	623b      	str	r3, [r7, #32]
   return(result);
 8008188:	6a3b      	ldr	r3, [r7, #32]
 800818a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800818e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	461a      	mov	r2, r3
 8008196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008198:	633b      	str	r3, [r7, #48]	; 0x30
 800819a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800819e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081a0:	e841 2300 	strex	r3, r2, [r1]
 80081a4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d1e6      	bne.n	800817a <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	e853 3f00 	ldrex	r3, [r3]
 80081b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081c0:	637b      	str	r3, [r7, #52]	; 0x34
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	461a      	mov	r2, r3
 80081c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081ca:	61fb      	str	r3, [r7, #28]
 80081cc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ce:	69b9      	ldr	r1, [r7, #24]
 80081d0:	69fa      	ldr	r2, [r7, #28]
 80081d2:	e841 2300 	strex	r3, r2, [r1]
 80081d6:	617b      	str	r3, [r7, #20]
   return(result);
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d1e6      	bne.n	80081ac <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80081de:	e018      	b.n	8008212 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081e4:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80081e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081e8:	881b      	ldrh	r3, [r3, #0]
 80081ea:	461a      	mov	r2, r3
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081f4:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081fa:	1c9a      	adds	r2, r3, #2
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008206:	b29b      	uxth	r3, r3
 8008208:	3b01      	subs	r3, #1
 800820a:	b29a      	uxth	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008212:	bf00      	nop
 8008214:	3744      	adds	r7, #68	; 0x44
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr

0800821e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800821e:	b480      	push	{r7}
 8008220:	b091      	sub	sp, #68	; 0x44
 8008222:	af00      	add	r7, sp, #0
 8008224:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800822c:	2b21      	cmp	r3, #33	; 0x21
 800822e:	d160      	bne.n	80082f2 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008236:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008238:	e057      	b.n	80082ea <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008240:	b29b      	uxth	r3, r3
 8008242:	2b00      	cmp	r3, #0
 8008244:	d133      	bne.n	80082ae <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	3308      	adds	r3, #8
 800824c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008250:	e853 3f00 	ldrex	r3, [r3]
 8008254:	623b      	str	r3, [r7, #32]
   return(result);
 8008256:	6a3b      	ldr	r3, [r7, #32]
 8008258:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800825c:	63bb      	str	r3, [r7, #56]	; 0x38
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	3308      	adds	r3, #8
 8008264:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008266:	633a      	str	r2, [r7, #48]	; 0x30
 8008268:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800826c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800826e:	e841 2300 	strex	r3, r2, [r1]
 8008272:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008276:	2b00      	cmp	r3, #0
 8008278:	d1e5      	bne.n	8008246 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	e853 3f00 	ldrex	r3, [r3]
 8008286:	60fb      	str	r3, [r7, #12]
   return(result);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800828e:	637b      	str	r3, [r7, #52]	; 0x34
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	461a      	mov	r2, r3
 8008296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008298:	61fb      	str	r3, [r7, #28]
 800829a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829c:	69b9      	ldr	r1, [r7, #24]
 800829e:	69fa      	ldr	r2, [r7, #28]
 80082a0:	e841 2300 	strex	r3, r2, [r1]
 80082a4:	617b      	str	r3, [r7, #20]
   return(result);
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d1e6      	bne.n	800827a <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80082ac:	e021      	b.n	80082f2 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	69db      	ldr	r3, [r3, #28]
 80082b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d013      	beq.n	80082e4 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082c0:	781a      	ldrb	r2, [r3, #0]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082cc:	1c5a      	adds	r2, r3, #1
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80082d8:	b29b      	uxth	r3, r3
 80082da:	3b01      	subs	r3, #1
 80082dc:	b29a      	uxth	r2, r3
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80082e4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80082e6:	3b01      	subs	r3, #1
 80082e8:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80082ea:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d1a4      	bne.n	800823a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80082f0:	e7ff      	b.n	80082f2 <UART_TxISR_8BIT_FIFOEN+0xd4>
 80082f2:	bf00      	nop
 80082f4:	3744      	adds	r7, #68	; 0x44
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr

080082fe <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80082fe:	b480      	push	{r7}
 8008300:	b091      	sub	sp, #68	; 0x44
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800830c:	2b21      	cmp	r3, #33	; 0x21
 800830e:	d165      	bne.n	80083dc <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008316:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008318:	e05c      	b.n	80083d4 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008320:	b29b      	uxth	r3, r3
 8008322:	2b00      	cmp	r3, #0
 8008324:	d133      	bne.n	800838e <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	3308      	adds	r3, #8
 800832c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800832e:	6a3b      	ldr	r3, [r7, #32]
 8008330:	e853 3f00 	ldrex	r3, [r3]
 8008334:	61fb      	str	r3, [r7, #28]
   return(result);
 8008336:	69fb      	ldr	r3, [r7, #28]
 8008338:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800833c:	637b      	str	r3, [r7, #52]	; 0x34
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	3308      	adds	r3, #8
 8008344:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008346:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008348:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800834a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800834c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800834e:	e841 2300 	strex	r3, r2, [r1]
 8008352:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1e5      	bne.n	8008326 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	e853 3f00 	ldrex	r3, [r3]
 8008366:	60bb      	str	r3, [r7, #8]
   return(result);
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800836e:	633b      	str	r3, [r7, #48]	; 0x30
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	461a      	mov	r2, r3
 8008376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008378:	61bb      	str	r3, [r7, #24]
 800837a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800837c:	6979      	ldr	r1, [r7, #20]
 800837e:	69ba      	ldr	r2, [r7, #24]
 8008380:	e841 2300 	strex	r3, r2, [r1]
 8008384:	613b      	str	r3, [r7, #16]
   return(result);
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d1e6      	bne.n	800835a <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800838c:	e026      	b.n	80083dc <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	69db      	ldr	r3, [r3, #28]
 8008394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008398:	2b00      	cmp	r3, #0
 800839a:	d018      	beq.n	80083ce <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083a0:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80083a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083a4:	881b      	ldrh	r3, [r3, #0]
 80083a6:	461a      	mov	r2, r3
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083b0:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083b6:	1c9a      	adds	r2, r3, #2
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	3b01      	subs	r3, #1
 80083c6:	b29a      	uxth	r2, r3
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80083ce:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80083d0:	3b01      	subs	r3, #1
 80083d2:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80083d4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d19f      	bne.n	800831a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80083da:	e7ff      	b.n	80083dc <UART_TxISR_16BIT_FIFOEN+0xde>
 80083dc:	bf00      	nop
 80083de:	3744      	adds	r7, #68	; 0x44
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b088      	sub	sp, #32
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	e853 3f00 	ldrex	r3, [r3]
 80083fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008404:	61fb      	str	r3, [r7, #28]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	461a      	mov	r2, r3
 800840c:	69fb      	ldr	r3, [r7, #28]
 800840e:	61bb      	str	r3, [r7, #24]
 8008410:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008412:	6979      	ldr	r1, [r7, #20]
 8008414:	69ba      	ldr	r2, [r7, #24]
 8008416:	e841 2300 	strex	r3, r2, [r1]
 800841a:	613b      	str	r3, [r7, #16]
   return(result);
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d1e6      	bne.n	80083f0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2220      	movs	r2, #32
 8008426:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f7fa ff79 	bl	8003328 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008436:	bf00      	nop
 8008438:	3720      	adds	r7, #32
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800843e:	b480      	push	{r7}
 8008440:	b083      	sub	sp, #12
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008446:	bf00      	nop
 8008448:	370c      	adds	r7, #12
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr

08008452 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008452:	b480      	push	{r7}
 8008454:	b083      	sub	sp, #12
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800845a:	bf00      	nop
 800845c:	370c      	adds	r7, #12
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr

08008466 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008466:	b480      	push	{r7}
 8008468:	b083      	sub	sp, #12
 800846a:	af00      	add	r7, sp, #0
 800846c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800846e:	bf00      	nop
 8008470:	370c      	adds	r7, #12
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr

0800847a <otCoapNewMessage>:
#if OPENTHREAD_CONFIG_COAP_API_ENABLE

extern otCoapRequestHandler defaultCoapRequestHandlerCb;

otMessage *otCoapNewMessage(otInstance *aInstance, const otMessageSettings *aSettings)
{
 800847a:	b580      	push	{r7, lr}
 800847c:	b084      	sub	sp, #16
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
 8008482:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8008484:	f7f9 f956 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008488:	f7f9 f8da 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800848c:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_NEW_MESSAGE;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2200      	movs	r2, #0
 8008492:	f062 0208 	orn	r2, r2, #8
 8008496:	701a      	strb	r2, [r3, #0]
 8008498:	2200      	movs	r2, #0
 800849a:	705a      	strb	r2, [r3, #1]
 800849c:	2200      	movs	r2, #0
 800849e:	709a      	strb	r2, [r3, #2]
 80084a0:	2200      	movs	r2, #0
 80084a2:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2200      	movs	r2, #0
 80084a8:	f042 0201 	orr.w	r2, r2, #1
 80084ac:	711a      	strb	r2, [r3, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	715a      	strb	r2, [r3, #5]
 80084b2:	2200      	movs	r2, #0
 80084b4:	719a      	strb	r2, [r3, #6]
 80084b6:	2200      	movs	r2, #0
 80084b8:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aSettings;
 80084ba:	683a      	ldr	r2, [r7, #0]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 80084c0:	f7f9 f906 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80084c4:	f7f9 f8c8 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 80084c8:	60f8      	str	r0, [r7, #12]
  return (otMessage *)p_ot_req->Data[0];
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	689b      	ldr	r3, [r3, #8]

}
 80084ce:	4618      	mov	r0, r3
 80084d0:	3710      	adds	r7, #16
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}

080084d6 <otCoapMessageInit>:

void otCoapMessageInit(otMessage *aMessage, otCoapType aType, otCoapCode aCode)
{
 80084d6:	b580      	push	{r7, lr}
 80084d8:	b084      	sub	sp, #16
 80084da:	af00      	add	r7, sp, #0
 80084dc:	6078      	str	r0, [r7, #4]
 80084de:	460b      	mov	r3, r1
 80084e0:	70fb      	strb	r3, [r7, #3]
 80084e2:	4613      	mov	r3, r2
 80084e4:	70bb      	strb	r3, [r7, #2]
  Pre_OtCmdProcessing();
 80084e6:	f7f9 f925 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80084ea:	f7f9 f8a9 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 80084ee:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_INIT;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	2200      	movs	r2, #0
 80084f4:	f062 0228 	orn	r2, r2, #40	; 0x28
 80084f8:	701a      	strb	r2, [r3, #0]
 80084fa:	2200      	movs	r2, #0
 80084fc:	705a      	strb	r2, [r3, #1]
 80084fe:	2200      	movs	r2, #0
 8008500:	709a      	strb	r2, [r3, #2]
 8008502:	2200      	movs	r2, #0
 8008504:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2200      	movs	r2, #0
 800850a:	f042 0203 	orr.w	r2, r2, #3
 800850e:	711a      	strb	r2, [r3, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	715a      	strb	r2, [r3, #5]
 8008514:	2200      	movs	r2, #0
 8008516:	719a      	strb	r2, [r3, #6]
 8008518:	2200      	movs	r2, #0
 800851a:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aType;
 8008522:	78fa      	ldrb	r2, [r7, #3]
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aCode;
 8008528:	78ba      	ldrb	r2, [r7, #2]
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 800852e:	f7f9 f8cf 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008532:	f7f9 f891 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008536:	60f8      	str	r0, [r7, #12]
}
 8008538:	bf00      	nop
 800853a:	3710      	adds	r7, #16
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}

08008540 <otCoapMessageInitResponse>:

otError otCoapMessageInitResponse(otMessage *aResponse, const otMessage *aRequest, otCoapType aType, otCoapCode aCode)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b086      	sub	sp, #24
 8008544:	af00      	add	r7, sp, #0
 8008546:	60f8      	str	r0, [r7, #12]
 8008548:	60b9      	str	r1, [r7, #8]
 800854a:	4611      	mov	r1, r2
 800854c:	461a      	mov	r2, r3
 800854e:	460b      	mov	r3, r1
 8008550:	71fb      	strb	r3, [r7, #7]
 8008552:	4613      	mov	r3, r2
 8008554:	71bb      	strb	r3, [r7, #6]
  Pre_OtCmdProcessing();
 8008556:	f7f9 f8ed 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800855a:	f7f9 f871 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800855e:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_INIT_RESPONSE;
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	2200      	movs	r2, #0
 8008564:	f062 0227 	orn	r2, r2, #39	; 0x27
 8008568:	701a      	strb	r2, [r3, #0]
 800856a:	2200      	movs	r2, #0
 800856c:	705a      	strb	r2, [r3, #1]
 800856e:	2200      	movs	r2, #0
 8008570:	709a      	strb	r2, [r3, #2]
 8008572:	2200      	movs	r2, #0
 8008574:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=4;
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	2200      	movs	r2, #0
 800857a:	f042 0204 	orr.w	r2, r2, #4
 800857e:	711a      	strb	r2, [r3, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	715a      	strb	r2, [r3, #5]
 8008584:	2200      	movs	r2, #0
 8008586:	719a      	strb	r2, [r3, #6]
 8008588:	2200      	movs	r2, #0
 800858a:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aResponse;
 800858c:	68fa      	ldr	r2, [r7, #12]
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aRequest;
 8008592:	68ba      	ldr	r2, [r7, #8]
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aType;
 8008598:	79fa      	ldrb	r2, [r7, #7]
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	611a      	str	r2, [r3, #16]
  p_ot_req->Data[3] = (uint32_t) aCode;
 800859e:	79ba      	ldrb	r2, [r7, #6]
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	615a      	str	r2, [r3, #20]

  Ot_Cmd_Transfer();
 80085a4:	f7f9 f894 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80085a8:	f7f9 f856 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 80085ac:	6178      	str	r0, [r7, #20]
  return (otError) p_ot_req->Data[0];
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	b2db      	uxtb	r3, r3
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3718      	adds	r7, #24
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}

080085bc <otCoapMessageSetToken>:

otError otCoapMessageSetToken(otMessage *aMessage, const uint8_t *aToken, uint8_t aTokenLength)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b086      	sub	sp, #24
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	60f8      	str	r0, [r7, #12]
 80085c4:	60b9      	str	r1, [r7, #8]
 80085c6:	4613      	mov	r3, r2
 80085c8:	71fb      	strb	r3, [r7, #7]
  Pre_OtCmdProcessing();
 80085ca:	f7f9 f8b3 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80085ce:	f7f9 f837 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 80085d2:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_SET_TOKEN;
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	2200      	movs	r2, #0
 80085d8:	f062 0226 	orn	r2, r2, #38	; 0x26
 80085dc:	701a      	strb	r2, [r3, #0]
 80085de:	2200      	movs	r2, #0
 80085e0:	705a      	strb	r2, [r3, #1]
 80085e2:	2200      	movs	r2, #0
 80085e4:	709a      	strb	r2, [r3, #2]
 80085e6:	2200      	movs	r2, #0
 80085e8:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f042 0203 	orr.w	r2, r2, #3
 80085f2:	711a      	strb	r2, [r3, #4]
 80085f4:	2200      	movs	r2, #0
 80085f6:	715a      	strb	r2, [r3, #5]
 80085f8:	2200      	movs	r2, #0
 80085fa:	719a      	strb	r2, [r3, #6]
 80085fc:	2200      	movs	r2, #0
 80085fe:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008600:	68fa      	ldr	r2, [r7, #12]
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aToken;
 8008606:	68ba      	ldr	r2, [r7, #8]
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aTokenLength;
 800860c:	79fa      	ldrb	r2, [r7, #7]
 800860e:	697b      	ldr	r3, [r7, #20]
 8008610:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 8008612:	f7f9 f85d 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008616:	f7f9 f81f 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 800861a:	6178      	str	r0, [r7, #20]
  return (otError) p_ot_req->Data[0];
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	b2db      	uxtb	r3, r3
}
 8008622:	4618      	mov	r0, r3
 8008624:	3718      	adds	r7, #24
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}

0800862a <otCoapMessageGenerateToken>:

void otCoapMessageGenerateToken(otMessage *aMessage, uint8_t aTokenLength)
{
 800862a:	b580      	push	{r7, lr}
 800862c:	b084      	sub	sp, #16
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
 8008632:	460b      	mov	r3, r1
 8008634:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 8008636:	f7f9 f87d 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800863a:	f7f9 f801 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800863e:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GENERATE_TOKEN;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2200      	movs	r2, #0
 8008644:	f062 0225 	orn	r2, r2, #37	; 0x25
 8008648:	701a      	strb	r2, [r3, #0]
 800864a:	2200      	movs	r2, #0
 800864c:	705a      	strb	r2, [r3, #1]
 800864e:	2200      	movs	r2, #0
 8008650:	709a      	strb	r2, [r3, #2]
 8008652:	2200      	movs	r2, #0
 8008654:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2200      	movs	r2, #0
 800865a:	f042 0202 	orr.w	r2, r2, #2
 800865e:	711a      	strb	r2, [r3, #4]
 8008660:	2200      	movs	r2, #0
 8008662:	715a      	strb	r2, [r3, #5]
 8008664:	2200      	movs	r2, #0
 8008666:	719a      	strb	r2, [r3, #6]
 8008668:	2200      	movs	r2, #0
 800866a:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aTokenLength;
 8008672:	78fa      	ldrb	r2, [r7, #3]
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 8008678:	f7f9 f82a 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800867c:	f7f8 ffec 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008680:	60f8      	str	r0, [r7, #12]
}
 8008682:	bf00      	nop
 8008684:	3710      	adds	r7, #16
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}

0800868a <otCoapMessageAppendUriPathOptions>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError) p_ot_req->Data[0];
}

otError otCoapMessageAppendUriPathOptions(otMessage *aMessage, const char *aUriPath)
{
 800868a:	b580      	push	{r7, lr}
 800868c:	b084      	sub	sp, #16
 800868e:	af00      	add	r7, sp, #0
 8008690:	6078      	str	r0, [r7, #4]
 8008692:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8008694:	f7f9 f84e 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008698:	f7f8 ffd2 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800869c:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_APPEND_URI_PATH_OPTIONS;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f062 0220 	orn	r2, r2, #32
 80086a6:	701a      	strb	r2, [r3, #0]
 80086a8:	2200      	movs	r2, #0
 80086aa:	705a      	strb	r2, [r3, #1]
 80086ac:	2200      	movs	r2, #0
 80086ae:	709a      	strb	r2, [r3, #2]
 80086b0:	2200      	movs	r2, #0
 80086b2:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f042 0202 	orr.w	r2, r2, #2
 80086bc:	711a      	strb	r2, [r3, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	715a      	strb	r2, [r3, #5]
 80086c2:	2200      	movs	r2, #0
 80086c4:	719a      	strb	r2, [r3, #6]
 80086c6:	2200      	movs	r2, #0
 80086c8:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aUriPath;
 80086d0:	683a      	ldr	r2, [r7, #0]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 80086d6:	f7f8 fffb 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80086da:	f7f8 ffbd 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 80086de:	60f8      	str	r0, [r7, #12]
  return (otError) p_ot_req->Data[0];
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	689b      	ldr	r3, [r3, #8]
 80086e4:	b2db      	uxtb	r3, r3
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3710      	adds	r7, #16
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}

080086ee <otCoapMessageSetPayloadMarker>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError) p_ot_req->Data[0];
}

otError otCoapMessageSetPayloadMarker(otMessage *aMessage)
{
 80086ee:	b580      	push	{r7, lr}
 80086f0:	b084      	sub	sp, #16
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 80086f6:	f7f9 f81d 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80086fa:	f7f8 ffa1 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 80086fe:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_SET_PAYLOAD_MARKER;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2200      	movs	r2, #0
 8008704:	f062 0219 	orn	r2, r2, #25
 8008708:	701a      	strb	r2, [r3, #0]
 800870a:	2200      	movs	r2, #0
 800870c:	705a      	strb	r2, [r3, #1]
 800870e:	2200      	movs	r2, #0
 8008710:	709a      	strb	r2, [r3, #2]
 8008712:	2200      	movs	r2, #0
 8008714:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2200      	movs	r2, #0
 800871a:	f042 0201 	orr.w	r2, r2, #1
 800871e:	711a      	strb	r2, [r3, #4]
 8008720:	2200      	movs	r2, #0
 8008722:	715a      	strb	r2, [r3, #5]
 8008724:	2200      	movs	r2, #0
 8008726:	719a      	strb	r2, [r3, #6]
 8008728:	2200      	movs	r2, #0
 800872a:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008732:	f7f8 ffcd 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008736:	f7f8 ff8f 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 800873a:	60f8      	str	r0, [r7, #12]
  return (otError) p_ot_req->Data[0];
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	b2db      	uxtb	r3, r3
}
 8008742:	4618      	mov	r0, r3
 8008744:	3710      	adds	r7, #16
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}

0800874a <otCoapMessageGetCode>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otCoapType)p_ot_req->Data[0];
}

otCoapCode otCoapMessageGetCode(const otMessage *aMessage)
{
 800874a:	b580      	push	{r7, lr}
 800874c:	b084      	sub	sp, #16
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 8008752:	f7f8 ffef 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008756:	f7f8 ff73 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800875a:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GET_CODE;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2200      	movs	r2, #0
 8008760:	f062 0217 	orn	r2, r2, #23
 8008764:	701a      	strb	r2, [r3, #0]
 8008766:	2200      	movs	r2, #0
 8008768:	705a      	strb	r2, [r3, #1]
 800876a:	2200      	movs	r2, #0
 800876c:	709a      	strb	r2, [r3, #2]
 800876e:	2200      	movs	r2, #0
 8008770:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2200      	movs	r2, #0
 8008776:	f042 0201 	orr.w	r2, r2, #1
 800877a:	711a      	strb	r2, [r3, #4]
 800877c:	2200      	movs	r2, #0
 800877e:	715a      	strb	r2, [r3, #5]
 8008780:	2200      	movs	r2, #0
 8008782:	719a      	strb	r2, [r3, #6]
 8008784:	2200      	movs	r2, #0
 8008786:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008788:	687a      	ldr	r2, [r7, #4]
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800878e:	f7f8 ff9f 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008792:	f7f8 ff61 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008796:	60f8      	str	r0, [r7, #12]
  return (otCoapCode)p_ot_req->Data[0];
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	b2db      	uxtb	r3, r3
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}

080087a6 <otCoapMessageSetCode>:

void otCoapMessageSetCode(otMessage *aMessage, otCoapCode aCode)
{
 80087a6:	b580      	push	{r7, lr}
 80087a8:	b084      	sub	sp, #16
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	6078      	str	r0, [r7, #4]
 80087ae:	460b      	mov	r3, r1
 80087b0:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 80087b2:	f7f8 ffbf 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80087b6:	f7f8 ff43 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 80087ba:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_SET_CODE;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	2200      	movs	r2, #0
 80087c0:	f062 0216 	orn	r2, r2, #22
 80087c4:	701a      	strb	r2, [r3, #0]
 80087c6:	2200      	movs	r2, #0
 80087c8:	705a      	strb	r2, [r3, #1]
 80087ca:	2200      	movs	r2, #0
 80087cc:	709a      	strb	r2, [r3, #2]
 80087ce:	2200      	movs	r2, #0
 80087d0:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2200      	movs	r2, #0
 80087d6:	f042 0202 	orr.w	r2, r2, #2
 80087da:	711a      	strb	r2, [r3, #4]
 80087dc:	2200      	movs	r2, #0
 80087de:	715a      	strb	r2, [r3, #5]
 80087e0:	2200      	movs	r2, #0
 80087e2:	719a      	strb	r2, [r3, #6]
 80087e4:	2200      	movs	r2, #0
 80087e6:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aCode;
 80087ee:	78fa      	ldrb	r2, [r7, #3]
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 80087f4:	f7f8 ff6c 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80087f8:	f7f8 ff2e 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 80087fc:	60f8      	str	r0, [r7, #12]
}
 80087fe:	bf00      	nop
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}

08008806 <otCoapMessageGetTokenLength>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint16_t)p_ot_req->Data[0];
}

uint8_t otCoapMessageGetTokenLength(const otMessage *aMessage)
{
 8008806:	b580      	push	{r7, lr}
 8008808:	b084      	sub	sp, #16
 800880a:	af00      	add	r7, sp, #0
 800880c:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800880e:	f7f8 ff91 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008812:	f7f8 ff15 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008816:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GET_TOKEN_LENGTH;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2200      	movs	r2, #0
 800881c:	f062 0213 	orn	r2, r2, #19
 8008820:	701a      	strb	r2, [r3, #0]
 8008822:	2200      	movs	r2, #0
 8008824:	705a      	strb	r2, [r3, #1]
 8008826:	2200      	movs	r2, #0
 8008828:	709a      	strb	r2, [r3, #2]
 800882a:	2200      	movs	r2, #0
 800882c:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2200      	movs	r2, #0
 8008832:	f042 0201 	orr.w	r2, r2, #1
 8008836:	711a      	strb	r2, [r3, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	715a      	strb	r2, [r3, #5]
 800883c:	2200      	movs	r2, #0
 800883e:	719a      	strb	r2, [r3, #6]
 8008840:	2200      	movs	r2, #0
 8008842:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800884a:	f7f8 ff41 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800884e:	f7f8 ff03 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008852:	60f8      	str	r0, [r7, #12]
  return (uint8_t)p_ot_req->Data[0];
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	689b      	ldr	r3, [r3, #8]
 8008858:	b2db      	uxtb	r3, r3
}
 800885a:	4618      	mov	r0, r3
 800885c:	3710      	adds	r7, #16
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}

08008862 <otCoapMessageGetToken>:

const uint8_t *otCoapMessageGetToken(const otMessage *aMessage)
{
 8008862:	b580      	push	{r7, lr}
 8008864:	b084      	sub	sp, #16
 8008866:	af00      	add	r7, sp, #0
 8008868:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800886a:	f7f8 ff63 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800886e:	f7f8 fee7 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008872:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_MESSAGE_GET_TOKEN;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2200      	movs	r2, #0
 8008878:	f062 0212 	orn	r2, r2, #18
 800887c:	701a      	strb	r2, [r3, #0]
 800887e:	2200      	movs	r2, #0
 8008880:	705a      	strb	r2, [r3, #1]
 8008882:	2200      	movs	r2, #0
 8008884:	709a      	strb	r2, [r3, #2]
 8008886:	2200      	movs	r2, #0
 8008888:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2200      	movs	r2, #0
 800888e:	f042 0201 	orr.w	r2, r2, #1
 8008892:	711a      	strb	r2, [r3, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	715a      	strb	r2, [r3, #5]
 8008898:	2200      	movs	r2, #0
 800889a:	719a      	strb	r2, [r3, #6]
 800889c:	2200      	movs	r2, #0
 800889e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 80088a6:	f7f8 ff13 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80088aa:	f7f8 fed5 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 80088ae:	60f8      	str	r0, [r7, #12]
  return (uint8_t *)p_ot_req->Data[0];
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	689b      	ldr	r3, [r3, #8]
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	3710      	adds	r7, #16
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <otCoapSendRequestWithParameters>:
                                        otMessage *               aMessage,
                                        const otMessageInfo *     aMessageInfo,
                                        otCoapResponseHandler     aHandler,
                                        void *                    aContext,
                                        const otCoapTxParameters *aTxParameters)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b086      	sub	sp, #24
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	607a      	str	r2, [r7, #4]
 80088c8:	603b      	str	r3, [r7, #0]
  Pre_OtCmdProcessing();
 80088ca:	f7f8 ff33 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80088ce:	f7f8 feb7 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 80088d2:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_REQUEST_WITH_PARAMETERS;
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	2200      	movs	r2, #0
 80088d8:	f062 0209 	orn	r2, r2, #9
 80088dc:	701a      	strb	r2, [r3, #0]
 80088de:	2200      	movs	r2, #0
 80088e0:	705a      	strb	r2, [r3, #1]
 80088e2:	2200      	movs	r2, #0
 80088e4:	709a      	strb	r2, [r3, #2]
 80088e6:	2200      	movs	r2, #0
 80088e8:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=5;
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	2200      	movs	r2, #0
 80088ee:	f042 0205 	orr.w	r2, r2, #5
 80088f2:	711a      	strb	r2, [r3, #4]
 80088f4:	2200      	movs	r2, #0
 80088f6:	715a      	strb	r2, [r3, #5]
 80088f8:	2200      	movs	r2, #0
 80088fa:	719a      	strb	r2, [r3, #6]
 80088fc:	2200      	movs	r2, #0
 80088fe:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008900:	68ba      	ldr	r2, [r7, #8]
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aHandler;
 800890c:	683a      	ldr	r2, [r7, #0]
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	611a      	str	r2, [r3, #16]
  p_ot_req->Data[3] = (uint32_t) aContext;
 8008912:	6a3a      	ldr	r2, [r7, #32]
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	615a      	str	r2, [r3, #20]
  p_ot_req->Data[4] = (uint32_t) aTxParameters;
 8008918:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	619a      	str	r2, [r3, #24]

  Ot_Cmd_Transfer();
 800891e:	f7f8 fed7 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008922:	f7f8 fe99 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008926:	6178      	str	r0, [r7, #20]
  return (otError)p_ot_req->Data[0];
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	b2db      	uxtb	r3, r3
}
 800892e:	4618      	mov	r0, r3
 8008930:	3718      	adds	r7, #24
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}

08008936 <otCoapStart>:

otError otCoapStart(otInstance *aInstance, uint16_t aPort)
{
 8008936:	b580      	push	{r7, lr}
 8008938:	b084      	sub	sp, #16
 800893a:	af00      	add	r7, sp, #0
 800893c:	6078      	str	r0, [r7, #4]
 800893e:	460b      	mov	r3, r1
 8008940:	807b      	strh	r3, [r7, #2]
  Pre_OtCmdProcessing();
 8008942:	f7f8 fef7 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008946:	f7f8 fe7b 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800894a:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_START;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2200      	movs	r2, #0
 8008950:	f062 0207 	orn	r2, r2, #7
 8008954:	701a      	strb	r2, [r3, #0]
 8008956:	2200      	movs	r2, #0
 8008958:	705a      	strb	r2, [r3, #1]
 800895a:	2200      	movs	r2, #0
 800895c:	709a      	strb	r2, [r3, #2]
 800895e:	2200      	movs	r2, #0
 8008960:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2200      	movs	r2, #0
 8008966:	f042 0201 	orr.w	r2, r2, #1
 800896a:	711a      	strb	r2, [r3, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	715a      	strb	r2, [r3, #5]
 8008970:	2200      	movs	r2, #0
 8008972:	719a      	strb	r2, [r3, #6]
 8008974:	2200      	movs	r2, #0
 8008976:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint16_t) aPort;
 8008978:	887a      	ldrh	r2, [r7, #2]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800897e:	f7f8 fea7 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008982:	f7f8 fe69 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008986:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	b2db      	uxtb	r3, r3
}
 800898e:	4618      	mov	r0, r3
 8008990:	3710      	adds	r7, #16
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}

08008996 <otCoapAddResource>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}
#endif

void otCoapAddResource(otInstance *aInstance, otCoapResource *aResource)
{
 8008996:	b580      	push	{r7, lr}
 8008998:	b084      	sub	sp, #16
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
 800899e:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 80089a0:	f7f8 fec8 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80089a4:	f7f8 fe4c 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 80089a8:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_ADD_RESOURCE;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	2200      	movs	r2, #0
 80089ae:	f062 0203 	orn	r2, r2, #3
 80089b2:	701a      	strb	r2, [r3, #0]
 80089b4:	2200      	movs	r2, #0
 80089b6:	705a      	strb	r2, [r3, #1]
 80089b8:	2200      	movs	r2, #0
 80089ba:	709a      	strb	r2, [r3, #2]
 80089bc:	2200      	movs	r2, #0
 80089be:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2200      	movs	r2, #0
 80089c4:	f042 0201 	orr.w	r2, r2, #1
 80089c8:	711a      	strb	r2, [r3, #4]
 80089ca:	2200      	movs	r2, #0
 80089cc:	715a      	strb	r2, [r3, #5]
 80089ce:	2200      	movs	r2, #0
 80089d0:	719a      	strb	r2, [r3, #6]
 80089d2:	2200      	movs	r2, #0
 80089d4:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aResource;
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 80089dc:	f7f8 fe78 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80089e0:	f7f8 fe3a 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 80089e4:	60f8      	str	r0, [r7, #12]
}
 80089e6:	bf00      	nop
 80089e8:	3710      	adds	r7, #16
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}

080089ee <otCoapSendResponseWithParameters>:

otError otCoapSendResponseWithParameters(otInstance *              aInstance,
                                         otMessage *               aMessage,
                                         const otMessageInfo *     aMessageInfo,
                                         const otCoapTxParameters *aTxParameters)
{
 80089ee:	b580      	push	{r7, lr}
 80089f0:	b086      	sub	sp, #24
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	60f8      	str	r0, [r7, #12]
 80089f6:	60b9      	str	r1, [r7, #8]
 80089f8:	607a      	str	r2, [r7, #4]
 80089fa:	603b      	str	r3, [r7, #0]
  Pre_OtCmdProcessing();
 80089fc:	f7f8 fe9a 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008a00:	f7f8 fe1e 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008a04:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_RESPONSE_WITH_PARAMETERS;
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	701a      	strb	r2, [r3, #0]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	f042 0201 	orr.w	r2, r2, #1
 8008a12:	705a      	strb	r2, [r3, #1]
 8008a14:	2200      	movs	r2, #0
 8008a16:	709a      	strb	r2, [r3, #2]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f042 0203 	orr.w	r2, r2, #3
 8008a24:	711a      	strb	r2, [r3, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	715a      	strb	r2, [r3, #5]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	719a      	strb	r2, [r3, #6]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008a32:	68ba      	ldr	r2, [r7, #8]
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aTxParameters;
 8008a3e:	683a      	ldr	r2, [r7, #0]
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 8008a44:	f7f8 fe44 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008a48:	f7f8 fe06 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008a4c:	6178      	str	r0, [r7, #20]
  return (otError)p_ot_req->Data[0];
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	b2db      	uxtb	r3, r3
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3718      	adds	r7, #24
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <otDatasetSetActive>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

otError otDatasetSetActive(otInstance *aInstance, const otOperationalDataset *aDataset)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b084      	sub	sp, #16
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8008a66:	f7f8 fe65 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008a6a:	f7f8 fde9 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008a6e:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_DATASET_SET_ACTIVE;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2200      	movs	r2, #0
 8008a74:	f042 0244 	orr.w	r2, r2, #68	; 0x44
 8008a78:	701a      	strb	r2, [r3, #0]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	f042 0201 	orr.w	r2, r2, #1
 8008a80:	705a      	strb	r2, [r3, #1]
 8008a82:	2200      	movs	r2, #0
 8008a84:	709a      	strb	r2, [r3, #2]
 8008a86:	2200      	movs	r2, #0
 8008a88:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	f042 0201 	orr.w	r2, r2, #1
 8008a92:	711a      	strb	r2, [r3, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	715a      	strb	r2, [r3, #5]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	719a      	strb	r2, [r3, #6]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aDataset;
 8008aa0:	683a      	ldr	r2, [r7, #0]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008aa6:	f7f8 fe13 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008aaa:	f7f8 fdd5 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008aae:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	689b      	ldr	r3, [r3, #8]
 8008ab4:	b2db      	uxtb	r3, r3
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3710      	adds	r7, #16
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}

08008abe <otInstanceInitSingle>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otInstance *)p_ot_req->Data[0];
}
#else
otInstance *otInstanceInitSingle(void)
{
 8008abe:	b580      	push	{r7, lr}
 8008ac0:	b082      	sub	sp, #8
 8008ac2:	af00      	add	r7, sp, #0
  Pre_OtCmdProcessing();
 8008ac4:	f7f8 fe36 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008ac8:	f7f8 fdba 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008acc:	6078      	str	r0, [r7, #4]

  p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_INIT_SINGLE;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f062 0235 	orn	r2, r2, #53	; 0x35
 8008ad6:	701a      	strb	r2, [r3, #0]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	705a      	strb	r2, [r3, #1]
 8008adc:	2200      	movs	r2, #0
 8008ade:	709a      	strb	r2, [r3, #2]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	711a      	strb	r2, [r3, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	715a      	strb	r2, [r3, #5]
 8008aee:	2200      	movs	r2, #0
 8008af0:	719a      	strb	r2, [r3, #6]
 8008af2:	2200      	movs	r2, #0
 8008af4:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 8008af6:	f7f8 fdeb 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008afa:	f7f8 fdad 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008afe:	6078      	str	r0, [r7, #4]
  return (otInstance *)p_ot_req->Data[0];
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	689b      	ldr	r3, [r3, #8]
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3708      	adds	r7, #8
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}

08008b0c <otInstanceErasePersistentInfo>:

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}

otError otInstanceErasePersistentInfo(otInstance *aInstance)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b084      	sub	sp, #16
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 8008b14:	f7f8 fe0e 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008b18:	f7f8 fd92 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008b1c:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_ERASE_PERSISTENT_INFO;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2200      	movs	r2, #0
 8008b22:	f062 022c 	orn	r2, r2, #44	; 0x2c
 8008b26:	701a      	strb	r2, [r3, #0]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	705a      	strb	r2, [r3, #1]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	709a      	strb	r2, [r3, #2]
 8008b30:	2200      	movs	r2, #0
 8008b32:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2200      	movs	r2, #0
 8008b38:	711a      	strb	r2, [r3, #4]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	715a      	strb	r2, [r3, #5]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	719a      	strb	r2, [r3, #6]
 8008b42:	2200      	movs	r2, #0
 8008b44:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 8008b46:	f7f8 fdc3 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008b4a:	f7f8 fd85 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008b4e:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	b2db      	uxtb	r3, r3
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3710      	adds	r7, #16
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}

08008b5e <otIp6SetEnabled>:
#if OPENTHREAD_FTD && OPENTHREAD_CONFIG_TMF_PROXY_MLR_ENABLE && OPENTHREAD_CONFIG_COMMISSIONER_ENABLE
extern otIp6RegisterMulticastListenersCallback otIp6RegisterMulticastListenersCb;
#endif // OPENTHREAD_FTD && OPENTHREAD_CONFIG_TMF_PROXY_MLR_ENABLE && OPENTHREAD_CONFIG_COMMISSIONER_ENABLE

otError otIp6SetEnabled(otInstance *aInstance, bool aEnabled)
{
 8008b5e:	b580      	push	{r7, lr}
 8008b60:	b084      	sub	sp, #16
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	6078      	str	r0, [r7, #4]
 8008b66:	460b      	mov	r3, r1
 8008b68:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 8008b6a:	f7f8 fde3 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008b6e:	f7f8 fd67 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008b72:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_SET_ENABLED;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f042 023c 	orr.w	r2, r2, #60	; 0x3c
 8008b7c:	701a      	strb	r2, [r3, #0]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	705a      	strb	r2, [r3, #1]
 8008b82:	2200      	movs	r2, #0
 8008b84:	709a      	strb	r2, [r3, #2]
 8008b86:	2200      	movs	r2, #0
 8008b88:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f042 0201 	orr.w	r2, r2, #1
 8008b92:	711a      	strb	r2, [r3, #4]
 8008b94:	2200      	movs	r2, #0
 8008b96:	715a      	strb	r2, [r3, #5]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	719a      	strb	r2, [r3, #6]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 8008ba0:	78fa      	ldrb	r2, [r7, #3]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008ba6:	f7f8 fd93 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008baa:	f7f8 fd55 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008bae:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	b2db      	uxtb	r3, r3
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}

08008bbe <otLinkSetPollPeriod>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint32_t)p_ot_req->Data[0];
}

otError otLinkSetPollPeriod(otInstance *aInstance, uint32_t aPollPeriod)
{
 8008bbe:	b580      	push	{r7, lr}
 8008bc0:	b084      	sub	sp, #16
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	6078      	str	r0, [r7, #4]
 8008bc6:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8008bc8:	f7f8 fdb4 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008bcc:	f7f8 fd38 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008bd0:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_POLL_PERIOD;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	f042 0210 	orr.w	r2, r2, #16
 8008bda:	701a      	strb	r2, [r3, #0]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	705a      	strb	r2, [r3, #1]
 8008be0:	2200      	movs	r2, #0
 8008be2:	709a      	strb	r2, [r3, #2]
 8008be4:	2200      	movs	r2, #0
 8008be6:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	2200      	movs	r2, #0
 8008bec:	f042 0201 	orr.w	r2, r2, #1
 8008bf0:	711a      	strb	r2, [r3, #4]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	715a      	strb	r2, [r3, #5]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	719a      	strb	r2, [r3, #6]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aPollPeriod;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	683a      	ldr	r2, [r7, #0]
 8008c02:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008c04:	f7f8 fd64 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008c08:	f7f8 fd26 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008c0c:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	689b      	ldr	r3, [r3, #8]
 8008c12:	b2db      	uxtb	r3, r3
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	3710      	adds	r7, #16
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}

08008c1c <otMessageFree>:
#include "thread.h"
#include "message.h"


void otMessageFree(otMessage *aMessage)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b084      	sub	sp, #16
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 8008c24:	f7f8 fd86 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008c28:	f7f8 fd0a 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008c2c:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_FREE;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2200      	movs	r2, #0
 8008c32:	f042 0216 	orr.w	r2, r2, #22
 8008c36:	701a      	strb	r2, [r3, #0]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f042 0201 	orr.w	r2, r2, #1
 8008c3e:	705a      	strb	r2, [r3, #1]
 8008c40:	2200      	movs	r2, #0
 8008c42:	709a      	strb	r2, [r3, #2]
 8008c44:	2200      	movs	r2, #0
 8008c46:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	f042 0201 	orr.w	r2, r2, #1
 8008c50:	711a      	strb	r2, [r3, #4]
 8008c52:	2200      	movs	r2, #0
 8008c54:	715a      	strb	r2, [r3, #5]
 8008c56:	2200      	movs	r2, #0
 8008c58:	719a      	strb	r2, [r3, #6]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008c5e:	687a      	ldr	r2, [r7, #4]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008c64:	f7f8 fd34 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008c68:	f7f8 fcf6 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008c6c:	60f8      	str	r0, [r7, #12]
}
 8008c6e:	bf00      	nop
 8008c70:	3710      	adds	r7, #16
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}

08008c76 <otMessageGetOffset>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

uint16_t otMessageGetOffset(const otMessage *aMessage)
{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b084      	sub	sp, #16
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 8008c7e:	f7f8 fd59 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008c82:	f7f8 fcdd 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008c86:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_GET_OFFSET;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	f042 0219 	orr.w	r2, r2, #25
 8008c90:	701a      	strb	r2, [r3, #0]
 8008c92:	2200      	movs	r2, #0
 8008c94:	f042 0201 	orr.w	r2, r2, #1
 8008c98:	705a      	strb	r2, [r3, #1]
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	709a      	strb	r2, [r3, #2]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	f042 0201 	orr.w	r2, r2, #1
 8008caa:	711a      	strb	r2, [r3, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	715a      	strb	r2, [r3, #5]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	719a      	strb	r2, [r3, #6]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008cb8:	687a      	ldr	r2, [r7, #4]
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8008cbe:	f7f8 fd07 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008cc2:	f7f8 fcc9 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008cc6:	60f8      	str	r0, [r7, #12]
  return (uint16_t)p_ot_req->Data[0];
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	689b      	ldr	r3, [r3, #8]
 8008ccc:	b29b      	uxth	r3, r3
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	3710      	adds	r7, #16
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}

08008cd6 <otMessageAppend>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (int8_t)p_ot_req->Data[0];
}

otError otMessageAppend(otMessage *aMessage, const void *aBuf, uint16_t aLength)
{
 8008cd6:	b580      	push	{r7, lr}
 8008cd8:	b086      	sub	sp, #24
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	60f8      	str	r0, [r7, #12]
 8008cde:	60b9      	str	r1, [r7, #8]
 8008ce0:	4613      	mov	r3, r2
 8008ce2:	80fb      	strh	r3, [r7, #6]
  Pre_OtCmdProcessing();
 8008ce4:	f7f8 fd26 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008ce8:	f7f8 fcaa 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008cec:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_APPEND;
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f042 021e 	orr.w	r2, r2, #30
 8008cf6:	701a      	strb	r2, [r3, #0]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	f042 0201 	orr.w	r2, r2, #1
 8008cfe:	705a      	strb	r2, [r3, #1]
 8008d00:	2200      	movs	r2, #0
 8008d02:	709a      	strb	r2, [r3, #2]
 8008d04:	2200      	movs	r2, #0
 8008d06:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f042 0203 	orr.w	r2, r2, #3
 8008d10:	711a      	strb	r2, [r3, #4]
 8008d12:	2200      	movs	r2, #0
 8008d14:	715a      	strb	r2, [r3, #5]
 8008d16:	2200      	movs	r2, #0
 8008d18:	719a      	strb	r2, [r3, #6]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aBuf;
 8008d24:	68ba      	ldr	r2, [r7, #8]
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aLength;
 8008d2a:	88fa      	ldrh	r2, [r7, #6]
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 8008d30:	f7f8 fcce 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008d34:	f7f8 fc90 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008d38:	6178      	str	r0, [r7, #20]
  return (otError)p_ot_req->Data[0];
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	b2db      	uxtb	r3, r3
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3718      	adds	r7, #24
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <otMessageRead>:

uint16_t otMessageRead(const otMessage *aMessage, uint16_t aOffset, void *aBuf, uint16_t aLength)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b086      	sub	sp, #24
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	60f8      	str	r0, [r7, #12]
 8008d50:	607a      	str	r2, [r7, #4]
 8008d52:	461a      	mov	r2, r3
 8008d54:	460b      	mov	r3, r1
 8008d56:	817b      	strh	r3, [r7, #10]
 8008d58:	4613      	mov	r3, r2
 8008d5a:	813b      	strh	r3, [r7, #8]
  Pre_OtCmdProcessing();
 8008d5c:	f7f8 fcea 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008d60:	f7f8 fc6e 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8008d64:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_READ;
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	f042 021f 	orr.w	r2, r2, #31
 8008d6e:	701a      	strb	r2, [r3, #0]
 8008d70:	2200      	movs	r2, #0
 8008d72:	f042 0201 	orr.w	r2, r2, #1
 8008d76:	705a      	strb	r2, [r3, #1]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	709a      	strb	r2, [r3, #2]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=4;
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	2200      	movs	r2, #0
 8008d84:	f042 0204 	orr.w	r2, r2, #4
 8008d88:	711a      	strb	r2, [r3, #4]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	715a      	strb	r2, [r3, #5]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	719a      	strb	r2, [r3, #6]
 8008d92:	2200      	movs	r2, #0
 8008d94:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aMessage;
 8008d96:	68fa      	ldr	r2, [r7, #12]
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aOffset;
 8008d9c:	897a      	ldrh	r2, [r7, #10]
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aBuf;
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	611a      	str	r2, [r3, #16]
  p_ot_req->Data[3] = (uint32_t) aLength;
 8008da8:	893a      	ldrh	r2, [r7, #8]
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	615a      	str	r2, [r3, #20]

  Ot_Cmd_Transfer();
 8008dae:	f7f8 fc8f 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008db2:	f7f8 fc51 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8008db6:	6178      	str	r0, [r7, #20]
  return (uint16_t)p_ot_req->Data[0];
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	689b      	ldr	r3, [r3, #8]
 8008dbc:	b29b      	uxth	r3, r3
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	3718      	adds	r7, #24
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
	...

08008dc8 <OpenThread_CallBack_Processing>:
 * @param  None
 * @retval None
 */

HAL_StatusTypeDef OpenThread_CallBack_Processing(void)
{
 8008dc8:	b5b0      	push	{r4, r5, r7, lr}
 8008dca:	b084      	sub	sp, #16
 8008dcc:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef status = HAL_OK;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	71fb      	strb	r3, [r7, #7]

  /* Get pointer on received event buffer from M0 */
  Thread_OT_Cmd_Request_t* p_notification = THREAD_Get_NotificationPayloadBuffer();
 8008dd2:	f7f8 fc4d 	bl	8001670 <THREAD_Get_NotificationPayloadBuffer>
 8008dd6:	6038      	str	r0, [r7, #0]

  switch(p_notification->ID)
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	2b48      	cmp	r3, #72	; 0x48
 8008de0:	f200 8543 	bhi.w	800986a <OpenThread_CallBack_Processing+0xaa2>
 8008de4:	a201      	add	r2, pc, #4	; (adr r2, 8008dec <OpenThread_CallBack_Processing+0x24>)
 8008de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dea:	bf00      	nop
 8008dec:	08009157 	.word	0x08009157
 8008df0:	0800920f 	.word	0x0800920f
 8008df4:	08009267 	.word	0x08009267
 8008df8:	08009313 	.word	0x08009313
 8008dfc:	0800931f 	.word	0x0800931f
 8008e00:	0800933d 	.word	0x0800933d
 8008e04:	0800986b 	.word	0x0800986b
 8008e08:	08009367 	.word	0x08009367
 8008e0c:	08009381 	.word	0x08009381
 8008e10:	080093b5 	.word	0x080093b5
 8008e14:	080093d3 	.word	0x080093d3
 8008e18:	080093f1 	.word	0x080093f1
 8008e1c:	0800986b 	.word	0x0800986b
 8008e20:	0800941b 	.word	0x0800941b
 8008e24:	0800947d 	.word	0x0800947d
 8008e28:	080094a3 	.word	0x080094a3
 8008e2c:	080094c3 	.word	0x080094c3
 8008e30:	080094e1 	.word	0x080094e1
 8008e34:	0800986b 	.word	0x0800986b
 8008e38:	08009509 	.word	0x08009509
 8008e3c:	08009531 	.word	0x08009531
 8008e40:	0800986b 	.word	0x0800986b
 8008e44:	0800954f 	.word	0x0800954f
 8008e48:	08009573 	.word	0x08009573
 8008e4c:	0800959d 	.word	0x0800959d
 8008e50:	08008f7d 	.word	0x08008f7d
 8008e54:	08008fa1 	.word	0x08008fa1
 8008e58:	08008fc5 	.word	0x08008fc5
 8008e5c:	08008fef 	.word	0x08008fef
 8008e60:	0800986b 	.word	0x0800986b
 8008e64:	080095bd 	.word	0x080095bd
 8008e68:	0800986b 	.word	0x0800986b
 8008e6c:	0800986b 	.word	0x0800986b
 8008e70:	0800986b 	.word	0x0800986b
 8008e74:	0800986b 	.word	0x0800986b
 8008e78:	0800986b 	.word	0x0800986b
 8008e7c:	08009245 	.word	0x08009245
 8008e80:	080092a5 	.word	0x080092a5
 8008e84:	080092cb 	.word	0x080092cb
 8008e88:	080092f1 	.word	0x080092f1
 8008e8c:	080095df 	.word	0x080095df
 8008e90:	0800961d 	.word	0x0800961d
 8008e94:	08009635 	.word	0x08009635
 8008e98:	08009173 	.word	0x08009173
 8008e9c:	080091d9 	.word	0x080091d9
 8008ea0:	0800986b 	.word	0x0800986b
 8008ea4:	08009019 	.word	0x08009019
 8008ea8:	08009039 	.word	0x08009039
 8008eac:	08009059 	.word	0x08009059
 8008eb0:	08009079 	.word	0x08009079
 8008eb4:	0800909b 	.word	0x0800909b
 8008eb8:	080090bd 	.word	0x080090bd
 8008ebc:	0800986b 	.word	0x0800986b
 8008ec0:	0800986b 	.word	0x0800986b
 8008ec4:	08008f11 	.word	0x08008f11
 8008ec8:	08008f35 	.word	0x08008f35
 8008ecc:	08008f59 	.word	0x08008f59
 8008ed0:	0800986b 	.word	0x0800986b
 8008ed4:	0800986b 	.word	0x0800986b
 8008ed8:	080090df 	.word	0x080090df
 8008edc:	080090fd 	.word	0x080090fd
 8008ee0:	0800986b 	.word	0x0800986b
 8008ee4:	0800912f 	.word	0x0800912f
 8008ee8:	080091f1 	.word	0x080091f1
 8008eec:	08009663 	.word	0x08009663
 8008ef0:	08009681 	.word	0x08009681
 8008ef4:	0800969f 	.word	0x0800969f
 8008ef8:	0800971d 	.word	0x0800971d
 8008efc:	0800974b 	.word	0x0800974b
 8008f00:	0800978f 	.word	0x0800978f
 8008f04:	080097f9 	.word	0x080097f9
 8008f08:	08009837 	.word	0x08009837
 8008f0c:	080097c3 	.word	0x080097c3
  {
  case MSG_M0TOM4_BACKBONE_ROUTER_DOMAIN_PREFIX_CB:
    if (otBackboneRouterDomainPrefixCb != NULL)
 8008f10:	4b9f      	ldr	r3, [pc, #636]	; (8009190 <OpenThread_CallBack_Processing+0x3c8>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	f000 84ab 	beq.w	8009870 <OpenThread_CallBack_Processing+0xaa8>
    {
      otBackboneRouterDomainPrefixCb((void*) p_notification->Data[0],
 8008f1a:	4b9d      	ldr	r3, [pc, #628]	; (8009190 <OpenThread_CallBack_Processing+0x3c8>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	683a      	ldr	r2, [r7, #0]
 8008f20:	6892      	ldr	r2, [r2, #8]
 8008f22:	4610      	mov	r0, r2
          (otBackboneRouterDomainPrefixEvent) p_notification->Data[1],
 8008f24:	683a      	ldr	r2, [r7, #0]
 8008f26:	68d2      	ldr	r2, [r2, #12]
      otBackboneRouterDomainPrefixCb((void*) p_notification->Data[0],
 8008f28:	b2d1      	uxtb	r1, r2
          (const otIp6Prefix *) p_notification->Data[2]);
 8008f2a:	683a      	ldr	r2, [r7, #0]
 8008f2c:	6912      	ldr	r2, [r2, #16]
      otBackboneRouterDomainPrefixCb((void*) p_notification->Data[0],
 8008f2e:	4798      	blx	r3
    }
    break;
 8008f30:	f000 bc9e 	b.w	8009870 <OpenThread_CallBack_Processing+0xaa8>
  case MSG_M0TOM4_BACKBONE_ROUTER_MULTICAST_LISTENER_CB:
    if (otBackboneRouterMulticastListenerCb != NULL)
 8008f34:	4b97      	ldr	r3, [pc, #604]	; (8009194 <OpenThread_CallBack_Processing+0x3cc>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	f000 849b 	beq.w	8009874 <OpenThread_CallBack_Processing+0xaac>
    {
      otBackboneRouterMulticastListenerCb((void*) p_notification->Data[0],
 8008f3e:	4b95      	ldr	r3, [pc, #596]	; (8009194 <OpenThread_CallBack_Processing+0x3cc>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	683a      	ldr	r2, [r7, #0]
 8008f44:	6892      	ldr	r2, [r2, #8]
 8008f46:	4610      	mov	r0, r2
          (otBackboneRouterMulticastListenerEvent) p_notification->Data[1],
 8008f48:	683a      	ldr	r2, [r7, #0]
 8008f4a:	68d2      	ldr	r2, [r2, #12]
      otBackboneRouterMulticastListenerCb((void*) p_notification->Data[0],
 8008f4c:	b2d1      	uxtb	r1, r2
          (const otIp6Address *) p_notification->Data[2]);
 8008f4e:	683a      	ldr	r2, [r7, #0]
 8008f50:	6912      	ldr	r2, [r2, #16]
      otBackboneRouterMulticastListenerCb((void*) p_notification->Data[0],
 8008f52:	4798      	blx	r3
    }
    break;
 8008f54:	f000 bc8e 	b.w	8009874 <OpenThread_CallBack_Processing+0xaac>
  case MSG_M0TOM4_BACKBONE_ROUTER_ND_PROXY_CB:
    if (otBackboneRouterNdProxyCb != NULL)
 8008f58:	4b8f      	ldr	r3, [pc, #572]	; (8009198 <OpenThread_CallBack_Processing+0x3d0>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	f000 848b 	beq.w	8009878 <OpenThread_CallBack_Processing+0xab0>
    {
      otBackboneRouterNdProxyCb((void*) p_notification->Data[0],
 8008f62:	4b8d      	ldr	r3, [pc, #564]	; (8009198 <OpenThread_CallBack_Processing+0x3d0>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	683a      	ldr	r2, [r7, #0]
 8008f68:	6892      	ldr	r2, [r2, #8]
 8008f6a:	4610      	mov	r0, r2
          (otBackboneRouterNdProxyEvent) p_notification->Data[1],
 8008f6c:	683a      	ldr	r2, [r7, #0]
 8008f6e:	68d2      	ldr	r2, [r2, #12]
      otBackboneRouterNdProxyCb((void*) p_notification->Data[0],
 8008f70:	b2d1      	uxtb	r1, r2
          (const otIp6Address *) p_notification->Data[2]);
 8008f72:	683a      	ldr	r2, [r7, #0]
 8008f74:	6912      	ldr	r2, [r2, #16]
      otBackboneRouterNdProxyCb((void*) p_notification->Data[0],
 8008f76:	4798      	blx	r3
    }
    break;
 8008f78:	f000 bc7e 	b.w	8009878 <OpenThread_CallBack_Processing+0xab0>
  case MSG_M0TOM4_LINK_METRICS_MGMT_RESPONSE_ENHACK_PROBING_CB:
    if (otLinkMetricsMgmtResponseCb1 != NULL)
 8008f7c:	4b87      	ldr	r3, [pc, #540]	; (800919c <OpenThread_CallBack_Processing+0x3d4>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	f000 847b 	beq.w	800987c <OpenThread_CallBack_Processing+0xab4>
    {
      otLinkMetricsMgmtResponseCb1((const otIp6Address *) p_notification->Data[0],
 8008f86:	4b85      	ldr	r3, [pc, #532]	; (800919c <OpenThread_CallBack_Processing+0x3d4>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	683a      	ldr	r2, [r7, #0]
 8008f8c:	6892      	ldr	r2, [r2, #8]
 8008f8e:	4610      	mov	r0, r2
          (uint8_t) p_notification->Data[1],
 8008f90:	683a      	ldr	r2, [r7, #0]
 8008f92:	68d2      	ldr	r2, [r2, #12]
      otLinkMetricsMgmtResponseCb1((const otIp6Address *) p_notification->Data[0],
 8008f94:	b2d1      	uxtb	r1, r2
          (void *) p_notification->Data[2]);
 8008f96:	683a      	ldr	r2, [r7, #0]
 8008f98:	6912      	ldr	r2, [r2, #16]
      otLinkMetricsMgmtResponseCb1((const otIp6Address *) p_notification->Data[0],
 8008f9a:	4798      	blx	r3
    }
    break;
 8008f9c:	f000 bc6e 	b.w	800987c <OpenThread_CallBack_Processing+0xab4>
  case MSG_M0TOM4_LINK_METRICS_MGMT_RESPONSE_CB:
    if (otLinkMetricsMgmtResponseCb != NULL)
 8008fa0:	4b7f      	ldr	r3, [pc, #508]	; (80091a0 <OpenThread_CallBack_Processing+0x3d8>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	f000 846b 	beq.w	8009880 <OpenThread_CallBack_Processing+0xab8>
    {
      otLinkMetricsMgmtResponseCb((const otIp6Address *) p_notification->Data[0],
 8008faa:	4b7d      	ldr	r3, [pc, #500]	; (80091a0 <OpenThread_CallBack_Processing+0x3d8>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	683a      	ldr	r2, [r7, #0]
 8008fb0:	6892      	ldr	r2, [r2, #8]
 8008fb2:	4610      	mov	r0, r2
          (uint8_t) p_notification->Data[1],
 8008fb4:	683a      	ldr	r2, [r7, #0]
 8008fb6:	68d2      	ldr	r2, [r2, #12]
      otLinkMetricsMgmtResponseCb((const otIp6Address *) p_notification->Data[0],
 8008fb8:	b2d1      	uxtb	r1, r2
          (void *) p_notification->Data[2]);
 8008fba:	683a      	ldr	r2, [r7, #0]
 8008fbc:	6912      	ldr	r2, [r2, #16]
      otLinkMetricsMgmtResponseCb((const otIp6Address *) p_notification->Data[0],
 8008fbe:	4798      	blx	r3
    }
    break;
 8008fc0:	f000 bc5e 	b.w	8009880 <OpenThread_CallBack_Processing+0xab8>
  case MSG_M0TOM4_LINK_METRICS_ENHACK_PROBING_IE_REPORT_CB:
    if (otLinkMetricsEnhAckProbingIeReportCb != NULL)
 8008fc4:	4b77      	ldr	r3, [pc, #476]	; (80091a4 <OpenThread_CallBack_Processing+0x3dc>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	f000 845b 	beq.w	8009884 <OpenThread_CallBack_Processing+0xabc>
    {
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 8008fce:	4b75      	ldr	r3, [pc, #468]	; (80091a4 <OpenThread_CallBack_Processing+0x3dc>)
 8008fd0:	681c      	ldr	r4, [r3, #0]
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	689b      	ldr	r3, [r3, #8]
 8008fd6:	b298      	uxth	r0, r3
          (const otExtAddress *) p_notification->Data[1],
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	68db      	ldr	r3, [r3, #12]
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 8008fdc:	4619      	mov	r1, r3
          (const otLinkMetricsValues *) p_notification->Data[2],
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	691b      	ldr	r3, [r3, #16]
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 8008fe2:	461a      	mov	r2, r3
          (void *) p_notification->Data[3]);
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	695b      	ldr	r3, [r3, #20]
      otLinkMetricsEnhAckProbingIeReportCb((otShortAddress) p_notification->Data[0],
 8008fe8:	47a0      	blx	r4
    }
    break;
 8008fea:	f000 bc4b 	b.w	8009884 <OpenThread_CallBack_Processing+0xabc>
  case MSG_M0TOM4_LINK_METRICS_REPORT_CB:
    if (otLinkMetricsReportCb != NULL)
 8008fee:	4b6e      	ldr	r3, [pc, #440]	; (80091a8 <OpenThread_CallBack_Processing+0x3e0>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	f000 8448 	beq.w	8009888 <OpenThread_CallBack_Processing+0xac0>
    {
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 8008ff8:	4b6b      	ldr	r3, [pc, #428]	; (80091a8 <OpenThread_CallBack_Processing+0x3e0>)
 8008ffa:	681c      	ldr	r4, [r3, #0]
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	4618      	mov	r0, r3
          (const otLinkMetricsValues *) p_notification->Data[1],
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	68db      	ldr	r3, [r3, #12]
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 8009006:	4619      	mov	r1, r3
          (uint8_t) p_notification->Data[2],
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	691b      	ldr	r3, [r3, #16]
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 800900c:	b2da      	uxtb	r2, r3
          (void *) p_notification->Data[3]);
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	695b      	ldr	r3, [r3, #20]
      otLinkMetricsReportCb((const otIp6Address *) p_notification->Data[0],
 8009012:	47a0      	blx	r4
    }
    break;
 8009014:	f000 bc38 	b.w	8009888 <OpenThread_CallBack_Processing+0xac0>
  case MSG_M0TOM4_DATASET_MGMT_SET_CALLBACK_ACTIVE:
    if (otDatasetMgmtSetActiveCb != NULL)
 8009018:	4b64      	ldr	r3, [pc, #400]	; (80091ac <OpenThread_CallBack_Processing+0x3e4>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	2b00      	cmp	r3, #0
 800901e:	f000 8435 	beq.w	800988c <OpenThread_CallBack_Processing+0xac4>
    {
      otDatasetMgmtSetActiveCb((otError) p_notification->Data[0],
 8009022:	4b62      	ldr	r3, [pc, #392]	; (80091ac <OpenThread_CallBack_Processing+0x3e4>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	683a      	ldr	r2, [r7, #0]
 8009028:	6892      	ldr	r2, [r2, #8]
 800902a:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 800902c:	683a      	ldr	r2, [r7, #0]
 800902e:	68d2      	ldr	r2, [r2, #12]
      otDatasetMgmtSetActiveCb((otError) p_notification->Data[0],
 8009030:	4611      	mov	r1, r2
 8009032:	4798      	blx	r3
    }
    break;
 8009034:	f000 bc2a 	b.w	800988c <OpenThread_CallBack_Processing+0xac4>
  case MSG_M0TOM4_DATASET_MGMT_SET_CALLBACK_PENDING:
    if (otDatasetMgmtSetPendingCb != NULL)
 8009038:	4b5d      	ldr	r3, [pc, #372]	; (80091b0 <OpenThread_CallBack_Processing+0x3e8>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	2b00      	cmp	r3, #0
 800903e:	f000 8427 	beq.w	8009890 <OpenThread_CallBack_Processing+0xac8>
    {
      otDatasetMgmtSetPendingCb((otError) p_notification->Data[0],
 8009042:	4b5b      	ldr	r3, [pc, #364]	; (80091b0 <OpenThread_CallBack_Processing+0x3e8>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	683a      	ldr	r2, [r7, #0]
 8009048:	6892      	ldr	r2, [r2, #8]
 800904a:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 800904c:	683a      	ldr	r2, [r7, #0]
 800904e:	68d2      	ldr	r2, [r2, #12]
      otDatasetMgmtSetPendingCb((otError) p_notification->Data[0],
 8009050:	4611      	mov	r1, r2
 8009052:	4798      	blx	r3
    }
    break;
 8009054:	f000 bc1c 	b.w	8009890 <OpenThread_CallBack_Processing+0xac8>
  case MSG_M0TOM4_DATASET_UPDATER_CB:
    if (otDatasetUpdaterCb != NULL)
 8009058:	4b56      	ldr	r3, [pc, #344]	; (80091b4 <OpenThread_CallBack_Processing+0x3ec>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	2b00      	cmp	r3, #0
 800905e:	f000 8419 	beq.w	8009894 <OpenThread_CallBack_Processing+0xacc>
    {
      otDatasetUpdaterCb((otError) p_notification->Data[0],
 8009062:	4b54      	ldr	r3, [pc, #336]	; (80091b4 <OpenThread_CallBack_Processing+0x3ec>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	683a      	ldr	r2, [r7, #0]
 8009068:	6892      	ldr	r2, [r2, #8]
 800906a:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 800906c:	683a      	ldr	r2, [r7, #0]
 800906e:	68d2      	ldr	r2, [r2, #12]
      otDatasetUpdaterCb((otError) p_notification->Data[0],
 8009070:	4611      	mov	r1, r2
 8009072:	4798      	blx	r3
    }
    break;
 8009074:	f000 bc0e 	b.w	8009894 <OpenThread_CallBack_Processing+0xacc>
  case MSG_M0TOM4_DNS_BROWSE_CB:
    if (otDnsBrowseCb != NULL)
 8009078:	4b4f      	ldr	r3, [pc, #316]	; (80091b8 <OpenThread_CallBack_Processing+0x3f0>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	2b00      	cmp	r3, #0
 800907e:	f000 840b 	beq.w	8009898 <OpenThread_CallBack_Processing+0xad0>
    {
      otDnsBrowseCb((otError) p_notification->Data[0],
 8009082:	4b4d      	ldr	r3, [pc, #308]	; (80091b8 <OpenThread_CallBack_Processing+0x3f0>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	683a      	ldr	r2, [r7, #0]
 8009088:	6892      	ldr	r2, [r2, #8]
 800908a:	b2d0      	uxtb	r0, r2
          (const otDnsBrowseResponse *) p_notification->Data[1],
 800908c:	683a      	ldr	r2, [r7, #0]
 800908e:	68d2      	ldr	r2, [r2, #12]
      otDnsBrowseCb((otError) p_notification->Data[0],
 8009090:	4611      	mov	r1, r2
          (void *) p_notification->Data[2]);
 8009092:	683a      	ldr	r2, [r7, #0]
 8009094:	6912      	ldr	r2, [r2, #16]
      otDnsBrowseCb((otError) p_notification->Data[0],
 8009096:	4798      	blx	r3
    }
    break;
 8009098:	e3fe      	b.n	8009898 <OpenThread_CallBack_Processing+0xad0>
  case MSG_M0TOM4_DNS_ADDRESS_CB:
    if (otDnsAddressCb != NULL)
 800909a:	4b48      	ldr	r3, [pc, #288]	; (80091bc <OpenThread_CallBack_Processing+0x3f4>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	f000 83fc 	beq.w	800989c <OpenThread_CallBack_Processing+0xad4>
    {
      otDnsAddressCb((otError) p_notification->Data[0],
 80090a4:	4b45      	ldr	r3, [pc, #276]	; (80091bc <OpenThread_CallBack_Processing+0x3f4>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	683a      	ldr	r2, [r7, #0]
 80090aa:	6892      	ldr	r2, [r2, #8]
 80090ac:	b2d0      	uxtb	r0, r2
          (const otDnsAddressResponse *) p_notification->Data[1],
 80090ae:	683a      	ldr	r2, [r7, #0]
 80090b0:	68d2      	ldr	r2, [r2, #12]
      otDnsAddressCb((otError) p_notification->Data[0],
 80090b2:	4611      	mov	r1, r2
          (void *) p_notification->Data[2]);
 80090b4:	683a      	ldr	r2, [r7, #0]
 80090b6:	6912      	ldr	r2, [r2, #16]
      otDnsAddressCb((otError) p_notification->Data[0],
 80090b8:	4798      	blx	r3
    }
    break;
 80090ba:	e3ef      	b.n	800989c <OpenThread_CallBack_Processing+0xad4>
  case MSG_M0TOM4_DNS_SERVICE_CB:
    if (otDnsAddressCb != NULL)
 80090bc:	4b3f      	ldr	r3, [pc, #252]	; (80091bc <OpenThread_CallBack_Processing+0x3f4>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	f000 83ed 	beq.w	80098a0 <OpenThread_CallBack_Processing+0xad8>
    {
      otDnsServiceCb((otError) p_notification->Data[0],
 80090c6:	4b3e      	ldr	r3, [pc, #248]	; (80091c0 <OpenThread_CallBack_Processing+0x3f8>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	683a      	ldr	r2, [r7, #0]
 80090cc:	6892      	ldr	r2, [r2, #8]
 80090ce:	b2d0      	uxtb	r0, r2
          (const otDnsServiceResponse *) p_notification->Data[1],
 80090d0:	683a      	ldr	r2, [r7, #0]
 80090d2:	68d2      	ldr	r2, [r2, #12]
      otDnsServiceCb((otError) p_notification->Data[0],
 80090d4:	4611      	mov	r1, r2
          (void *) p_notification->Data[2]);
 80090d6:	683a      	ldr	r2, [r7, #0]
 80090d8:	6912      	ldr	r2, [r2, #16]
      otDnsServiceCb((otError) p_notification->Data[0],
 80090da:	4798      	blx	r3
    }
    break;
 80090dc:	e3e0      	b.n	80098a0 <OpenThread_CallBack_Processing+0xad8>
#endif // OPENTHREAD_CONFIG_BORDER_ROUTER_ENABLE
#endif // OPENTHREAD_CONFIG_NETDATA_PUBLISHER_ENABLE
#if OPENTHREAD_CONFIG_SRP_CLIENT_ENABLE
#if OPENTHREAD_CONFIG_SRP_CLIENT_AUTO_START_API_ENABLE
  case MSG_M0TOM4_SRP_CLIENT_AUTO_START_CB:
    if (otSrpClientAutoStartCb != NULL)
 80090de:	4b39      	ldr	r3, [pc, #228]	; (80091c4 <OpenThread_CallBack_Processing+0x3fc>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	f000 83de 	beq.w	80098a4 <OpenThread_CallBack_Processing+0xadc>
    {
      otSrpClientAutoStartCb((const otSockAddr *) p_notification->Data[0],
 80090e8:	4b36      	ldr	r3, [pc, #216]	; (80091c4 <OpenThread_CallBack_Processing+0x3fc>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	683a      	ldr	r2, [r7, #0]
 80090ee:	6892      	ldr	r2, [r2, #8]
 80090f0:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 80090f2:	683a      	ldr	r2, [r7, #0]
 80090f4:	68d2      	ldr	r2, [r2, #12]
      otSrpClientAutoStartCb((const otSockAddr *) p_notification->Data[0],
 80090f6:	4611      	mov	r1, r2
 80090f8:	4798      	blx	r3
    }
    break;
 80090fa:	e3d3      	b.n	80098a4 <OpenThread_CallBack_Processing+0xadc>
#endif // OPENTHREAD_CONFIG_SRP_CLIENT_AUTO_START_API_ENABLE
#endif // OPENTHREAD_CONFIG_SRP_CLIENT_ENABLE
#if OPENTHREAD_CONFIG_SRP_CLIENT_ENABLE
  case MSG_M0TOM4_SRP_CLIENT_CB:
    if (otSrpClientCb != NULL)
 80090fc:	4b32      	ldr	r3, [pc, #200]	; (80091c8 <OpenThread_CallBack_Processing+0x400>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	f000 83d1 	beq.w	80098a8 <OpenThread_CallBack_Processing+0xae0>
    {
      otSrpClientCb((otError) p_notification->Data[0],
 8009106:	4b30      	ldr	r3, [pc, #192]	; (80091c8 <OpenThread_CallBack_Processing+0x400>)
 8009108:	681c      	ldr	r4, [r3, #0]
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	b2d8      	uxtb	r0, r3
          (const otSrpClientHostInfo *) p_notification->Data[1],
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	68db      	ldr	r3, [r3, #12]
      otSrpClientCb((otError) p_notification->Data[0],
 8009114:	4619      	mov	r1, r3
          (const otSrpClientService *) p_notification->Data[2],
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	691b      	ldr	r3, [r3, #16]
      otSrpClientCb((otError) p_notification->Data[0],
 800911a:	461a      	mov	r2, r3
          (const otSrpClientService *) p_notification->Data[3],
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	695b      	ldr	r3, [r3, #20]
      otSrpClientCb((otError) p_notification->Data[0],
 8009120:	461d      	mov	r5, r3
          (void *) p_notification->Data[4]);
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	699b      	ldr	r3, [r3, #24]
      otSrpClientCb((otError) p_notification->Data[0],
 8009126:	9300      	str	r3, [sp, #0]
 8009128:	462b      	mov	r3, r5
 800912a:	47a0      	blx	r4
    }
    break;
 800912c:	e3bc      	b.n	80098a8 <OpenThread_CallBack_Processing+0xae0>
    }
    break;
#endif // OPENTHREAD_CONFIG_SRP_SERVER_ENABLE
#if OPENTHREAD_FTD || OPENTHREAD_CONFIG_TMF_NETWORK_DIAG_MTD_ENABLE
  case MSG_M0TOM4_RECEIVE_DIAGNOSTIC_GET_CB:
    if (otReceiveDiagnosticGetCb != NULL)
 800912e:	4b27      	ldr	r3, [pc, #156]	; (80091cc <OpenThread_CallBack_Processing+0x404>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	2b00      	cmp	r3, #0
 8009134:	f000 83ba 	beq.w	80098ac <OpenThread_CallBack_Processing+0xae4>
    {
      otReceiveDiagnosticGetCb((otError) p_notification->Data[0],
 8009138:	4b24      	ldr	r3, [pc, #144]	; (80091cc <OpenThread_CallBack_Processing+0x404>)
 800913a:	681c      	ldr	r4, [r3, #0]
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	b2d8      	uxtb	r0, r3
          (otMessage *) p_notification->Data[1],
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	68db      	ldr	r3, [r3, #12]
      otReceiveDiagnosticGetCb((otError) p_notification->Data[0],
 8009146:	4619      	mov	r1, r3
          (const otMessageInfo *) p_notification->Data[2],
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	691b      	ldr	r3, [r3, #16]
      otReceiveDiagnosticGetCb((otError) p_notification->Data[0],
 800914c:	461a      	mov	r2, r3
          (void *) p_notification->Data[3]);
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	695b      	ldr	r3, [r3, #20]
      otReceiveDiagnosticGetCb((otError) p_notification->Data[0],
 8009152:	47a0      	blx	r4
    }
    break;
 8009154:	e3aa      	b.n	80098ac <OpenThread_CallBack_Processing+0xae4>
#endif // OPENTHREAD_FTD || OPENTHREAD_CONFIG_TMF_NETWORK_DIAG_MTD_ENABLE
  case MSG_M0TOM4_NOTIFY_STATE_CHANGE:
    if (otStateChangedCb != NULL)
 8009156:	4b1e      	ldr	r3, [pc, #120]	; (80091d0 <OpenThread_CallBack_Processing+0x408>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	2b00      	cmp	r3, #0
 800915c:	f000 83a8 	beq.w	80098b0 <OpenThread_CallBack_Processing+0xae8>
    {
      otStateChangedCb((uint32_t) p_notification->Data[0],
 8009160:	4b1b      	ldr	r3, [pc, #108]	; (80091d0 <OpenThread_CallBack_Processing+0x408>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	683a      	ldr	r2, [r7, #0]
 8009166:	6890      	ldr	r0, [r2, #8]
          (void*) p_notification->Data[1]);
 8009168:	683a      	ldr	r2, [r7, #0]
 800916a:	68d2      	ldr	r2, [r2, #12]
      otStateChangedCb((uint32_t) p_notification->Data[0],
 800916c:	4611      	mov	r1, r2
 800916e:	4798      	blx	r3
    }
    break;
 8009170:	e39e      	b.n	80098b0 <OpenThread_CallBack_Processing+0xae8>
  case MSG_M0TOM4_THREAD_PARENT_RESPONSE_HANDLER:
    if (otThreadParentResponseCb != NULL)
 8009172:	4b18      	ldr	r3, [pc, #96]	; (80091d4 <OpenThread_CallBack_Processing+0x40c>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	2b00      	cmp	r3, #0
 8009178:	f000 839c 	beq.w	80098b4 <OpenThread_CallBack_Processing+0xaec>
    {
      otThreadParentResponseCb((otThreadParentResponseInfo *) p_notification->Data[0],
 800917c:	4b15      	ldr	r3, [pc, #84]	; (80091d4 <OpenThread_CallBack_Processing+0x40c>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	683a      	ldr	r2, [r7, #0]
 8009182:	6892      	ldr	r2, [r2, #8]
 8009184:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 8009186:	683a      	ldr	r2, [r7, #0]
 8009188:	68d2      	ldr	r2, [r2, #12]
      otThreadParentResponseCb((otThreadParentResponseInfo *) p_notification->Data[0],
 800918a:	4611      	mov	r1, r2
 800918c:	4798      	blx	r3
    }
    break;
 800918e:	e391      	b.n	80098b4 <OpenThread_CallBack_Processing+0xaec>
 8009190:	20000660 	.word	0x20000660
 8009194:	20000668 	.word	0x20000668
 8009198:	20000664 	.word	0x20000664
 800919c:	200005f4 	.word	0x200005f4
 80091a0:	200005f0 	.word	0x200005f0
 80091a4:	200005f8 	.word	0x200005f8
 80091a8:	200005ec 	.word	0x200005ec
 80091ac:	2000066c 	.word	0x2000066c
 80091b0:	20000670 	.word	0x20000670
 80091b4:	20000674 	.word	0x20000674
 80091b8:	2000067c 	.word	0x2000067c
 80091bc:	20000678 	.word	0x20000678
 80091c0:	20000680 	.word	0x20000680
 80091c4:	2000068c 	.word	0x2000068c
 80091c8:	20000688 	.word	0x20000688
 80091cc:	20000684 	.word	0x20000684
 80091d0:	200005cc 	.word	0x200005cc
 80091d4:	200005fc 	.word	0x200005fc
  case MSG_M0TOM4_THREAD_DETACH_GRACEFULLY_CB:
    if (otDetachGracefullyCb != NULL)
 80091d8:	4b97      	ldr	r3, [pc, #604]	; (8009438 <OpenThread_CallBack_Processing+0x670>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	f000 836b 	beq.w	80098b8 <OpenThread_CallBack_Processing+0xaf0>
    {
      otDetachGracefullyCb((void *) p_notification->Data[0]);
 80091e2:	4b95      	ldr	r3, [pc, #596]	; (8009438 <OpenThread_CallBack_Processing+0x670>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	683a      	ldr	r2, [r7, #0]
 80091e8:	6892      	ldr	r2, [r2, #8]
 80091ea:	4610      	mov	r0, r2
 80091ec:	4798      	blx	r3
    }
    break;
 80091ee:	e363      	b.n	80098b8 <OpenThread_CallBack_Processing+0xaf0>
    }
    break;
#endif // OPENTHREAD_CONFIG_TMF_ANYCAST_LOCATOR_ENABLE
#if OPENTHREAD_FTD
  case MSG_M0TOM4_THREAD_DISCOVERY_REQUEST_CB:
    if (otThreadDiscoveryRequestCb != NULL)
 80091f0:	4b92      	ldr	r3, [pc, #584]	; (800943c <OpenThread_CallBack_Processing+0x674>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f000 8361 	beq.w	80098bc <OpenThread_CallBack_Processing+0xaf4>
    {
      otThreadDiscoveryRequestCb((const otThreadDiscoveryRequestInfo *) p_notification->Data[0],
 80091fa:	4b90      	ldr	r3, [pc, #576]	; (800943c <OpenThread_CallBack_Processing+0x674>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	683a      	ldr	r2, [r7, #0]
 8009200:	6892      	ldr	r2, [r2, #8]
 8009202:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 8009204:	683a      	ldr	r2, [r7, #0]
 8009206:	68d2      	ldr	r2, [r2, #12]
      otThreadDiscoveryRequestCb((const otThreadDiscoveryRequestInfo *) p_notification->Data[0],
 8009208:	4611      	mov	r1, r2
 800920a:	4798      	blx	r3
    }
    break;
 800920c:	e356      	b.n	80098bc <OpenThread_CallBack_Processing+0xaf4>
#endif // OPENTHREAD_FTD
  case MSG_M0TOM4_COAP_REQUEST_HANDLER:
    mySTCoapRequestContext = (STCoapRequestContextType*) p_notification->Data[0];
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	689b      	ldr	r3, [r3, #8]
 8009212:	461a      	mov	r2, r3
 8009214:	4b8a      	ldr	r3, [pc, #552]	; (8009440 <OpenThread_CallBack_Processing+0x678>)
 8009216:	601a      	str	r2, [r3, #0]

    coapRequestHandlerCb = mySTCoapRequestContext->mHandler;
 8009218:	4b89      	ldr	r3, [pc, #548]	; (8009440 <OpenThread_CallBack_Processing+0x678>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	4a89      	ldr	r2, [pc, #548]	; (8009444 <OpenThread_CallBack_Processing+0x67c>)
 8009220:	6013      	str	r3, [r2, #0]

    if (coapRequestHandlerCb != NULL)
 8009222:	4b88      	ldr	r3, [pc, #544]	; (8009444 <OpenThread_CallBack_Processing+0x67c>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2b00      	cmp	r3, #0
 8009228:	f000 834a 	beq.w	80098c0 <OpenThread_CallBack_Processing+0xaf8>
    {
      coapRequestHandlerCb(mySTCoapRequestContext->mContext,
 800922c:	4b85      	ldr	r3, [pc, #532]	; (8009444 <OpenThread_CallBack_Processing+0x67c>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a83      	ldr	r2, [pc, #524]	; (8009440 <OpenThread_CallBack_Processing+0x678>)
 8009232:	6812      	ldr	r2, [r2, #0]
 8009234:	6810      	ldr	r0, [r2, #0]
          (otMessage *) p_notification->Data[1],
 8009236:	683a      	ldr	r2, [r7, #0]
 8009238:	68d2      	ldr	r2, [r2, #12]
      coapRequestHandlerCb(mySTCoapRequestContext->mContext,
 800923a:	4611      	mov	r1, r2
          (otMessageInfo *) p_notification->Data[2]);
 800923c:	683a      	ldr	r2, [r7, #0]
 800923e:	6912      	ldr	r2, [r2, #16]
      coapRequestHandlerCb(mySTCoapRequestContext->mContext,
 8009240:	4798      	blx	r3
    }
    break;
 8009242:	e33d      	b.n	80098c0 <OpenThread_CallBack_Processing+0xaf8>
  case MSG_M0TOM4_DEFAULT_COAP_REQUEST_HANDLER:
    if (defaultCoapRequestHandlerCb != NULL)
 8009244:	4b80      	ldr	r3, [pc, #512]	; (8009448 <OpenThread_CallBack_Processing+0x680>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	2b00      	cmp	r3, #0
 800924a:	f000 833b 	beq.w	80098c4 <OpenThread_CallBack_Processing+0xafc>
    {
      defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 800924e:	4b7e      	ldr	r3, [pc, #504]	; (8009448 <OpenThread_CallBack_Processing+0x680>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	683a      	ldr	r2, [r7, #0]
 8009254:	6892      	ldr	r2, [r2, #8]
 8009256:	4610      	mov	r0, r2
          (otMessage *) p_notification->Data[1],
 8009258:	683a      	ldr	r2, [r7, #0]
 800925a:	68d2      	ldr	r2, [r2, #12]
      defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 800925c:	4611      	mov	r1, r2
          (otMessageInfo *) p_notification->Data[2]);
 800925e:	683a      	ldr	r2, [r7, #0]
 8009260:	6912      	ldr	r2, [r2, #16]
      defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 8009262:	4798      	blx	r3
    }
    break;
 8009264:	e32e      	b.n	80098c4 <OpenThread_CallBack_Processing+0xafc>
  case MSG_M0TOM4_COAP_RESPONSE_HANDLER:
    mySTCoapResponseContext = (STCoapResponseContextType*) p_notification->Data[0];
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	461a      	mov	r2, r3
 800926c:	4b77      	ldr	r3, [pc, #476]	; (800944c <OpenThread_CallBack_Processing+0x684>)
 800926e:	601a      	str	r2, [r3, #0]
    coapResponseHandlerCb = mySTCoapResponseContext->mHandler;
 8009270:	4b76      	ldr	r3, [pc, #472]	; (800944c <OpenThread_CallBack_Processing+0x684>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	4a76      	ldr	r2, [pc, #472]	; (8009450 <OpenThread_CallBack_Processing+0x688>)
 8009278:	6013      	str	r3, [r2, #0]
    if (coapResponseHandlerCb != NULL)
 800927a:	4b75      	ldr	r3, [pc, #468]	; (8009450 <OpenThread_CallBack_Processing+0x688>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2b00      	cmp	r3, #0
 8009280:	f000 8322 	beq.w	80098c8 <OpenThread_CallBack_Processing+0xb00>
    {
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 8009284:	4b72      	ldr	r3, [pc, #456]	; (8009450 <OpenThread_CallBack_Processing+0x688>)
 8009286:	681c      	ldr	r4, [r3, #0]
 8009288:	4b70      	ldr	r3, [pc, #448]	; (800944c <OpenThread_CallBack_Processing+0x684>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	6818      	ldr	r0, [r3, #0]
          (otMessage *) p_notification->Data[1],
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	68db      	ldr	r3, [r3, #12]
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 8009292:	4619      	mov	r1, r3
          (otMessageInfo *) p_notification->Data[2],
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	691b      	ldr	r3, [r3, #16]
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 8009298:	461a      	mov	r2, r3
          (otError) p_notification->Data[3]);
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	695b      	ldr	r3, [r3, #20]
      coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800929e:	b2db      	uxtb	r3, r3
 80092a0:	47a0      	blx	r4
    }
    break;
 80092a2:	e311      	b.n	80098c8 <OpenThread_CallBack_Processing+0xb00>
  case MSG_M0TOM4_COAP_SECURE_CLIENT_CONNECT:
    if (coapSecureClientConnectCb != NULL)
 80092a4:	4b6b      	ldr	r3, [pc, #428]	; (8009454 <OpenThread_CallBack_Processing+0x68c>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	f000 830f 	beq.w	80098cc <OpenThread_CallBack_Processing+0xb04>
    {
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 80092ae:	4b69      	ldr	r3, [pc, #420]	; (8009454 <OpenThread_CallBack_Processing+0x68c>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	683a      	ldr	r2, [r7, #0]
 80092b4:	6892      	ldr	r2, [r2, #8]
 80092b6:	2a00      	cmp	r2, #0
 80092b8:	bf14      	ite	ne
 80092ba:	2201      	movne	r2, #1
 80092bc:	2200      	moveq	r2, #0
 80092be:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 80092c0:	683a      	ldr	r2, [r7, #0]
 80092c2:	68d2      	ldr	r2, [r2, #12]
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 80092c4:	4611      	mov	r1, r2
 80092c6:	4798      	blx	r3
    }
    break;
 80092c8:	e300      	b.n	80098cc <OpenThread_CallBack_Processing+0xb04>
  case MSG_M0TOM4_COAP_SECURE_SET_CLIENT_CONNECT:
    if (coapSecureClientConnectCb != NULL)
 80092ca:	4b62      	ldr	r3, [pc, #392]	; (8009454 <OpenThread_CallBack_Processing+0x68c>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	f000 82fe 	beq.w	80098d0 <OpenThread_CallBack_Processing+0xb08>
    {
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 80092d4:	4b5f      	ldr	r3, [pc, #380]	; (8009454 <OpenThread_CallBack_Processing+0x68c>)
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	683a      	ldr	r2, [r7, #0]
 80092da:	6892      	ldr	r2, [r2, #8]
 80092dc:	2a00      	cmp	r2, #0
 80092de:	bf14      	ite	ne
 80092e0:	2201      	movne	r2, #1
 80092e2:	2200      	moveq	r2, #0
 80092e4:	b2d0      	uxtb	r0, r2
          (void *) p_notification->Data[1]);
 80092e6:	683a      	ldr	r2, [r7, #0]
 80092e8:	68d2      	ldr	r2, [r2, #12]
      coapSecureClientConnectCb((bool) p_notification->Data[0],
 80092ea:	4611      	mov	r1, r2
 80092ec:	4798      	blx	r3
    }
    break;
 80092ee:	e2ef      	b.n	80098d0 <OpenThread_CallBack_Processing+0xb08>
  case MSG_M0TOM4_COAP_SECURE_DEFAULT_REQUEST_HANDLER:
    if (defaultCoapSecureRequestHandlerCb != NULL)
 80092f0:	4b59      	ldr	r3, [pc, #356]	; (8009458 <OpenThread_CallBack_Processing+0x690>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	f000 82ed 	beq.w	80098d4 <OpenThread_CallBack_Processing+0xb0c>
    {
      defaultCoapSecureRequestHandlerCb((void *) p_notification->Data[0],
 80092fa:	4b57      	ldr	r3, [pc, #348]	; (8009458 <OpenThread_CallBack_Processing+0x690>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	683a      	ldr	r2, [r7, #0]
 8009300:	6892      	ldr	r2, [r2, #8]
 8009302:	4610      	mov	r0, r2
          (otMessage *) p_notification->Data[1],
 8009304:	683a      	ldr	r2, [r7, #0]
 8009306:	68d2      	ldr	r2, [r2, #12]
      defaultCoapSecureRequestHandlerCb((void *) p_notification->Data[0],
 8009308:	4611      	mov	r1, r2
          (otMessageInfo *) p_notification->Data[2]);
 800930a:	683a      	ldr	r2, [r7, #0]
 800930c:	6912      	ldr	r2, [r2, #16]
      defaultCoapSecureRequestHandlerCb((void *) p_notification->Data[0],
 800930e:	4798      	blx	r3
    }
    break;
 8009310:	e2e0      	b.n	80098d4 <OpenThread_CallBack_Processing+0xb0c>
  case MSG_M0TOM4_NOTIFY_STACK_RESET:
    /* Store Thread NVM data in Flash*/
    SHCI_C2_FLASH_StoreData(THREAD_IP);
 8009312:	2001      	movs	r0, #1
 8009314:	f000 fb78 	bl	8009a08 <SHCI_C2_FLASH_StoreData>
    /* Perform an NVIC Reset in order to reinitalize the device */
    HAL_NVIC_SystemReset();
 8009318:	f7fb f857 	bl	80043ca <HAL_NVIC_SystemReset>
    break;
 800931c:	e317      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
  case MSG_M0TOM4_IP6_RECEIVE:
    if (otIp6ReceiveCb != NULL)
 800931e:	4b4f      	ldr	r3, [pc, #316]	; (800945c <OpenThread_CallBack_Processing+0x694>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	2b00      	cmp	r3, #0
 8009324:	f000 82d8 	beq.w	80098d8 <OpenThread_CallBack_Processing+0xb10>
    {
      otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 8009328:	4b4c      	ldr	r3, [pc, #304]	; (800945c <OpenThread_CallBack_Processing+0x694>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	683a      	ldr	r2, [r7, #0]
 800932e:	6892      	ldr	r2, [r2, #8]
 8009330:	4610      	mov	r0, r2
          (void*) p_notification->Data[1]);
 8009332:	683a      	ldr	r2, [r7, #0]
 8009334:	68d2      	ldr	r2, [r2, #12]
      otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 8009336:	4611      	mov	r1, r2
 8009338:	4798      	blx	r3
    }
    break;
 800933a:	e2cd      	b.n	80098d8 <OpenThread_CallBack_Processing+0xb10>
  case MSG_M0TOM4_IP6_ADDRESS:
    if (otIp6AddressCb != NULL)
 800933c:	4b48      	ldr	r3, [pc, #288]	; (8009460 <OpenThread_CallBack_Processing+0x698>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2b00      	cmp	r3, #0
 8009342:	f000 82cb 	beq.w	80098dc <OpenThread_CallBack_Processing+0xb14>
    {
      otIp6AddressCb((const otIp6AddressInfo *) p_notification->Data[0],
 8009346:	4b46      	ldr	r3, [pc, #280]	; (8009460 <OpenThread_CallBack_Processing+0x698>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	683a      	ldr	r2, [r7, #0]
 800934c:	6892      	ldr	r2, [r2, #8]
 800934e:	4610      	mov	r0, r2
          (bool) p_notification->Data[1],
 8009350:	683a      	ldr	r2, [r7, #0]
 8009352:	68d2      	ldr	r2, [r2, #12]
      otIp6AddressCb((const otIp6AddressInfo *) p_notification->Data[0],
 8009354:	2a00      	cmp	r2, #0
 8009356:	bf14      	ite	ne
 8009358:	2201      	movne	r2, #1
 800935a:	2200      	moveq	r2, #0
 800935c:	b2d1      	uxtb	r1, r2
          (void *) p_notification->Data[2]);
 800935e:	683a      	ldr	r2, [r7, #0]
 8009360:	6912      	ldr	r2, [r2, #16]
      otIp6AddressCb((const otIp6AddressInfo *) p_notification->Data[0],
 8009362:	4798      	blx	r3
    }
    break;
 8009364:	e2ba      	b.n	80098dc <OpenThread_CallBack_Processing+0xb14>
#if OPENTHREAD_CONFIG_IP6_SLAAC_ENABLE
  case MSG_M0TOM4_IP6_SLAAC_PREFIX_FILTER:
    if (otIp6SlaacPrefixFilterCb != NULL)
 8009366:	4b3f      	ldr	r3, [pc, #252]	; (8009464 <OpenThread_CallBack_Processing+0x69c>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	2b00      	cmp	r3, #0
 800936c:	f000 82b8 	beq.w	80098e0 <OpenThread_CallBack_Processing+0xb18>
    {
      /* Not passing otInstance as first parameter, because created on M0, passing NULL instead */
      otIp6SlaacPrefixFilterCb(NULL,
 8009370:	4b3c      	ldr	r3, [pc, #240]	; (8009464 <OpenThread_CallBack_Processing+0x69c>)
 8009372:	681b      	ldr	r3, [r3, #0]
          (const otIp6Prefix *) p_notification->Data[0]);
 8009374:	683a      	ldr	r2, [r7, #0]
 8009376:	6892      	ldr	r2, [r2, #8]
      otIp6SlaacPrefixFilterCb(NULL,
 8009378:	4611      	mov	r1, r2
 800937a:	2000      	movs	r0, #0
 800937c:	4798      	blx	r3
    }
    break;
 800937e:	e2af      	b.n	80098e0 <OpenThread_CallBack_Processing+0xb18>
#endif // OPENTHREAD_CONFIG_IP6_SLAAC_ENABLE
  case MSG_M0TOM4_IP6_REGISTER_MULTICAST_LISTENERS_CB:
    if (otIp6RegisterMulticastListenersCb != NULL)
 8009380:	4b39      	ldr	r3, [pc, #228]	; (8009468 <OpenThread_CallBack_Processing+0x6a0>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	2b00      	cmp	r3, #0
 8009386:	f000 82ad 	beq.w	80098e4 <OpenThread_CallBack_Processing+0xb1c>
    {
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 800938a:	4b37      	ldr	r3, [pc, #220]	; (8009468 <OpenThread_CallBack_Processing+0x6a0>)
 800938c:	681c      	ldr	r4, [r3, #0]
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	689b      	ldr	r3, [r3, #8]
 8009392:	4618      	mov	r0, r3
          (otError) p_notification->Data[1],
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	68db      	ldr	r3, [r3, #12]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 8009398:	b2d9      	uxtb	r1, r3
          (uint8_t) p_notification->Data[2],
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	691b      	ldr	r3, [r3, #16]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 800939e:	b2da      	uxtb	r2, r3
          (const otIp6Address *) p_notification->Data[3],
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	695b      	ldr	r3, [r3, #20]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 80093a4:	461d      	mov	r5, r3
          (uint8_t) p_notification->Data[4]);
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	699b      	ldr	r3, [r3, #24]
      otIp6RegisterMulticastListenersCb((void *) p_notification->Data[0],
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	9300      	str	r3, [sp, #0]
 80093ae:	462b      	mov	r3, r5
 80093b0:	47a0      	blx	r4
    }
    break;
 80093b2:	e297      	b.n	80098e4 <OpenThread_CallBack_Processing+0xb1c>
  case MSG_M0TOM4_HANDLE_ACTIVE_SCAN_RESULT:
    if (otHandleActiveScanResultCb != NULL)
 80093b4:	4b2d      	ldr	r3, [pc, #180]	; (800946c <OpenThread_CallBack_Processing+0x6a4>)
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	f000 8295 	beq.w	80098e8 <OpenThread_CallBack_Processing+0xb20>
    {
      otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 80093be:	4b2b      	ldr	r3, [pc, #172]	; (800946c <OpenThread_CallBack_Processing+0x6a4>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	683a      	ldr	r2, [r7, #0]
 80093c4:	6892      	ldr	r2, [r2, #8]
 80093c6:	4610      	mov	r0, r2
          (void*) p_notification->Data[1]);
 80093c8:	683a      	ldr	r2, [r7, #0]
 80093ca:	68d2      	ldr	r2, [r2, #12]
      otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 80093cc:	4611      	mov	r1, r2
 80093ce:	4798      	blx	r3
    }
    break;
 80093d0:	e28a      	b.n	80098e8 <OpenThread_CallBack_Processing+0xb20>
  case MSG_M0TOM4_HANDLE_ENERGY_SCAN_RESULT:
    if (otHandleEnergyScanResultCb != NULL)
 80093d2:	4b27      	ldr	r3, [pc, #156]	; (8009470 <OpenThread_CallBack_Processing+0x6a8>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	f000 8288 	beq.w	80098ec <OpenThread_CallBack_Processing+0xb24>
    {
      otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 80093dc:	4b24      	ldr	r3, [pc, #144]	; (8009470 <OpenThread_CallBack_Processing+0x6a8>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	683a      	ldr	r2, [r7, #0]
 80093e2:	6892      	ldr	r2, [r2, #8]
 80093e4:	4610      	mov	r0, r2
          (void*) p_notification->Data[1]);
 80093e6:	683a      	ldr	r2, [r7, #0]
 80093e8:	68d2      	ldr	r2, [r2, #12]
      otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 80093ea:	4611      	mov	r1, r2
 80093ec:	4798      	blx	r3
    }
    break;
 80093ee:	e27d      	b.n	80098ec <OpenThread_CallBack_Processing+0xb24>
  case MSG_M0TOM4_HANDLE_LINK_PCAP:
    if (otLinkPcapCb != NULL)
 80093f0:	4b20      	ldr	r3, [pc, #128]	; (8009474 <OpenThread_CallBack_Processing+0x6ac>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	f000 827b 	beq.w	80098f0 <OpenThread_CallBack_Processing+0xb28>
    {
      otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 80093fa:	4b1e      	ldr	r3, [pc, #120]	; (8009474 <OpenThread_CallBack_Processing+0x6ac>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	683a      	ldr	r2, [r7, #0]
 8009400:	6892      	ldr	r2, [r2, #8]
 8009402:	4610      	mov	r0, r2
          p_notification->Data[1],
 8009404:	683a      	ldr	r2, [r7, #0]
 8009406:	68d2      	ldr	r2, [r2, #12]
      otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 8009408:	2a00      	cmp	r2, #0
 800940a:	bf14      	ite	ne
 800940c:	2201      	movne	r2, #1
 800940e:	2200      	moveq	r2, #0
 8009410:	b2d1      	uxtb	r1, r2
          (void*) p_notification->Data[2]);
 8009412:	683a      	ldr	r2, [r7, #0]
 8009414:	6912      	ldr	r2, [r2, #16]
      otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 8009416:	4798      	blx	r3
    }
    break;
 8009418:	e26a      	b.n	80098f0 <OpenThread_CallBack_Processing+0xb28>
#if OPENTHREAD_FTD
  case MSG_M0TOM4_THREAD_FTD_NEIGHBOR_TABLE_CALLBACK:
    if (otNeighborTableCb != NULL)
 800941a:	4b17      	ldr	r3, [pc, #92]	; (8009478 <OpenThread_CallBack_Processing+0x6b0>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	2b00      	cmp	r3, #0
 8009420:	f000 8268 	beq.w	80098f4 <OpenThread_CallBack_Processing+0xb2c>
    {
      otNeighborTableCb((otNeighborTableEvent) p_notification->Data[0],
 8009424:	4b14      	ldr	r3, [pc, #80]	; (8009478 <OpenThread_CallBack_Processing+0x6b0>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	683a      	ldr	r2, [r7, #0]
 800942a:	6892      	ldr	r2, [r2, #8]
 800942c:	b2d0      	uxtb	r0, r2
          (const otNeighborTableEntryInfo *)p_notification->Data[1]);
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	68d2      	ldr	r2, [r2, #12]
      otNeighborTableCb((otNeighborTableEvent) p_notification->Data[0],
 8009432:	4611      	mov	r1, r2
 8009434:	4798      	blx	r3
    }
    break;
 8009436:	e25d      	b.n	80098f4 <OpenThread_CallBack_Processing+0xb2c>
 8009438:	20000600 	.word	0x20000600
 800943c:	20000604 	.word	0x20000604
 8009440:	20000648 	.word	0x20000648
 8009444:	2000063c 	.word	0x2000063c
 8009448:	20000640 	.word	0x20000640
 800944c:	2000064c 	.word	0x2000064c
 8009450:	20000644 	.word	0x20000644
 8009454:	20000654 	.word	0x20000654
 8009458:	20000650 	.word	0x20000650
 800945c:	200005d4 	.word	0x200005d4
 8009460:	200005d8 	.word	0x200005d8
 8009464:	200005d0 	.word	0x200005d0
 8009468:	200005dc 	.word	0x200005dc
 800946c:	200005e0 	.word	0x200005e0
 8009470:	200005e4 	.word	0x200005e4
 8009474:	200005e8 	.word	0x200005e8
 8009478:	20000608 	.word	0x20000608
#endif
  case MSG_M0TOM4_COMMISSIONER_ENERGY_REPORT_CALLBACK:
    if (otCommissionerEnergyReportCb != NULL)
 800947c:	4b95      	ldr	r3, [pc, #596]	; (80096d4 <OpenThread_CallBack_Processing+0x90c>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	f000 8239 	beq.w	80098f8 <OpenThread_CallBack_Processing+0xb30>
    {
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 8009486:	4b93      	ldr	r3, [pc, #588]	; (80096d4 <OpenThread_CallBack_Processing+0x90c>)
 8009488:	681c      	ldr	r4, [r3, #0]
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	6898      	ldr	r0, [r3, #8]
          (uint8_t*) p_notification->Data[1],
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	68db      	ldr	r3, [r3, #12]
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 8009492:	4619      	mov	r1, r3
          (uint8_t) p_notification->Data[2],
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	691b      	ldr	r3, [r3, #16]
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 8009498:	b2da      	uxtb	r2, r3
          (void*) p_notification->Data[3]);
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	695b      	ldr	r3, [r3, #20]
      otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 800949e:	47a0      	blx	r4
    }
    break;
 80094a0:	e22a      	b.n	80098f8 <OpenThread_CallBack_Processing+0xb30>
  case MSG_M0TOM4_COMMISSIONER_PANID_CONFLICT_CALLBACK:
    if (otCommissionerPanIdConflictCb != NULL)
 80094a2:	4b8d      	ldr	r3, [pc, #564]	; (80096d8 <OpenThread_CallBack_Processing+0x910>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	f000 8228 	beq.w	80098fc <OpenThread_CallBack_Processing+0xb34>
    {
      otCommissionerPanIdConflictCb((uint16_t) p_notification->Data[0],
 80094ac:	4b8a      	ldr	r3, [pc, #552]	; (80096d8 <OpenThread_CallBack_Processing+0x910>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	683a      	ldr	r2, [r7, #0]
 80094b2:	6892      	ldr	r2, [r2, #8]
 80094b4:	b290      	uxth	r0, r2
          (uint32_t) p_notification->Data[1],
 80094b6:	683a      	ldr	r2, [r7, #0]
 80094b8:	68d1      	ldr	r1, [r2, #12]
          (void*) p_notification->Data[2]);
 80094ba:	683a      	ldr	r2, [r7, #0]
 80094bc:	6912      	ldr	r2, [r2, #16]
      otCommissionerPanIdConflictCb((uint16_t) p_notification->Data[0],
 80094be:	4798      	blx	r3
    }
    break;
 80094c0:	e21c      	b.n	80098fc <OpenThread_CallBack_Processing+0xb34>
  case MSG_M0TOM4_COMMISSIONER_STATE_CALLBACK:
    if (otCommissionerStateCb != NULL)
 80094c2:	4b86      	ldr	r3, [pc, #536]	; (80096dc <OpenThread_CallBack_Processing+0x914>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	f000 821a 	beq.w	8009900 <OpenThread_CallBack_Processing+0xb38>
    {
      otCommissionerStateCb((otCommissionerState) p_notification->Data[0],
 80094cc:	4b83      	ldr	r3, [pc, #524]	; (80096dc <OpenThread_CallBack_Processing+0x914>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	683a      	ldr	r2, [r7, #0]
 80094d2:	6892      	ldr	r2, [r2, #8]
 80094d4:	b2d0      	uxtb	r0, r2
          (void*) p_notification->Data[1]);
 80094d6:	683a      	ldr	r2, [r7, #0]
 80094d8:	68d2      	ldr	r2, [r2, #12]
      otCommissionerStateCb((otCommissionerState) p_notification->Data[0],
 80094da:	4611      	mov	r1, r2
 80094dc:	4798      	blx	r3
    }
    break;
 80094de:	e20f      	b.n	8009900 <OpenThread_CallBack_Processing+0xb38>
  case MSG_M0TOM4_COMMISSIONER_JOINER_CALLBACK:
    if (otCommissionerJoinerCb != NULL)
 80094e0:	4b7f      	ldr	r3, [pc, #508]	; (80096e0 <OpenThread_CallBack_Processing+0x918>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	f000 820d 	beq.w	8009904 <OpenThread_CallBack_Processing+0xb3c>
    {
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 80094ea:	4b7d      	ldr	r3, [pc, #500]	; (80096e0 <OpenThread_CallBack_Processing+0x918>)
 80094ec:	681c      	ldr	r4, [r3, #0]
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	b2d8      	uxtb	r0, r3
          (otJoinerInfo*) p_notification->Data[1],
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	68db      	ldr	r3, [r3, #12]
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 80094f8:	4619      	mov	r1, r3
          (otExtAddress*) p_notification->Data[2],
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	691b      	ldr	r3, [r3, #16]
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 80094fe:	461a      	mov	r2, r3
          (void*) p_notification->Data[3]);
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	695b      	ldr	r3, [r3, #20]
      otCommissionerJoinerCb((otCommissionerJoinerEvent) p_notification->Data[0],
 8009504:	47a0      	blx	r4
    }
    break;
 8009506:	e1fd      	b.n	8009904 <OpenThread_CallBack_Processing+0xb3c>
  case MSG_M0TOM4_ICMP6_RECEIVE_CALLBACK:
    if (otIcmp6ReceiveCb != NULL)
 8009508:	4b76      	ldr	r3, [pc, #472]	; (80096e4 <OpenThread_CallBack_Processing+0x91c>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	2b00      	cmp	r3, #0
 800950e:	f000 81fb 	beq.w	8009908 <OpenThread_CallBack_Processing+0xb40>
    {
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 8009512:	4b74      	ldr	r3, [pc, #464]	; (80096e4 <OpenThread_CallBack_Processing+0x91c>)
 8009514:	681c      	ldr	r4, [r3, #0]
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	689b      	ldr	r3, [r3, #8]
 800951a:	4618      	mov	r0, r3
          (otMessage*) p_notification->Data[1],
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	68db      	ldr	r3, [r3, #12]
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 8009520:	4619      	mov	r1, r3
          (otMessageInfo*) p_notification->Data[2],
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	691b      	ldr	r3, [r3, #16]
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 8009526:	461a      	mov	r2, r3
          (otIcmp6Header*) p_notification->Data[3]);
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	695b      	ldr	r3, [r3, #20]
      otIcmp6ReceiveCb((void*) p_notification->Data[0],
 800952c:	47a0      	blx	r4
    }
    break;
 800952e:	e1eb      	b.n	8009908 <OpenThread_CallBack_Processing+0xb40>
  case MSG_M0TOM4_JOINER_CALLBACK:
    if (otJoinerCb != NULL)
 8009530:	4b6d      	ldr	r3, [pc, #436]	; (80096e8 <OpenThread_CallBack_Processing+0x920>)
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	2b00      	cmp	r3, #0
 8009536:	f000 81e9 	beq.w	800990c <OpenThread_CallBack_Processing+0xb44>
    {
      otJoinerCb((otError) p_notification->Data[0],
 800953a:	4b6b      	ldr	r3, [pc, #428]	; (80096e8 <OpenThread_CallBack_Processing+0x920>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	683a      	ldr	r2, [r7, #0]
 8009540:	6892      	ldr	r2, [r2, #8]
 8009542:	b2d0      	uxtb	r0, r2
          (void*) p_notification->Data[1]);
 8009544:	683a      	ldr	r2, [r7, #0]
 8009546:	68d2      	ldr	r2, [r2, #12]
      otJoinerCb((otError) p_notification->Data[0],
 8009548:	4611      	mov	r1, r2
 800954a:	4798      	blx	r3
    }
    break;
 800954c:	e1de      	b.n	800990c <OpenThread_CallBack_Processing+0xb44>
  case MSG_M0TOM4_LINK_RAW_RECEIVE_DONE:
    if (otLinkRawReceiveDoneCb != NULL)
 800954e:	4b67      	ldr	r3, [pc, #412]	; (80096ec <OpenThread_CallBack_Processing+0x924>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	f000 81dc 	beq.w	8009910 <OpenThread_CallBack_Processing+0xb48>
    {
      otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 8009558:	4b64      	ldr	r3, [pc, #400]	; (80096ec <OpenThread_CallBack_Processing+0x924>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	683a      	ldr	r2, [r7, #0]
 800955e:	6892      	ldr	r2, [r2, #8]
 8009560:	4610      	mov	r0, r2
          (otRadioFrame*) p_notification->Data[1],
 8009562:	683a      	ldr	r2, [r7, #0]
 8009564:	68d2      	ldr	r2, [r2, #12]
      otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 8009566:	4611      	mov	r1, r2
          (otError) p_notification->Data[2]);
 8009568:	683a      	ldr	r2, [r7, #0]
 800956a:	6912      	ldr	r2, [r2, #16]
      otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 800956c:	b2d2      	uxtb	r2, r2
 800956e:	4798      	blx	r3
    }
    break;
 8009570:	e1ce      	b.n	8009910 <OpenThread_CallBack_Processing+0xb48>
  case MSG_M0TOM4_LINK_RAW_TRANSMIT_DONE:
    if (otLinkRawTransmitDoneCb != NULL)
 8009572:	4b5f      	ldr	r3, [pc, #380]	; (80096f0 <OpenThread_CallBack_Processing+0x928>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	2b00      	cmp	r3, #0
 8009578:	f000 81cc 	beq.w	8009914 <OpenThread_CallBack_Processing+0xb4c>
    {
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800957c:	4b5c      	ldr	r3, [pc, #368]	; (80096f0 <OpenThread_CallBack_Processing+0x928>)
 800957e:	681c      	ldr	r4, [r3, #0]
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	4618      	mov	r0, r3
          (otRadioFrame*) p_notification->Data[1],
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	68db      	ldr	r3, [r3, #12]
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800958a:	4619      	mov	r1, r3
          (otRadioFrame*) p_notification->Data[2],
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	691b      	ldr	r3, [r3, #16]
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 8009590:	461a      	mov	r2, r3
          (otError) p_notification->Data[3]);
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	695b      	ldr	r3, [r3, #20]
      otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 8009596:	b2db      	uxtb	r3, r3
 8009598:	47a0      	blx	r4
    }
    break;
 800959a:	e1bb      	b.n	8009914 <OpenThread_CallBack_Processing+0xb4c>
  case MSG_M0TOM4_LINK_RAW_ENERGY_SCAN_DONE:
    if (otLinkRawEnergyScanDoneCb != NULL)
 800959c:	4b55      	ldr	r3, [pc, #340]	; (80096f4 <OpenThread_CallBack_Processing+0x92c>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	f000 81b9 	beq.w	8009918 <OpenThread_CallBack_Processing+0xb50>
    {
      otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 80095a6:	4b53      	ldr	r3, [pc, #332]	; (80096f4 <OpenThread_CallBack_Processing+0x92c>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	683a      	ldr	r2, [r7, #0]
 80095ac:	6892      	ldr	r2, [r2, #8]
 80095ae:	4610      	mov	r0, r2
          (int8_t) p_notification->Data[1]);
 80095b0:	683a      	ldr	r2, [r7, #0]
 80095b2:	68d2      	ldr	r2, [r2, #12]
      otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 80095b4:	b252      	sxtb	r2, r2
 80095b6:	4611      	mov	r1, r2
 80095b8:	4798      	blx	r3
    }
    break;
 80095ba:	e1ad      	b.n	8009918 <OpenThread_CallBack_Processing+0xb50>
  case MSG_M0TOM4_UDP_RECEIVE:
    if (otUdpReceiveCb != NULL)
 80095bc:	4b4e      	ldr	r3, [pc, #312]	; (80096f8 <OpenThread_CallBack_Processing+0x930>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f000 81ab 	beq.w	800991c <OpenThread_CallBack_Processing+0xb54>
    {
      otUdpReceiveCb((void*) p_notification->Data[0],
 80095c6:	4b4c      	ldr	r3, [pc, #304]	; (80096f8 <OpenThread_CallBack_Processing+0x930>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	683a      	ldr	r2, [r7, #0]
 80095cc:	6892      	ldr	r2, [r2, #8]
 80095ce:	4610      	mov	r0, r2
          (otMessage*) p_notification->Data[1],
 80095d0:	683a      	ldr	r2, [r7, #0]
 80095d2:	68d2      	ldr	r2, [r2, #12]
      otUdpReceiveCb((void*) p_notification->Data[0],
 80095d4:	4611      	mov	r1, r2
          (otMessageInfo*) p_notification->Data[2]);
 80095d6:	683a      	ldr	r2, [r7, #0]
 80095d8:	6912      	ldr	r2, [r2, #16]
      otUdpReceiveCb((void*) p_notification->Data[0],
 80095da:	4798      	blx	r3
    }
    break;
 80095dc:	e19e      	b.n	800991c <OpenThread_CallBack_Processing+0xb54>
  case MSG_M0TOM4_UDP_HANDLER:
      mySTUdpHandlerContext = (STUdpHandlerContextType*) p_notification->Data[0];
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	461a      	mov	r2, r3
 80095e4:	4b45      	ldr	r3, [pc, #276]	; (80096fc <OpenThread_CallBack_Processing+0x934>)
 80095e6:	601a      	str	r2, [r3, #0]

      otUdpHandlerCb = mySTUdpHandlerContext->mHandler;
 80095e8:	4b44      	ldr	r3, [pc, #272]	; (80096fc <OpenThread_CallBack_Processing+0x934>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	685b      	ldr	r3, [r3, #4]
 80095ee:	4a44      	ldr	r2, [pc, #272]	; (8009700 <OpenThread_CallBack_Processing+0x938>)
 80095f0:	6013      	str	r3, [r2, #0]

      if (otUdpHandlerCb != NULL)
 80095f2:	4b43      	ldr	r3, [pc, #268]	; (8009700 <OpenThread_CallBack_Processing+0x938>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	f000 8192 	beq.w	8009920 <OpenThread_CallBack_Processing+0xb58>
      {
        p_notification->Data[0] = otUdpHandlerCb(mySTUdpHandlerContext->mContext,
 80095fc:	4b40      	ldr	r3, [pc, #256]	; (8009700 <OpenThread_CallBack_Processing+0x938>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a3e      	ldr	r2, [pc, #248]	; (80096fc <OpenThread_CallBack_Processing+0x934>)
 8009602:	6812      	ldr	r2, [r2, #0]
 8009604:	6810      	ldr	r0, [r2, #0]
            (otMessage *) p_notification->Data[1],
 8009606:	683a      	ldr	r2, [r7, #0]
 8009608:	68d2      	ldr	r2, [r2, #12]
        p_notification->Data[0] = otUdpHandlerCb(mySTUdpHandlerContext->mContext,
 800960a:	4611      	mov	r1, r2
            (otMessageInfo *) p_notification->Data[2]);
 800960c:	683a      	ldr	r2, [r7, #0]
 800960e:	6912      	ldr	r2, [r2, #16]
        p_notification->Data[0] = otUdpHandlerCb(mySTUdpHandlerContext->mContext,
 8009610:	4798      	blx	r3
 8009612:	4603      	mov	r3, r0
 8009614:	461a      	mov	r2, r3
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	609a      	str	r2, [r3, #8]
      }
      break;
 800961a:	e181      	b.n	8009920 <OpenThread_CallBack_Processing+0xb58>
          (void *) p_notification->Data[4]);
    }
    break;
#endif /* OPENTHREAD_CONFIG_UDP_FORWARD_ENABLE */
  case MSG_M0TOM4_NETWORK_TIME_SYNC_CALLBACK_FN:
    if (otNetworkTimeSyncCb != NULL)
 800961c:	4b39      	ldr	r3, [pc, #228]	; (8009704 <OpenThread_CallBack_Processing+0x93c>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	f000 817f 	beq.w	8009924 <OpenThread_CallBack_Processing+0xb5c>
    {
      otNetworkTimeSyncCb((void *)p_notification->Data[0]);
 8009626:	4b37      	ldr	r3, [pc, #220]	; (8009704 <OpenThread_CallBack_Processing+0x93c>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	683a      	ldr	r2, [r7, #0]
 800962c:	6892      	ldr	r2, [r2, #8]
 800962e:	4610      	mov	r0, r2
 8009630:	4798      	blx	r3
    }
    break;
 8009632:	e177      	b.n	8009924 <OpenThread_CallBack_Processing+0xb5c>
  case MSG_M0TOM4_SNTP_RESPONSE_HANDLER:
    if (otSntpResponseHandlerCb != NULL)
 8009634:	4b34      	ldr	r3, [pc, #208]	; (8009708 <OpenThread_CallBack_Processing+0x940>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	f000 8175 	beq.w	8009928 <OpenThread_CallBack_Processing+0xb60>
    {
      otSntpResponseHandlerCb((void *)p_notification->Data[0],
 800963e:	4b32      	ldr	r3, [pc, #200]	; (8009708 <OpenThread_CallBack_Processing+0x940>)
 8009640:	6819      	ldr	r1, [r3, #0]
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	4618      	mov	r0, r3
          (uint64_t)p_notification->Data[1],
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	68db      	ldr	r3, [r3, #12]
      otSntpResponseHandlerCb((void *)p_notification->Data[0],
 800964c:	2200      	movs	r2, #0
 800964e:	461c      	mov	r4, r3
 8009650:	4615      	mov	r5, r2
          (otError)p_notification->Data[2]);
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	691b      	ldr	r3, [r3, #16]
      otSntpResponseHandlerCb((void *)p_notification->Data[0],
 8009656:	b2db      	uxtb	r3, r3
 8009658:	9300      	str	r3, [sp, #0]
 800965a:	4622      	mov	r2, r4
 800965c:	462b      	mov	r3, r5
 800965e:	4788      	blx	r1
    }
    break;
 8009660:	e162      	b.n	8009928 <OpenThread_CallBack_Processing+0xb60>
    }
    break;
#endif
#if OPENTHREAD_CONFIG_PING_SENDER_ENABLE
  case MSG_M0TOM4_PING_SENDER_REPLY_CALLBACK:
    if (otPingSenderReplyCb != NULL)
 8009662:	4b2a      	ldr	r3, [pc, #168]	; (800970c <OpenThread_CallBack_Processing+0x944>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	f000 8160 	beq.w	800992c <OpenThread_CallBack_Processing+0xb64>
    {
      otPingSenderReplyCb((const otPingSenderReply *) p_notification->Data[0],
 800966c:	4b27      	ldr	r3, [pc, #156]	; (800970c <OpenThread_CallBack_Processing+0x944>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	683a      	ldr	r2, [r7, #0]
 8009672:	6892      	ldr	r2, [r2, #8]
 8009674:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 8009676:	683a      	ldr	r2, [r7, #0]
 8009678:	68d2      	ldr	r2, [r2, #12]
      otPingSenderReplyCb((const otPingSenderReply *) p_notification->Data[0],
 800967a:	4611      	mov	r1, r2
 800967c:	4798      	blx	r3
    }
    break;
 800967e:	e155      	b.n	800992c <OpenThread_CallBack_Processing+0xb64>
  case MSG_M0TOM4_PING_SENDER_STATISTICS_CALLBACK:
    if (otPingSenderStatisticsCb != NULL)
 8009680:	4b23      	ldr	r3, [pc, #140]	; (8009710 <OpenThread_CallBack_Processing+0x948>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	2b00      	cmp	r3, #0
 8009686:	f000 8153 	beq.w	8009930 <OpenThread_CallBack_Processing+0xb68>
    {
      otPingSenderStatisticsCb((const otPingSenderStatistics *) p_notification->Data[0],
 800968a:	4b21      	ldr	r3, [pc, #132]	; (8009710 <OpenThread_CallBack_Processing+0x948>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	683a      	ldr	r2, [r7, #0]
 8009690:	6892      	ldr	r2, [r2, #8]
 8009692:	4610      	mov	r0, r2
          (void *) p_notification->Data[1]);
 8009694:	683a      	ldr	r2, [r7, #0]
 8009696:	68d2      	ldr	r2, [r2, #12]
      otPingSenderStatisticsCb((const otPingSenderStatistics *) p_notification->Data[0],
 8009698:	4611      	mov	r1, r2
 800969a:	4798      	blx	r3
    }
    break;
 800969c:	e148      	b.n	8009930 <OpenThread_CallBack_Processing+0xb68>
//      otTcpBytesAckedCb((otTcpEndpoint *) p_notification->Data[0],
//          (size_t) p_notification->Data[1]);
//    }
//    break;
  case MSG_M0TOM4_TCP_DISCONNECTED_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	689b      	ldr	r3, [r3, #8]
 80096a2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80096a6:	4a1b      	ldr	r2, [pc, #108]	; (8009714 <OpenThread_CallBack_Processing+0x94c>)
 80096a8:	6013      	str	r3, [r2, #0]

    otTcpDisconnectedCb = mySTTcpEndpointHandlerContext->mDisconnectedCallback;
 80096aa:	4b1a      	ldr	r3, [pc, #104]	; (8009714 <OpenThread_CallBack_Processing+0x94c>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	695b      	ldr	r3, [r3, #20]
 80096b0:	4a19      	ldr	r2, [pc, #100]	; (8009718 <OpenThread_CallBack_Processing+0x950>)
 80096b2:	6013      	str	r3, [r2, #0]

    if (otTcpDisconnectedCb != NULL)
 80096b4:	4b18      	ldr	r3, [pc, #96]	; (8009718 <OpenThread_CallBack_Processing+0x950>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	f000 813b 	beq.w	8009934 <OpenThread_CallBack_Processing+0xb6c>
    {
      otTcpDisconnectedCb((otTcpEndpoint *) p_notification->Data[0],
 80096be:	4b16      	ldr	r3, [pc, #88]	; (8009718 <OpenThread_CallBack_Processing+0x950>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	683a      	ldr	r2, [r7, #0]
 80096c4:	6892      	ldr	r2, [r2, #8]
 80096c6:	4610      	mov	r0, r2
          (otTcpDisconnectedReason) p_notification->Data[1]);
 80096c8:	683a      	ldr	r2, [r7, #0]
 80096ca:	68d2      	ldr	r2, [r2, #12]
      otTcpDisconnectedCb((otTcpEndpoint *) p_notification->Data[0],
 80096cc:	b2d2      	uxtb	r2, r2
 80096ce:	4611      	mov	r1, r2
 80096d0:	4798      	blx	r3
    }
    break;
 80096d2:	e12f      	b.n	8009934 <OpenThread_CallBack_Processing+0xb6c>
 80096d4:	20000614 	.word	0x20000614
 80096d8:	20000618 	.word	0x20000618
 80096dc:	2000060c 	.word	0x2000060c
 80096e0:	20000610 	.word	0x20000610
 80096e4:	2000061c 	.word	0x2000061c
 80096e8:	20000620 	.word	0x20000620
 80096ec:	20000624 	.word	0x20000624
 80096f0:	20000628 	.word	0x20000628
 80096f4:	2000062c 	.word	0x2000062c
 80096f8:	20000630 	.word	0x20000630
 80096fc:	20000638 	.word	0x20000638
 8009700:	20000634 	.word	0x20000634
 8009704:	20000658 	.word	0x20000658
 8009708:	2000065c 	.word	0x2000065c
 800970c:	20000690 	.word	0x20000690
 8009710:	20000694 	.word	0x20000694
 8009714:	20000698 	.word	0x20000698
 8009718:	200006a0 	.word	0x200006a0
  case MSG_M0TOM4_TCP_ESTABLISHED_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	689b      	ldr	r3, [r3, #8]
 8009720:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009724:	4a8d      	ldr	r2, [pc, #564]	; (800995c <OpenThread_CallBack_Processing+0xb94>)
 8009726:	6013      	str	r3, [r2, #0]

    otTcpEstablishedCb = mySTTcpEndpointHandlerContext->mEstablishedCallback;
 8009728:	4b8c      	ldr	r3, [pc, #560]	; (800995c <OpenThread_CallBack_Processing+0xb94>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	685b      	ldr	r3, [r3, #4]
 800972e:	4a8c      	ldr	r2, [pc, #560]	; (8009960 <OpenThread_CallBack_Processing+0xb98>)
 8009730:	6013      	str	r3, [r2, #0]

    if (otTcpEstablishedCb != NULL)
 8009732:	4b8b      	ldr	r3, [pc, #556]	; (8009960 <OpenThread_CallBack_Processing+0xb98>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	2b00      	cmp	r3, #0
 8009738:	f000 80fe 	beq.w	8009938 <OpenThread_CallBack_Processing+0xb70>
    {
      otTcpEstablishedCb((otTcpEndpoint *) p_notification->Data[0]);
 800973c:	4b88      	ldr	r3, [pc, #544]	; (8009960 <OpenThread_CallBack_Processing+0xb98>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	683a      	ldr	r2, [r7, #0]
 8009742:	6892      	ldr	r2, [r2, #8]
 8009744:	4610      	mov	r0, r2
 8009746:	4798      	blx	r3
    }
    break;
 8009748:	e0f6      	b.n	8009938 <OpenThread_CallBack_Processing+0xb70>
  case MSG_M0TOM4_TCP_RECEIVE_AVAILABLE_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	689b      	ldr	r3, [r3, #8]
 800974e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009752:	4a82      	ldr	r2, [pc, #520]	; (800995c <OpenThread_CallBack_Processing+0xb94>)
 8009754:	6013      	str	r3, [r2, #0]

    otTcpReceiveAvailableCb = mySTTcpEndpointHandlerContext->mReceiveAvailableCallback;
 8009756:	4b81      	ldr	r3, [pc, #516]	; (800995c <OpenThread_CallBack_Processing+0xb94>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	691b      	ldr	r3, [r3, #16]
 800975c:	4a81      	ldr	r2, [pc, #516]	; (8009964 <OpenThread_CallBack_Processing+0xb9c>)
 800975e:	6013      	str	r3, [r2, #0]

    if (otTcpReceiveAvailableCb != NULL)
 8009760:	4b80      	ldr	r3, [pc, #512]	; (8009964 <OpenThread_CallBack_Processing+0xb9c>)
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	2b00      	cmp	r3, #0
 8009766:	f000 80e9 	beq.w	800993c <OpenThread_CallBack_Processing+0xb74>
    {
      otTcpReceiveAvailableCb((otTcpEndpoint *) p_notification->Data[0],
 800976a:	4b7e      	ldr	r3, [pc, #504]	; (8009964 <OpenThread_CallBack_Processing+0xb9c>)
 800976c:	681c      	ldr	r4, [r3, #0]
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	689b      	ldr	r3, [r3, #8]
 8009772:	4618      	mov	r0, r3
          (size_t) p_notification->Data[1],
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	68d9      	ldr	r1, [r3, #12]
          (bool) p_notification->Data[2],
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	691b      	ldr	r3, [r3, #16]
      otTcpReceiveAvailableCb((otTcpEndpoint *) p_notification->Data[0],
 800977c:	2b00      	cmp	r3, #0
 800977e:	bf14      	ite	ne
 8009780:	2301      	movne	r3, #1
 8009782:	2300      	moveq	r3, #0
 8009784:	b2da      	uxtb	r2, r3
          (size_t) p_notification->Data[3]);
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	695b      	ldr	r3, [r3, #20]
      otTcpReceiveAvailableCb((otTcpEndpoint *) p_notification->Data[0],
 800978a:	47a0      	blx	r4
    }
    break;
 800978c:	e0d6      	b.n	800993c <OpenThread_CallBack_Processing+0xb74>
  case MSG_M0TOM4_TCP_SEND_DONE_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	689b      	ldr	r3, [r3, #8]
 8009792:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009796:	4a71      	ldr	r2, [pc, #452]	; (800995c <OpenThread_CallBack_Processing+0xb94>)
 8009798:	6013      	str	r3, [r2, #0]

    otTcpSendDoneCb = mySTTcpEndpointHandlerContext->mSendDoneCallback;
 800979a:	4b70      	ldr	r3, [pc, #448]	; (800995c <OpenThread_CallBack_Processing+0xb94>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	4a71      	ldr	r2, [pc, #452]	; (8009968 <OpenThread_CallBack_Processing+0xba0>)
 80097a2:	6013      	str	r3, [r2, #0]

    if (otTcpSendDoneCb != NULL)
 80097a4:	4b70      	ldr	r3, [pc, #448]	; (8009968 <OpenThread_CallBack_Processing+0xba0>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	f000 80c9 	beq.w	8009940 <OpenThread_CallBack_Processing+0xb78>
    {
      otTcpSendDoneCb((otTcpEndpoint *) p_notification->Data[0],
 80097ae:	4b6e      	ldr	r3, [pc, #440]	; (8009968 <OpenThread_CallBack_Processing+0xba0>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	683a      	ldr	r2, [r7, #0]
 80097b4:	6892      	ldr	r2, [r2, #8]
 80097b6:	4610      	mov	r0, r2
          (otLinkedBuffer *) p_notification->Data[1]);
 80097b8:	683a      	ldr	r2, [r7, #0]
 80097ba:	68d2      	ldr	r2, [r2, #12]
      otTcpSendDoneCb((otTcpEndpoint *) p_notification->Data[0],
 80097bc:	4611      	mov	r1, r2
 80097be:	4798      	blx	r3
    }
    break;
 80097c0:	e0be      	b.n	8009940 <OpenThread_CallBack_Processing+0xb78>
//    {
//      otTcpSendReadyCb((otTcpEndpoint *) p_notification->Data[0]);
//    }
//    break;
  case MSG_M0TOM4_TCP_FORWARD_PROGRESS_CALLBACK:
    mySTTcpEndpointHandlerContext = (STTcpEndpointHandlerContextType*) ((otTcpEndpoint *)p_notification->Data[0])->mContext;
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	689b      	ldr	r3, [r3, #8]
 80097c6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80097ca:	4a64      	ldr	r2, [pc, #400]	; (800995c <OpenThread_CallBack_Processing+0xb94>)
 80097cc:	6013      	str	r3, [r2, #0]

    mForwardProgressCallback = mySTTcpEndpointHandlerContext->mForwardProgressCallback;
 80097ce:	4b63      	ldr	r3, [pc, #396]	; (800995c <OpenThread_CallBack_Processing+0xb94>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	68db      	ldr	r3, [r3, #12]
 80097d4:	4a65      	ldr	r2, [pc, #404]	; (800996c <OpenThread_CallBack_Processing+0xba4>)
 80097d6:	6013      	str	r3, [r2, #0]

    if (mForwardProgressCallback != NULL)
 80097d8:	4b64      	ldr	r3, [pc, #400]	; (800996c <OpenThread_CallBack_Processing+0xba4>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	f000 80b1 	beq.w	8009944 <OpenThread_CallBack_Processing+0xb7c>
    {
      mForwardProgressCallback((otTcpEndpoint *)p_notification->Data[0],
 80097e2:	4b62      	ldr	r3, [pc, #392]	; (800996c <OpenThread_CallBack_Processing+0xba4>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	683a      	ldr	r2, [r7, #0]
 80097e8:	6892      	ldr	r2, [r2, #8]
 80097ea:	4610      	mov	r0, r2
          (size_t) p_notification->Data[1],
 80097ec:	683a      	ldr	r2, [r7, #0]
 80097ee:	68d1      	ldr	r1, [r2, #12]
          (size_t) p_notification->Data[2]);
 80097f0:	683a      	ldr	r2, [r7, #0]
 80097f2:	6912      	ldr	r2, [r2, #16]
      mForwardProgressCallback((otTcpEndpoint *)p_notification->Data[0],
 80097f4:	4798      	blx	r3
    }
    break;
 80097f6:	e0a5      	b.n	8009944 <OpenThread_CallBack_Processing+0xb7c>
  case MSG_M0TOM4_TCP_ACCEPT_READY_CALLBACK:
    mySTTcpListenerHandlerContext = (STTcpListenerHandlerContextType*) ((otTcpListener *)p_notification->Data[0])->mContext;
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	689b      	ldr	r3, [r3, #8]
 80097fc:	6a1b      	ldr	r3, [r3, #32]
 80097fe:	4a5c      	ldr	r2, [pc, #368]	; (8009970 <OpenThread_CallBack_Processing+0xba8>)
 8009800:	6013      	str	r3, [r2, #0]

    otTcpAcceptReadyCb = mySTTcpListenerHandlerContext->mAcceptReadyCallback;
 8009802:	4b5b      	ldr	r3, [pc, #364]	; (8009970 <OpenThread_CallBack_Processing+0xba8>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	4a5a      	ldr	r2, [pc, #360]	; (8009974 <OpenThread_CallBack_Processing+0xbac>)
 800980a:	6013      	str	r3, [r2, #0]

    if (otTcpAcceptReadyCb != NULL)
 800980c:	4b59      	ldr	r3, [pc, #356]	; (8009974 <OpenThread_CallBack_Processing+0xbac>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	2b00      	cmp	r3, #0
 8009812:	f000 8099 	beq.w	8009948 <OpenThread_CallBack_Processing+0xb80>
    {
      p_notification->Data[0] = otTcpAcceptReadyCb((otTcpListener *) p_notification->Data[0],
 8009816:	4b57      	ldr	r3, [pc, #348]	; (8009974 <OpenThread_CallBack_Processing+0xbac>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	683a      	ldr	r2, [r7, #0]
 800981c:	6892      	ldr	r2, [r2, #8]
 800981e:	4610      	mov	r0, r2
          (const otSockAddr *) p_notification->Data[1],
 8009820:	683a      	ldr	r2, [r7, #0]
 8009822:	68d2      	ldr	r2, [r2, #12]
      p_notification->Data[0] = otTcpAcceptReadyCb((otTcpListener *) p_notification->Data[0],
 8009824:	4611      	mov	r1, r2
          (otTcpEndpoint **) p_notification->Data[2]);
 8009826:	683a      	ldr	r2, [r7, #0]
 8009828:	6912      	ldr	r2, [r2, #16]
      p_notification->Data[0] = otTcpAcceptReadyCb((otTcpListener *) p_notification->Data[0],
 800982a:	4798      	blx	r3
 800982c:	4603      	mov	r3, r0
 800982e:	461a      	mov	r2, r3
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	609a      	str	r2, [r3, #8]
    }
    break;
 8009834:	e088      	b.n	8009948 <OpenThread_CallBack_Processing+0xb80>
  case MSG_M0TOM4_TCP_ACCEPT_DONE_CALLBACK:
    mySTTcpListenerHandlerContext = (STTcpListenerHandlerContextType*) ((otTcpListener *)p_notification->Data[0])->mContext;
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	689b      	ldr	r3, [r3, #8]
 800983a:	6a1b      	ldr	r3, [r3, #32]
 800983c:	4a4c      	ldr	r2, [pc, #304]	; (8009970 <OpenThread_CallBack_Processing+0xba8>)
 800983e:	6013      	str	r3, [r2, #0]

    otTcpAcceptDoneCb = mySTTcpListenerHandlerContext->mAcceptDoneCallback;
 8009840:	4b4b      	ldr	r3, [pc, #300]	; (8009970 <OpenThread_CallBack_Processing+0xba8>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	689b      	ldr	r3, [r3, #8]
 8009846:	4a4c      	ldr	r2, [pc, #304]	; (8009978 <OpenThread_CallBack_Processing+0xbb0>)
 8009848:	6013      	str	r3, [r2, #0]

    if (otTcpAcceptDoneCb != NULL)
 800984a:	4b4b      	ldr	r3, [pc, #300]	; (8009978 <OpenThread_CallBack_Processing+0xbb0>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d07c      	beq.n	800994c <OpenThread_CallBack_Processing+0xb84>
    {
      otTcpAcceptDoneCb((otTcpListener *) p_notification->Data[0],
 8009852:	4b49      	ldr	r3, [pc, #292]	; (8009978 <OpenThread_CallBack_Processing+0xbb0>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	683a      	ldr	r2, [r7, #0]
 8009858:	6892      	ldr	r2, [r2, #8]
 800985a:	4610      	mov	r0, r2
          (otTcpEndpoint *) p_notification->Data[1],
 800985c:	683a      	ldr	r2, [r7, #0]
 800985e:	68d2      	ldr	r2, [r2, #12]
      otTcpAcceptDoneCb((otTcpListener *) p_notification->Data[0],
 8009860:	4611      	mov	r1, r2
          (const otSockAddr *) p_notification->Data[2]);
 8009862:	683a      	ldr	r2, [r7, #0]
 8009864:	6912      	ldr	r2, [r2, #16]
      otTcpAcceptDoneCb((otTcpListener *) p_notification->Data[0],
 8009866:	4798      	blx	r3
    }
    break;
 8009868:	e070      	b.n	800994c <OpenThread_CallBack_Processing+0xb84>
#endif /* OPENTHREAD_CONFIG_TCP_ENABLE */
  default:
    status = HAL_ERROR;
 800986a:	2301      	movs	r3, #1
 800986c:	71fb      	strb	r3, [r7, #7]
    break;
 800986e:	e06e      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009870:	bf00      	nop
 8009872:	e06c      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009874:	bf00      	nop
 8009876:	e06a      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009878:	bf00      	nop
 800987a:	e068      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 800987c:	bf00      	nop
 800987e:	e066      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009880:	bf00      	nop
 8009882:	e064      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009884:	bf00      	nop
 8009886:	e062      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009888:	bf00      	nop
 800988a:	e060      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 800988c:	bf00      	nop
 800988e:	e05e      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009890:	bf00      	nop
 8009892:	e05c      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009894:	bf00      	nop
 8009896:	e05a      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009898:	bf00      	nop
 800989a:	e058      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 800989c:	bf00      	nop
 800989e:	e056      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098a0:	bf00      	nop
 80098a2:	e054      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098a4:	bf00      	nop
 80098a6:	e052      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098a8:	bf00      	nop
 80098aa:	e050      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098ac:	bf00      	nop
 80098ae:	e04e      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098b0:	bf00      	nop
 80098b2:	e04c      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098b4:	bf00      	nop
 80098b6:	e04a      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098b8:	bf00      	nop
 80098ba:	e048      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098bc:	bf00      	nop
 80098be:	e046      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098c0:	bf00      	nop
 80098c2:	e044      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098c4:	bf00      	nop
 80098c6:	e042      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098c8:	bf00      	nop
 80098ca:	e040      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098cc:	bf00      	nop
 80098ce:	e03e      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098d0:	bf00      	nop
 80098d2:	e03c      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098d4:	bf00      	nop
 80098d6:	e03a      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098d8:	bf00      	nop
 80098da:	e038      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098dc:	bf00      	nop
 80098de:	e036      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098e0:	bf00      	nop
 80098e2:	e034      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098e4:	bf00      	nop
 80098e6:	e032      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098e8:	bf00      	nop
 80098ea:	e030      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098ec:	bf00      	nop
 80098ee:	e02e      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098f0:	bf00      	nop
 80098f2:	e02c      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098f4:	bf00      	nop
 80098f6:	e02a      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098f8:	bf00      	nop
 80098fa:	e028      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 80098fc:	bf00      	nop
 80098fe:	e026      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009900:	bf00      	nop
 8009902:	e024      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009904:	bf00      	nop
 8009906:	e022      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009908:	bf00      	nop
 800990a:	e020      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 800990c:	bf00      	nop
 800990e:	e01e      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009910:	bf00      	nop
 8009912:	e01c      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009914:	bf00      	nop
 8009916:	e01a      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009918:	bf00      	nop
 800991a:	e018      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 800991c:	bf00      	nop
 800991e:	e016      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
      break;
 8009920:	bf00      	nop
 8009922:	e014      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009924:	bf00      	nop
 8009926:	e012      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009928:	bf00      	nop
 800992a:	e010      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 800992c:	bf00      	nop
 800992e:	e00e      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009930:	bf00      	nop
 8009932:	e00c      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009934:	bf00      	nop
 8009936:	e00a      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009938:	bf00      	nop
 800993a:	e008      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 800993c:	bf00      	nop
 800993e:	e006      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009940:	bf00      	nop
 8009942:	e004      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009944:	bf00      	nop
 8009946:	e002      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 8009948:	bf00      	nop
 800994a:	e000      	b.n	800994e <OpenThread_CallBack_Processing+0xb86>
    break;
 800994c:	bf00      	nop
  }

  TL_THREAD_SendAck();
 800994e:	f000 fdbd 	bl	800a4cc <TL_THREAD_SendAck>
  return status;
 8009952:	79fb      	ldrb	r3, [r7, #7]

}
 8009954:	4618      	mov	r0, r3
 8009956:	3708      	adds	r7, #8
 8009958:	46bd      	mov	sp, r7
 800995a:	bdb0      	pop	{r4, r5, r7, pc}
 800995c:	20000698 	.word	0x20000698
 8009960:	200006a4 	.word	0x200006a4
 8009964:	200006a8 	.word	0x200006a8
 8009968:	200006ac 	.word	0x200006ac
 800996c:	200006b8 	.word	0x200006b8
 8009970:	2000069c 	.word	0x2000069c
 8009974:	200006b0 	.word	0x200006b0
 8009978:	200006b4 	.word	0x200006b4

0800997c <otPlatRadioSetTransmitPower>:
 * @retval OT_ERROR_NONE             Successfully set the transmit power.
 * @retval OT_ERROR_NOT_IMPLEMENTED  Transmit power configuration via dBm is not implemented.
 *
 */
otError otPlatRadioSetTransmitPower(otInstance *aInstance, int8_t aPower)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b084      	sub	sp, #16
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
 8009984:	460b      	mov	r3, r1
 8009986:	70fb      	strb	r3, [r7, #3]
    Pre_OtCmdProcessing();
 8009988:	f7f7 fed4 	bl	8001734 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800998c:	f7f7 fe58 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8009990:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_RADIO_SET_TRANSMIT_POWER;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	2200      	movs	r2, #0
 8009996:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 800999a:	701a      	strb	r2, [r3, #0]
 800999c:	2200      	movs	r2, #0
 800999e:	f042 0202 	orr.w	r2, r2, #2
 80099a2:	705a      	strb	r2, [r3, #1]
 80099a4:	2200      	movs	r2, #0
 80099a6:	709a      	strb	r2, [r3, #2]
 80099a8:	2200      	movs	r2, #0
 80099aa:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	2200      	movs	r2, #0
 80099b0:	f042 0201 	orr.w	r2, r2, #1
 80099b4:	711a      	strb	r2, [r3, #4]
 80099b6:	2200      	movs	r2, #0
 80099b8:	715a      	strb	r2, [r3, #5]
 80099ba:	2200      	movs	r2, #0
 80099bc:	719a      	strb	r2, [r3, #6]
 80099be:	2200      	movs	r2, #0
 80099c0:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t) aPower;
 80099c2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 80099ca:	f7f7 fe81 	bl	80016d0 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80099ce:	f7f7 fe43 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 80099d2:	60f8      	str	r0, [r7, #12]
    return (otError) p_ot_req->Data[0];
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	b2db      	uxtb	r3, r3
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3710      	adds	r7, #16
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}

080099e2 <SHCI_C2_THREAD_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_THREAD_Init( void )
{
 80099e2:	b580      	push	{r7, lr}
 80099e4:	b086      	sub	sp, #24
 80099e6:	af00      	add	r7, sp, #0
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80099e8:	1d3b      	adds	r3, r7, #4
 80099ea:	617b      	str	r3, [r7, #20]

  shci_send( SHCI_OPCODE_C2_THREAD_INIT,
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	2200      	movs	r2, #0
 80099f0:	2100      	movs	r1, #0
 80099f2:	f64f 4067 	movw	r0, #64615	; 0xfc67
 80099f6:	f000 f957 	bl	8009ca8 <shci_send>
             0,
             0,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	330b      	adds	r3, #11
 80099fe:	78db      	ldrb	r3, [r3, #3]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3718      	adds	r7, #24
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <SHCI_C2_FLASH_StoreData>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_FLASH_StoreData( SHCI_C2_FLASH_Ip_t Ip )
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b088      	sub	sp, #32
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	4603      	mov	r3, r0
 8009a10:	71fb      	strb	r3, [r7, #7]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009a12:	f107 030c 	add.w	r3, r7, #12
 8009a16:	61fb      	str	r3, [r7, #28]

  local_buffer[0] = Ip;
 8009a18:	79fb      	ldrb	r3, [r7, #7]
 8009a1a:	733b      	strb	r3, [r7, #12]

  shci_send( SHCI_OPCODE_C2_FLASH_STORE_DATA,
 8009a1c:	f107 020c 	add.w	r2, r7, #12
 8009a20:	69fb      	ldr	r3, [r7, #28]
 8009a22:	2101      	movs	r1, #1
 8009a24:	f64f 406b 	movw	r0, #64619	; 0xfc6b
 8009a28:	f000 f93e 	bl	8009ca8 <shci_send>
             1,
             local_buffer,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009a2c:	69fb      	ldr	r3, [r7, #28]
 8009a2e:	330b      	adds	r3, #11
 8009a30:	78db      	ldrb	r3, [r3, #3]
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3720      	adds	r7, #32
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}

08009a3a <SHCI_C2_RADIO_AllowLowPower>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_RADIO_AllowLowPower( SHCI_C2_FLASH_Ip_t Ip,uint8_t  FlagRadioLowPowerOn)
{
 8009a3a:	b580      	push	{r7, lr}
 8009a3c:	b088      	sub	sp, #32
 8009a3e:	af00      	add	r7, sp, #0
 8009a40:	4603      	mov	r3, r0
 8009a42:	460a      	mov	r2, r1
 8009a44:	71fb      	strb	r3, [r7, #7]
 8009a46:	4613      	mov	r3, r2
 8009a48:	71bb      	strb	r3, [r7, #6]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009a4a:	f107 030c 	add.w	r3, r7, #12
 8009a4e:	61fb      	str	r3, [r7, #28]

  local_buffer[0] = Ip;
 8009a50:	79fb      	ldrb	r3, [r7, #7]
 8009a52:	733b      	strb	r3, [r7, #12]
  local_buffer[1] = FlagRadioLowPowerOn;
 8009a54:	79bb      	ldrb	r3, [r7, #6]
 8009a56:	737b      	strb	r3, [r7, #13]

  shci_send( SHCI_OPCODE_C2_RADIO_ALLOW_LOW_POWER,
 8009a58:	f107 020c 	add.w	r2, r7, #12
 8009a5c:	69fb      	ldr	r3, [r7, #28]
 8009a5e:	2102      	movs	r1, #2
 8009a60:	f64f 406d 	movw	r0, #64621	; 0xfc6d
 8009a64:	f000 f920 	bl	8009ca8 <shci_send>
             2,
             local_buffer,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009a68:	69fb      	ldr	r3, [r7, #28]
 8009a6a:	330b      	adds	r3, #11
 8009a6c:	78db      	ldrb	r3, [r3, #3]
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3720      	adds	r7, #32
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}
	...

08009a78 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b08b      	sub	sp, #44	; 0x2c
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8009a80:	2300      	movs	r3, #0
 8009a82:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8009a84:	2300      	movs	r3, #0
 8009a86:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8009a90:	2300      	movs	r3, #0
 8009a92:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8009a94:	2300      	movs	r3, #0
 8009a96:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8009aa0:	4b4a      	ldr	r3, [pc, #296]	; (8009bcc <SHCI_GetWirelessFwInfo+0x154>)
 8009aa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aa4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009aa8:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	009b      	lsls	r3, r3, #2
 8009aae:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8009ab2:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	4a44      	ldr	r2, [pc, #272]	; (8009bd0 <SHCI_GetWirelessFwInfo+0x158>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d10f      	bne.n	8009ae4 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	695b      	ldr	r3, [r3, #20]
 8009ac8:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	699b      	ldr	r3, [r3, #24]
 8009ace:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	69db      	ldr	r3, [r3, #28]
 8009ad4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	68db      	ldr	r3, [r3, #12]
 8009ada:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	691b      	ldr	r3, [r3, #16]
 8009ae0:	617b      	str	r3, [r7, #20]
 8009ae2:	e01a      	b.n	8009b1a <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	009b      	lsls	r3, r3, #2
 8009ae8:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8009aec:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8009af0:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	691b      	ldr	r3, [r3, #16]
 8009af8:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	695b      	ldr	r3, [r3, #20]
 8009b00:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	699b      	ldr	r3, [r3, #24]
 8009b08:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	685b      	ldr	r3, [r3, #4]
 8009b10:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	689b      	ldr	r3, [r3, #8]
 8009b18:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8009b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b1c:	0e1b      	lsrs	r3, r3, #24
 8009b1e:	b2da      	uxtb	r2, r3
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8009b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b26:	0c1b      	lsrs	r3, r3, #16
 8009b28:	b2da      	uxtb	r2, r3
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8009b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b30:	0a1b      	lsrs	r3, r3, #8
 8009b32:	b2da      	uxtb	r2, r3
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8009b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3a:	091b      	lsrs	r3, r3, #4
 8009b3c:	b2db      	uxtb	r3, r3
 8009b3e:	f003 030f 	and.w	r3, r3, #15
 8009b42:	b2da      	uxtb	r2, r3
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8009b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b4a:	b2db      	uxtb	r3, r3
 8009b4c:	f003 030f 	and.w	r3, r3, #15
 8009b50:	b2da      	uxtb	r2, r3
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8009b56:	6a3b      	ldr	r3, [r7, #32]
 8009b58:	0e1b      	lsrs	r3, r3, #24
 8009b5a:	b2da      	uxtb	r2, r3
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8009b60:	6a3b      	ldr	r3, [r7, #32]
 8009b62:	0c1b      	lsrs	r3, r3, #16
 8009b64:	b2da      	uxtb	r2, r3
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8009b6a:	6a3b      	ldr	r3, [r7, #32]
 8009b6c:	0a1b      	lsrs	r3, r3, #8
 8009b6e:	b2da      	uxtb	r2, r3
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8009b74:	6a3b      	ldr	r3, [r7, #32]
 8009b76:	b2da      	uxtb	r2, r3
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8009b7c:	69fb      	ldr	r3, [r7, #28]
 8009b7e:	b2da      	uxtb	r2, r3
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8009b84:	69bb      	ldr	r3, [r7, #24]
 8009b86:	0e1b      	lsrs	r3, r3, #24
 8009b88:	b2da      	uxtb	r2, r3
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8009b8e:	69bb      	ldr	r3, [r7, #24]
 8009b90:	0c1b      	lsrs	r3, r3, #16
 8009b92:	b2da      	uxtb	r2, r3
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8009b98:	69bb      	ldr	r3, [r7, #24]
 8009b9a:	0a1b      	lsrs	r3, r3, #8
 8009b9c:	b2da      	uxtb	r2, r3
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8009ba2:	697b      	ldr	r3, [r7, #20]
 8009ba4:	0e1b      	lsrs	r3, r3, #24
 8009ba6:	b2da      	uxtb	r2, r3
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	0c1b      	lsrs	r3, r3, #16
 8009bb0:	b2da      	uxtb	r2, r3
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	b2da      	uxtb	r2, r3
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8009bbe:	2300      	movs	r3, #0
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	372c      	adds	r7, #44	; 0x2c
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bca:	4770      	bx	lr
 8009bcc:	58004000 	.word	0x58004000
 8009bd0:	a94656b9 	.word	0xa94656b9

08009bd4 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b082      	sub	sp, #8
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
 8009bdc:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	685b      	ldr	r3, [r3, #4]
 8009be2:	4a08      	ldr	r2, [pc, #32]	; (8009c04 <shci_init+0x30>)
 8009be4:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8009be6:	4a08      	ldr	r2, [pc, #32]	; (8009c08 <shci_init+0x34>)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8009bec:	4806      	ldr	r0, [pc, #24]	; (8009c08 <shci_init+0x34>)
 8009bee:	f000 f911 	bl	8009e14 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f000 f894 	bl	8009d24 <TlInit>

  return;
 8009bfc:	bf00      	nop
}
 8009bfe:	3708      	adds	r7, #8
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	200006dc 	.word	0x200006dc
 8009c08:	200006bc 	.word	0x200006bc

08009c0c <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b084      	sub	sp, #16
 8009c10:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8009c12:	4822      	ldr	r0, [pc, #136]	; (8009c9c <shci_user_evt_proc+0x90>)
 8009c14:	f001 f86e 	bl	800acf4 <LST_is_empty>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d12b      	bne.n	8009c76 <shci_user_evt_proc+0x6a>
 8009c1e:	4b20      	ldr	r3, [pc, #128]	; (8009ca0 <shci_user_evt_proc+0x94>)
 8009c20:	781b      	ldrb	r3, [r3, #0]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d027      	beq.n	8009c76 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8009c26:	f107 030c 	add.w	r3, r7, #12
 8009c2a:	4619      	mov	r1, r3
 8009c2c:	481b      	ldr	r0, [pc, #108]	; (8009c9c <shci_user_evt_proc+0x90>)
 8009c2e:	f001 f8f0 	bl	800ae12 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 8009c32:	4b1c      	ldr	r3, [pc, #112]	; (8009ca4 <shci_user_evt_proc+0x98>)
 8009c34:	69db      	ldr	r3, [r3, #28]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d00c      	beq.n	8009c54 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 8009c42:	4b18      	ldr	r3, [pc, #96]	; (8009ca4 <shci_user_evt_proc+0x98>)
 8009c44:	69db      	ldr	r3, [r3, #28]
 8009c46:	1d3a      	adds	r2, r7, #4
 8009c48:	4610      	mov	r0, r2
 8009c4a:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8009c4c:	793a      	ldrb	r2, [r7, #4]
 8009c4e:	4b14      	ldr	r3, [pc, #80]	; (8009ca0 <shci_user_evt_proc+0x94>)
 8009c50:	701a      	strb	r2, [r3, #0]
 8009c52:	e002      	b.n	8009c5a <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8009c54:	4b12      	ldr	r3, [pc, #72]	; (8009ca0 <shci_user_evt_proc+0x94>)
 8009c56:	2201      	movs	r2, #1
 8009c58:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8009c5a:	4b11      	ldr	r3, [pc, #68]	; (8009ca0 <shci_user_evt_proc+0x94>)
 8009c5c:	781b      	ldrb	r3, [r3, #0]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d004      	beq.n	8009c6c <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	4618      	mov	r0, r3
 8009c66:	f000 fcad 	bl	800a5c4 <TL_MM_EvtDone>
 8009c6a:	e004      	b.n	8009c76 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	4619      	mov	r1, r3
 8009c70:	480a      	ldr	r0, [pc, #40]	; (8009c9c <shci_user_evt_proc+0x90>)
 8009c72:	f001 f861 	bl	800ad38 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8009c76:	4809      	ldr	r0, [pc, #36]	; (8009c9c <shci_user_evt_proc+0x90>)
 8009c78:	f001 f83c 	bl	800acf4 <LST_is_empty>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d107      	bne.n	8009c92 <shci_user_evt_proc+0x86>
 8009c82:	4b07      	ldr	r3, [pc, #28]	; (8009ca0 <shci_user_evt_proc+0x94>)
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d003      	beq.n	8009c92 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8009c8a:	4804      	ldr	r0, [pc, #16]	; (8009c9c <shci_user_evt_proc+0x90>)
 8009c8c:	f7f8 fc44 	bl	8002518 <shci_notify_asynch_evt>
  }


  return;
 8009c90:	bf00      	nop
 8009c92:	bf00      	nop
}
 8009c94:	3710      	adds	r7, #16
 8009c96:	46bd      	mov	sp, r7
 8009c98:	bd80      	pop	{r7, pc}
 8009c9a:	bf00      	nop
 8009c9c:	200000a4 	.word	0x200000a4
 8009ca0:	200000b4 	.word	0x200000b4
 8009ca4:	200006bc 	.word	0x200006bc

08009ca8 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b084      	sub	sp, #16
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	60ba      	str	r2, [r7, #8]
 8009cb0:	607b      	str	r3, [r7, #4]
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	81fb      	strh	r3, [r7, #14]
 8009cb6:	460b      	mov	r3, r1
 8009cb8:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8009cba:	2000      	movs	r0, #0
 8009cbc:	f000 f864 	bl	8009d88 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8009cc0:	4b16      	ldr	r3, [pc, #88]	; (8009d1c <shci_send+0x74>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	89fa      	ldrh	r2, [r7, #14]
 8009cc6:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8009cca:	4b14      	ldr	r3, [pc, #80]	; (8009d1c <shci_send+0x74>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	7b7a      	ldrb	r2, [r7, #13]
 8009cd0:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8009cd2:	4b12      	ldr	r3, [pc, #72]	; (8009d1c <shci_send+0x74>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	330c      	adds	r3, #12
 8009cd8:	7b7a      	ldrb	r2, [r7, #13]
 8009cda:	68b9      	ldr	r1, [r7, #8]
 8009cdc:	4618      	mov	r0, r3
 8009cde:	f001 f921 	bl	800af24 <memcpy>

  shciContext.io.Send(0,0);
 8009ce2:	4b0f      	ldr	r3, [pc, #60]	; (8009d20 <shci_send+0x78>)
 8009ce4:	691b      	ldr	r3, [r3, #16]
 8009ce6:	2100      	movs	r1, #0
 8009ce8:	2000      	movs	r0, #0
 8009cea:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8009cec:	f248 00e8 	movw	r0, #33000	; 0x80e8
 8009cf0:	f7f8 fc29 	bl	8002546 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f103 0008 	add.w	r0, r3, #8
 8009cfa:	4b08      	ldr	r3, [pc, #32]	; (8009d1c <shci_send+0x74>)
 8009cfc:	6819      	ldr	r1, [r3, #0]
 8009cfe:	4b07      	ldr	r3, [pc, #28]	; (8009d1c <shci_send+0x74>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	789b      	ldrb	r3, [r3, #2]
 8009d04:	3303      	adds	r3, #3
 8009d06:	461a      	mov	r2, r3
 8009d08:	f001 f90c 	bl	800af24 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8009d0c:	2001      	movs	r0, #1
 8009d0e:	f000 f83b 	bl	8009d88 <Cmd_SetStatus>

  return;
 8009d12:	bf00      	nop
}
 8009d14:	3710      	adds	r7, #16
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	200000b0 	.word	0x200000b0
 8009d20:	200006bc 	.word	0x200006bc

08009d24 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b086      	sub	sp, #24
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8009d2c:	4a10      	ldr	r2, [pc, #64]	; (8009d70 <TlInit+0x4c>)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 8009d32:	4810      	ldr	r0, [pc, #64]	; (8009d74 <TlInit+0x50>)
 8009d34:	f000 ffce 	bl	800acd4 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8009d38:	2001      	movs	r0, #1
 8009d3a:	f000 f825 	bl	8009d88 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8009d3e:	4b0e      	ldr	r3, [pc, #56]	; (8009d78 <TlInit+0x54>)
 8009d40:	2201      	movs	r2, #1
 8009d42:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8009d44:	4b0d      	ldr	r3, [pc, #52]	; (8009d7c <TlInit+0x58>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d00c      	beq.n	8009d66 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8009d50:	4b0b      	ldr	r3, [pc, #44]	; (8009d80 <TlInit+0x5c>)
 8009d52:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8009d54:	4b0b      	ldr	r3, [pc, #44]	; (8009d84 <TlInit+0x60>)
 8009d56:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8009d58:	4b08      	ldr	r3, [pc, #32]	; (8009d7c <TlInit+0x58>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f107 020c 	add.w	r2, r7, #12
 8009d60:	4610      	mov	r0, r2
 8009d62:	4798      	blx	r3
  }

  return;
 8009d64:	bf00      	nop
 8009d66:	bf00      	nop
}
 8009d68:	3718      	adds	r7, #24
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
 8009d6e:	bf00      	nop
 8009d70:	200000b0 	.word	0x200000b0
 8009d74:	200000a4 	.word	0x200000a4
 8009d78:	200000b4 	.word	0x200000b4
 8009d7c:	200006bc 	.word	0x200006bc
 8009d80:	08009dd9 	.word	0x08009dd9
 8009d84:	08009df1 	.word	0x08009df1

08009d88 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b082      	sub	sp, #8
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	4603      	mov	r3, r0
 8009d90:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8009d92:	79fb      	ldrb	r3, [r7, #7]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d10b      	bne.n	8009db0 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8009d98:	4b0d      	ldr	r3, [pc, #52]	; (8009dd0 <Cmd_SetStatus+0x48>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d003      	beq.n	8009da8 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8009da0:	4b0b      	ldr	r3, [pc, #44]	; (8009dd0 <Cmd_SetStatus+0x48>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2000      	movs	r0, #0
 8009da6:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8009da8:	4b0a      	ldr	r3, [pc, #40]	; (8009dd4 <Cmd_SetStatus+0x4c>)
 8009daa:	2200      	movs	r2, #0
 8009dac:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8009dae:	e00b      	b.n	8009dc8 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8009db0:	4b08      	ldr	r3, [pc, #32]	; (8009dd4 <Cmd_SetStatus+0x4c>)
 8009db2:	2201      	movs	r2, #1
 8009db4:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8009db6:	4b06      	ldr	r3, [pc, #24]	; (8009dd0 <Cmd_SetStatus+0x48>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d004      	beq.n	8009dc8 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8009dbe:	4b04      	ldr	r3, [pc, #16]	; (8009dd0 <Cmd_SetStatus+0x48>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	2001      	movs	r0, #1
 8009dc4:	4798      	blx	r3
  return;
 8009dc6:	bf00      	nop
 8009dc8:	bf00      	nop
}
 8009dca:	3708      	adds	r7, #8
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}
 8009dd0:	200006dc 	.word	0x200006dc
 8009dd4:	200000ac 	.word	0x200000ac

08009dd8 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b082      	sub	sp, #8
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8009de0:	2000      	movs	r0, #0
 8009de2:	f7f8 fba5 	bl	8002530 <shci_cmd_resp_release>

  return;
 8009de6:	bf00      	nop
}
 8009de8:	3708      	adds	r7, #8
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}
	...

08009df0 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b082      	sub	sp, #8
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8009df8:	6879      	ldr	r1, [r7, #4]
 8009dfa:	4805      	ldr	r0, [pc, #20]	; (8009e10 <TlUserEvtReceived+0x20>)
 8009dfc:	f000 ffc2 	bl	800ad84 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8009e00:	4803      	ldr	r0, [pc, #12]	; (8009e10 <TlUserEvtReceived+0x20>)
 8009e02:	f7f8 fb89 	bl	8002518 <shci_notify_asynch_evt>

  return;
 8009e06:	bf00      	nop
}
 8009e08:	3708      	adds	r7, #8
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}
 8009e0e:	bf00      	nop
 8009e10:	200000a4 	.word	0x200000a4

08009e14 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8009e14:	b480      	push	{r7}
 8009e16:	b083      	sub	sp, #12
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	4a05      	ldr	r2, [pc, #20]	; (8009e34 <shci_register_io_bus+0x20>)
 8009e20:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	4a04      	ldr	r2, [pc, #16]	; (8009e38 <shci_register_io_bus+0x24>)
 8009e26:	611a      	str	r2, [r3, #16]

  return;
 8009e28:	bf00      	nop
}
 8009e2a:	370c      	adds	r7, #12
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr
 8009e34:	0800a375 	.word	0x0800a375
 8009e38:	0800a3c9 	.word	0x0800a3c9

08009e3c <otSrpClientEnableAutoStartMode>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}


void otSrpClientEnableAutoStartMode(otInstance *aInstance, otSrpClientAutoStartCallback aCallback, void *aContext)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b086      	sub	sp, #24
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	60f8      	str	r0, [r7, #12]
 8009e44:	60b9      	str	r1, [r7, #8]
 8009e46:	607a      	str	r2, [r7, #4]
  Pre_OtCmdProcessing();
 8009e48:	f7f7 fc74 	bl	8001734 <Pre_OtCmdProcessing>

  otSrpClientAutoStartCb = aCallback;
 8009e4c:	4a14      	ldr	r2, [pc, #80]	; (8009ea0 <otSrpClientEnableAutoStartMode+0x64>)
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	6013      	str	r3, [r2, #0]

  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009e52:	f7f7 fbf5 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8009e56:	6178      	str	r0, [r7, #20]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_ENABLE_AUTO_START_MODE;
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	f062 0234 	orn	r2, r2, #52	; 0x34
 8009e60:	701a      	strb	r2, [r3, #0]
 8009e62:	2200      	movs	r2, #0
 8009e64:	f042 0201 	orr.w	r2, r2, #1
 8009e68:	705a      	strb	r2, [r3, #1]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	709a      	strb	r2, [r3, #2]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	2200      	movs	r2, #0
 8009e76:	f042 0201 	orr.w	r2, r2, #1
 8009e7a:	711a      	strb	r2, [r3, #4]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	715a      	strb	r2, [r3, #5]
 8009e80:	2200      	movs	r2, #0
 8009e82:	719a      	strb	r2, [r3, #6]
 8009e84:	2200      	movs	r2, #0
 8009e86:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aContext;
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	609a      	str	r2, [r3, #8]

  Ot_Cmd_TransferWithNotif();
 8009e8e:	f7f7 fc25 	bl	80016dc <Ot_Cmd_TransferWithNotif>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009e92:	f7f7 fbe1 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009e96:	6178      	str	r0, [r7, #20]
}
 8009e98:	bf00      	nop
 8009e9a:	3718      	adds	r7, #24
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	2000068c 	.word	0x2000068c

08009ea4 <otSrpClientSetHostName>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otSrpClientHostInfo*)p_ot_req->Data[0];
}

otError otSrpClientSetHostName(otInstance *aInstance, const char *aName)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b084      	sub	sp, #16
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8009eae:	f7f7 fc41 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009eb2:	f7f7 fbc5 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8009eb6:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_SET_HOST_NAME;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	f062 022a 	orn	r2, r2, #42	; 0x2a
 8009ec0:	701a      	strb	r2, [r3, #0]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	f042 0201 	orr.w	r2, r2, #1
 8009ec8:	705a      	strb	r2, [r3, #1]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	709a      	strb	r2, [r3, #2]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f042 0201 	orr.w	r2, r2, #1
 8009eda:	711a      	strb	r2, [r3, #4]
 8009edc:	2200      	movs	r2, #0
 8009ede:	715a      	strb	r2, [r3, #5]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	719a      	strb	r2, [r3, #6]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aName;
 8009ee8:	683a      	ldr	r2, [r7, #0]
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8009eee:	f7f7 fbef 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009ef2:	f7f7 fbb1 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009ef6:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	b2db      	uxtb	r3, r3
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3710      	adds	r7, #16
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}

08009f06 <otSrpClientEnableAutoHostAddress>:

otError otSrpClientEnableAutoHostAddress(otInstance *aInstance)
{
 8009f06:	b580      	push	{r7, lr}
 8009f08:	b084      	sub	sp, #16
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 8009f0e:	f7f7 fc11 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009f12:	f7f7 fb95 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8009f16:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_ENABLE_AUTO_HOST_ADDRESS;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	f062 0229 	orn	r2, r2, #41	; 0x29
 8009f20:	701a      	strb	r2, [r3, #0]
 8009f22:	2200      	movs	r2, #0
 8009f24:	f042 0201 	orr.w	r2, r2, #1
 8009f28:	705a      	strb	r2, [r3, #1]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	709a      	strb	r2, [r3, #2]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2200      	movs	r2, #0
 8009f36:	711a      	strb	r2, [r3, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	715a      	strb	r2, [r3, #5]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	719a      	strb	r2, [r3, #6]
 8009f40:	2200      	movs	r2, #0
 8009f42:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 8009f44:	f7f7 fbc4 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009f48:	f7f7 fb86 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009f4c:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	689b      	ldr	r3, [r3, #8]
 8009f52:	b2db      	uxtb	r3, r3
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	3710      	adds	r7, #16
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <otSrpClientAddService>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

otError otSrpClientAddService(otInstance *aInstance, otSrpClientService *aService)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b084      	sub	sp, #16
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8009f66:	f7f7 fbe5 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009f6a:	f7f7 fb69 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8009f6e:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_ADD_SERVICE;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2200      	movs	r2, #0
 8009f74:	f062 0227 	orn	r2, r2, #39	; 0x27
 8009f78:	701a      	strb	r2, [r3, #0]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	f042 0201 	orr.w	r2, r2, #1
 8009f80:	705a      	strb	r2, [r3, #1]
 8009f82:	2200      	movs	r2, #0
 8009f84:	709a      	strb	r2, [r3, #2]
 8009f86:	2200      	movs	r2, #0
 8009f88:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	f042 0201 	orr.w	r2, r2, #1
 8009f92:	711a      	strb	r2, [r3, #4]
 8009f94:	2200      	movs	r2, #0
 8009f96:	715a      	strb	r2, [r3, #5]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	719a      	strb	r2, [r3, #6]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aService;
 8009fa0:	683a      	ldr	r2, [r7, #0]
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 8009fa6:	f7f7 fb93 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009faa:	f7f7 fb55 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009fae:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	689b      	ldr	r3, [r3, #8]
 8009fb4:	b2db      	uxtb	r3, r3
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3710      	adds	r7, #16
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}

08009fbe <otSrpClientBuffersGetHostNameString>:
#ifdef OPENTHREAD_CONFIG_SRP_CLIENT_BUFFERS_ENABLE

#include "srp_client_buffers.h"

char *otSrpClientBuffersGetHostNameString(otInstance *aInstance, uint16_t *aSize)
{
 8009fbe:	b580      	push	{r7, lr}
 8009fc0:	b084      	sub	sp, #16
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	6078      	str	r0, [r7, #4]
 8009fc6:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 8009fc8:	f7f7 fbb4 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009fcc:	f7f7 fb38 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 8009fd0:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_BUFFERS_GET_HOST_NAME_STRING;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f062 021c 	orn	r2, r2, #28
 8009fda:	701a      	strb	r2, [r3, #0]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	f042 0201 	orr.w	r2, r2, #1
 8009fe2:	705a      	strb	r2, [r3, #1]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	709a      	strb	r2, [r3, #2]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	f042 0201 	orr.w	r2, r2, #1
 8009ff4:	711a      	strb	r2, [r3, #4]
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	715a      	strb	r2, [r3, #5]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	719a      	strb	r2, [r3, #6]
 8009ffe:	2200      	movs	r2, #0
 800a000:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aSize;
 800a002:	683a      	ldr	r2, [r7, #0]
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a008:	f7f7 fb62 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a00c:	f7f7 fb24 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a010:	60f8      	str	r0, [r7, #12]
  return (char*)p_ot_req->Data[0];
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	689b      	ldr	r3, [r3, #8]
}
 800a016:	4618      	mov	r0, r3
 800a018:	3710      	adds	r7, #16
 800a01a:	46bd      	mov	sp, r7
 800a01c:	bd80      	pop	{r7, pc}

0800a01e <otSrpClientBuffersAllocateService>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otIp6Address*)p_ot_req->Data[0];
}

otSrpClientBuffersServiceEntry *otSrpClientBuffersAllocateService(otInstance *aInstance)
{
 800a01e:	b580      	push	{r7, lr}
 800a020:	b084      	sub	sp, #16
 800a022:	af00      	add	r7, sp, #0
 800a024:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800a026:	f7f7 fb85 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a02a:	f7f7 fb09 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800a02e:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_BUFFERS_ALLOCATE_SERVICE;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2200      	movs	r2, #0
 800a034:	f062 021a 	orn	r2, r2, #26
 800a038:	701a      	strb	r2, [r3, #0]
 800a03a:	2200      	movs	r2, #0
 800a03c:	f042 0201 	orr.w	r2, r2, #1
 800a040:	705a      	strb	r2, [r3, #1]
 800a042:	2200      	movs	r2, #0
 800a044:	709a      	strb	r2, [r3, #2]
 800a046:	2200      	movs	r2, #0
 800a048:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2200      	movs	r2, #0
 800a04e:	711a      	strb	r2, [r3, #4]
 800a050:	2200      	movs	r2, #0
 800a052:	715a      	strb	r2, [r3, #5]
 800a054:	2200      	movs	r2, #0
 800a056:	719a      	strb	r2, [r3, #6]
 800a058:	2200      	movs	r2, #0
 800a05a:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 800a05c:	f7f7 fb38 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a060:	f7f7 fafa 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a064:	60f8      	str	r0, [r7, #12]
  return (otSrpClientBuffersServiceEntry*)p_ot_req->Data[0];
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	689b      	ldr	r3, [r3, #8]
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	3710      	adds	r7, #16
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <otSrpClientBuffersGetServiceEntryServiceNameString>:

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}

char *otSrpClientBuffersGetServiceEntryServiceNameString(otSrpClientBuffersServiceEntry *aEntry, uint16_t *aSize)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b084      	sub	sp, #16
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
 800a07a:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a07c:	f7f7 fb5a 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a080:	f7f7 fade 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800a084:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_BUFFERS_GET_SERVICE_ENTRY_SERVICE_NAME_STRING;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2200      	movs	r2, #0
 800a08a:	f062 0217 	orn	r2, r2, #23
 800a08e:	701a      	strb	r2, [r3, #0]
 800a090:	2200      	movs	r2, #0
 800a092:	f042 0201 	orr.w	r2, r2, #1
 800a096:	705a      	strb	r2, [r3, #1]
 800a098:	2200      	movs	r2, #0
 800a09a:	709a      	strb	r2, [r3, #2]
 800a09c:	2200      	movs	r2, #0
 800a09e:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	f042 0202 	orr.w	r2, r2, #2
 800a0a8:	711a      	strb	r2, [r3, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	715a      	strb	r2, [r3, #5]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	719a      	strb	r2, [r3, #6]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aEntry;
 800a0b6:	687a      	ldr	r2, [r7, #4]
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aSize;
 800a0bc:	683a      	ldr	r2, [r7, #0]
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 800a0c2:	f7f7 fb05 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a0c6:	f7f7 fac7 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a0ca:	60f8      	str	r0, [r7, #12]
  return (char*)p_ot_req->Data[0];
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	689b      	ldr	r3, [r3, #8]
}
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	3710      	adds	r7, #16
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd80      	pop	{r7, pc}

0800a0d8 <otSrpClientBuffersGetServiceEntryInstanceNameString>:

char *otSrpClientBuffersGetServiceEntryInstanceNameString(otSrpClientBuffersServiceEntry *aEntry, uint16_t *aSize)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b084      	sub	sp, #16
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
 800a0e0:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a0e2:	f7f7 fb27 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a0e6:	f7f7 faab 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800a0ea:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_SRP_CLIENT_BUFFERS_GET_SERVICE_ENTRY_INSTANCE_NAME_STRING;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f062 0216 	orn	r2, r2, #22
 800a0f4:	701a      	strb	r2, [r3, #0]
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	f042 0201 	orr.w	r2, r2, #1
 800a0fc:	705a      	strb	r2, [r3, #1]
 800a0fe:	2200      	movs	r2, #0
 800a100:	709a      	strb	r2, [r3, #2]
 800a102:	2200      	movs	r2, #0
 800a104:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=2;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2200      	movs	r2, #0
 800a10a:	f042 0202 	orr.w	r2, r2, #2
 800a10e:	711a      	strb	r2, [r3, #4]
 800a110:	2200      	movs	r2, #0
 800a112:	715a      	strb	r2, [r3, #5]
 800a114:	2200      	movs	r2, #0
 800a116:	719a      	strb	r2, [r3, #6]
 800a118:	2200      	movs	r2, #0
 800a11a:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aEntry;
 800a11c:	687a      	ldr	r2, [r7, #4]
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aSize;
 800a122:	683a      	ldr	r2, [r7, #0]
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	60da      	str	r2, [r3, #12]

  Ot_Cmd_Transfer();
 800a128:	f7f7 fad2 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a12c:	f7f7 fa94 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a130:	60f8      	str	r0, [r7, #12]
  return (char*)p_ot_req->Data[0];
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	689b      	ldr	r3, [r3, #8]
}
 800a136:	4618      	mov	r0, r3
 800a138:	3710      	adds	r7, #16
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}

0800a13e <otThreadSetEnabled>:
#if OPENTHREAD_CONFIG_TMF_ANYCAST_LOCATOR_ENABLE
extern otThreadAnycastLocatorCallback otThreadAnycastLocatorCb;
#endif // OPENTHREAD_CONFIG_TMF_ANYCAST_LOCATOR_ENABLE

otError otThreadSetEnabled(otInstance *aInstance, bool aEnabled)
{
 800a13e:	b580      	push	{r7, lr}
 800a140:	b084      	sub	sp, #16
 800a142:	af00      	add	r7, sp, #0
 800a144:	6078      	str	r0, [r7, #4]
 800a146:	460b      	mov	r3, r1
 800a148:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 800a14a:	f7f7 faf3 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a14e:	f7f7 fa77 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800a152:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_ENABLED;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2200      	movs	r2, #0
 800a158:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800a15c:	701a      	strb	r2, [r3, #0]
 800a15e:	2200      	movs	r2, #0
 800a160:	705a      	strb	r2, [r3, #1]
 800a162:	2200      	movs	r2, #0
 800a164:	709a      	strb	r2, [r3, #2]
 800a166:	2200      	movs	r2, #0
 800a168:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	2200      	movs	r2, #0
 800a16e:	f042 0201 	orr.w	r2, r2, #1
 800a172:	711a      	strb	r2, [r3, #4]
 800a174:	2200      	movs	r2, #0
 800a176:	715a      	strb	r2, [r3, #5]
 800a178:	2200      	movs	r2, #0
 800a17a:	719a      	strb	r2, [r3, #6]
 800a17c:	2200      	movs	r2, #0
 800a17e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 800a180:	78fa      	ldrb	r2, [r7, #3]
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a186:	f7f7 faa3 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a18a:	f7f7 fa65 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a18e:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	b2db      	uxtb	r3, r3
}
 800a196:	4618      	mov	r0, r3
 800a198:	3710      	adds	r7, #16
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}

0800a19e <otThreadSetLinkMode>:

  return otLinkModeConfig_received;
}

otError otThreadSetLinkMode(otInstance *aInstance, otLinkModeConfig aConfig)
{
 800a19e:	b580      	push	{r7, lr}
 800a1a0:	b084      	sub	sp, #16
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	6078      	str	r0, [r7, #4]
 800a1a6:	7039      	strb	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a1a8:	f7f7 fac4 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a1ac:	f7f7 fa48 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800a1b0:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_LINK_MODE;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	f042 026c 	orr.w	r2, r2, #108	; 0x6c
 800a1ba:	701a      	strb	r2, [r3, #0]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	705a      	strb	r2, [r3, #1]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	709a      	strb	r2, [r3, #2]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=3;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f042 0203 	orr.w	r2, r2, #3
 800a1d0:	711a      	strb	r2, [r3, #4]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	715a      	strb	r2, [r3, #5]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	719a      	strb	r2, [r3, #6]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	71da      	strb	r2, [r3, #7]

  /* Workaround for passing otLinkModeConfig, should return pointer instead of instance... */
  p_ot_req->Data[0] = (uint32_t) aConfig.mRxOnWhenIdle;
 800a1de:	783b      	ldrb	r3, [r7, #0]
 800a1e0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a1e4:	b2db      	uxtb	r3, r3
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	609a      	str	r2, [r3, #8]
  p_ot_req->Data[1] = (uint32_t) aConfig.mDeviceType;
 800a1ec:	783b      	ldrb	r3, [r7, #0]
 800a1ee:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800a1f2:	b2db      	uxtb	r3, r3
 800a1f4:	461a      	mov	r2, r3
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	60da      	str	r2, [r3, #12]
  p_ot_req->Data[2] = (uint32_t) aConfig.mNetworkData;
 800a1fa:	783b      	ldrb	r3, [r7, #0]
 800a1fc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a200:	b2db      	uxtb	r3, r3
 800a202:	461a      	mov	r2, r3
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	611a      	str	r2, [r3, #16]

  Ot_Cmd_Transfer();
 800a208:	f7f7 fa62 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a20c:	f7f7 fa24 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a210:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	689b      	ldr	r3, [r3, #8]
 800a216:	b2db      	uxtb	r3, r3
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3710      	adds	r7, #16
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <otThreadGetParentLastRssi>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

otError otThreadGetParentLastRssi(otInstance *aInstance, int8_t *aLastRssi)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
 800a228:	6039      	str	r1, [r7, #0]
  Pre_OtCmdProcessing();
 800a22a:	f7f7 fa83 	bl	8001734 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a22e:	f7f7 fa07 	bl	8001640 <THREAD_Get_OTCmdPayloadBuffer>
 800a232:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_PARENT_LAST_RSSI;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2200      	movs	r2, #0
 800a238:	f062 0270 	orn	r2, r2, #112	; 0x70
 800a23c:	701a      	strb	r2, [r3, #0]
 800a23e:	2200      	movs	r2, #0
 800a240:	705a      	strb	r2, [r3, #1]
 800a242:	2200      	movs	r2, #0
 800a244:	709a      	strb	r2, [r3, #2]
 800a246:	2200      	movs	r2, #0
 800a248:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	2200      	movs	r2, #0
 800a24e:	f042 0201 	orr.w	r2, r2, #1
 800a252:	711a      	strb	r2, [r3, #4]
 800a254:	2200      	movs	r2, #0
 800a256:	715a      	strb	r2, [r3, #5]
 800a258:	2200      	movs	r2, #0
 800a25a:	719a      	strb	r2, [r3, #6]
 800a25c:	2200      	movs	r2, #0
 800a25e:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t) aLastRssi;
 800a260:	683a      	ldr	r2, [r7, #0]
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a266:	f7f7 fa33 	bl	80016d0 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a26a:	f7f7 f9f5 	bl	8001658 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a26e:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	689b      	ldr	r3, [r3, #8]
 800a274:	b2db      	uxtb	r3, r3
}
 800a276:	4618      	mov	r0, r3
 800a278:	3710      	adds	r7, #16
 800a27a:	46bd      	mov	sp, r7
 800a27c:	bd80      	pop	{r7, pc}

0800a27e <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 800a27e:	b580      	push	{r7, lr}
 800a280:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800a282:	f7f7 fcab 	bl	8001bdc <HW_IPCC_Enable>

  return;
 800a286:	bf00      	nop
}
 800a288:	bd80      	pop	{r7, pc}
	...

0800a28c <TL_Init>:


void TL_Init( void )
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800a290:	4b10      	ldr	r3, [pc, #64]	; (800a2d4 <TL_Init+0x48>)
 800a292:	4a11      	ldr	r2, [pc, #68]	; (800a2d8 <TL_Init+0x4c>)
 800a294:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800a296:	4b0f      	ldr	r3, [pc, #60]	; (800a2d4 <TL_Init+0x48>)
 800a298:	4a10      	ldr	r2, [pc, #64]	; (800a2dc <TL_Init+0x50>)
 800a29a:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800a29c:	4b0d      	ldr	r3, [pc, #52]	; (800a2d4 <TL_Init+0x48>)
 800a29e:	4a10      	ldr	r2, [pc, #64]	; (800a2e0 <TL_Init+0x54>)
 800a2a0:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800a2a2:	4b0c      	ldr	r3, [pc, #48]	; (800a2d4 <TL_Init+0x48>)
 800a2a4:	4a0f      	ldr	r2, [pc, #60]	; (800a2e4 <TL_Init+0x58>)
 800a2a6:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800a2a8:	4b0a      	ldr	r3, [pc, #40]	; (800a2d4 <TL_Init+0x48>)
 800a2aa:	4a0f      	ldr	r2, [pc, #60]	; (800a2e8 <TL_Init+0x5c>)
 800a2ac:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800a2ae:	4b09      	ldr	r3, [pc, #36]	; (800a2d4 <TL_Init+0x48>)
 800a2b0:	4a0e      	ldr	r2, [pc, #56]	; (800a2ec <TL_Init+0x60>)
 800a2b2:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800a2b4:	4b07      	ldr	r3, [pc, #28]	; (800a2d4 <TL_Init+0x48>)
 800a2b6:	4a0e      	ldr	r2, [pc, #56]	; (800a2f0 <TL_Init+0x64>)
 800a2b8:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800a2ba:	4b06      	ldr	r3, [pc, #24]	; (800a2d4 <TL_Init+0x48>)
 800a2bc:	4a0d      	ldr	r2, [pc, #52]	; (800a2f4 <TL_Init+0x68>)
 800a2be:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800a2c0:	4b04      	ldr	r3, [pc, #16]	; (800a2d4 <TL_Init+0x48>)
 800a2c2:	4a0d      	ldr	r2, [pc, #52]	; (800a2f8 <TL_Init+0x6c>)
 800a2c4:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800a2c6:	4b03      	ldr	r3, [pc, #12]	; (800a2d4 <TL_Init+0x48>)
 800a2c8:	4a0c      	ldr	r2, [pc, #48]	; (800a2fc <TL_Init+0x70>)
 800a2ca:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800a2cc:	f7f7 fc9a 	bl	8001c04 <HW_IPCC_Init>

  return;
 800a2d0:	bf00      	nop
}
 800a2d2:	bd80      	pop	{r7, pc}
 800a2d4:	20030000 	.word	0x20030000
 800a2d8:	20030038 	.word	0x20030038
 800a2dc:	20030058 	.word	0x20030058
 800a2e0:	20030068 	.word	0x20030068
 800a2e4:	20030078 	.word	0x20030078
 800a2e8:	20030080 	.word	0x20030080
 800a2ec:	20030088 	.word	0x20030088
 800a2f0:	20030090 	.word	0x20030090
 800a2f4:	200300ac 	.word	0x200300ac
 800a2f8:	200300b0 	.word	0x200300b0
 800a2fc:	200300bc 	.word	0x200300bc

0800a300 <HW_IPCC_BLE_RxEvtNot>:

  return 0;
}

void HW_IPCC_BLE_RxEvtNot(void)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b082      	sub	sp, #8
 800a304:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800a306:	e01c      	b.n	800a342 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800a308:	1d3b      	adds	r3, r7, #4
 800a30a:	4619      	mov	r1, r3
 800a30c:	4812      	ldr	r0, [pc, #72]	; (800a358 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a30e:	f000 fd80 	bl	800ae12 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	7a5b      	ldrb	r3, [r3, #9]
 800a316:	2b0f      	cmp	r3, #15
 800a318:	d003      	beq.n	800a322 <HW_IPCC_BLE_RxEvtNot+0x22>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	7a5b      	ldrb	r3, [r3, #9]
 800a31e:	2b0e      	cmp	r3, #14
 800a320:	d105      	bne.n	800a32e <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	4619      	mov	r1, r3
 800a326:	2002      	movs	r0, #2
 800a328:	f000 f9b0 	bl	800a68c <OutputDbgTrace>
 800a32c:	e004      	b.n	800a338 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4619      	mov	r1, r3
 800a332:	2003      	movs	r0, #3
 800a334:	f000 f9aa 	bl	800a68c <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800a338:	4b08      	ldr	r3, [pc, #32]	; (800a35c <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	687a      	ldr	r2, [r7, #4]
 800a33e:	4610      	mov	r0, r2
 800a340:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800a342:	4805      	ldr	r0, [pc, #20]	; (800a358 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a344:	f000 fcd6 	bl	800acf4 <LST_is_empty>
 800a348:	4603      	mov	r3, r0
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d0dc      	beq.n	800a308 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800a34e:	bf00      	nop
}
 800a350:	3708      	adds	r7, #8
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}
 800a356:	bf00      	nop
 800a358:	200300d8 	.word	0x200300d8
 800a35c:	200006e8 	.word	0x200006e8

0800a360 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800a364:	4b02      	ldr	r3, [pc, #8]	; (800a370 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	4798      	blx	r3

  return;
 800a36a:	bf00      	nop
}
 800a36c:	bd80      	pop	{r7, pc}
 800a36e:	bf00      	nop
 800a370:	200006ec 	.word	0x200006ec

0800a374 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b084      	sub	sp, #16
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800a380:	480d      	ldr	r0, [pc, #52]	; (800a3b8 <TL_SYS_Init+0x44>)
 800a382:	f000 fca7 	bl	800acd4 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800a386:	4b0d      	ldr	r3, [pc, #52]	; (800a3bc <TL_SYS_Init+0x48>)
 800a388:	68db      	ldr	r3, [r3, #12]
 800a38a:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	689a      	ldr	r2, [r3, #8]
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	4a08      	ldr	r2, [pc, #32]	; (800a3b8 <TL_SYS_Init+0x44>)
 800a398:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800a39a:	f7f7 fc61 	bl	8001c60 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	4a07      	ldr	r2, [pc, #28]	; (800a3c0 <TL_SYS_Init+0x4c>)
 800a3a4:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	4a06      	ldr	r2, [pc, #24]	; (800a3c4 <TL_SYS_Init+0x50>)
 800a3ac:	6013      	str	r3, [r2, #0]

  return 0;
 800a3ae:	2300      	movs	r3, #0
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3710      	adds	r7, #16
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}
 800a3b8:	200300e0 	.word	0x200300e0
 800a3bc:	20030000 	.word	0x20030000
 800a3c0:	200006f0 	.word	0x200006f0
 800a3c4:	200006f4 	.word	0x200006f4

0800a3c8 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800a3d4:	4b09      	ldr	r3, [pc, #36]	; (800a3fc <TL_SYS_SendCmd+0x34>)
 800a3d6:	68db      	ldr	r3, [r3, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	2210      	movs	r2, #16
 800a3dc:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800a3de:	4b07      	ldr	r3, [pc, #28]	; (800a3fc <TL_SYS_SendCmd+0x34>)
 800a3e0:	68db      	ldr	r3, [r3, #12]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4619      	mov	r1, r3
 800a3e6:	2004      	movs	r0, #4
 800a3e8:	f000 f950 	bl	800a68c <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800a3ec:	f7f7 fc42 	bl	8001c74 <HW_IPCC_SYS_SendCmd>

  return 0;
 800a3f0:	2300      	movs	r3, #0
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	3708      	adds	r7, #8
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd80      	pop	{r7, pc}
 800a3fa:	bf00      	nop
 800a3fc:	20030000 	.word	0x20030000

0800a400 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a404:	4b07      	ldr	r3, [pc, #28]	; (800a424 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a406:	68db      	ldr	r3, [r3, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4619      	mov	r1, r3
 800a40c:	2005      	movs	r0, #5
 800a40e:	f000 f93d 	bl	800a68c <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a412:	4b05      	ldr	r3, [pc, #20]	; (800a428 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a03      	ldr	r2, [pc, #12]	; (800a424 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a418:	68d2      	ldr	r2, [r2, #12]
 800a41a:	6812      	ldr	r2, [r2, #0]
 800a41c:	4610      	mov	r0, r2
 800a41e:	4798      	blx	r3

  return;
 800a420:	bf00      	nop
}
 800a422:	bd80      	pop	{r7, pc}
 800a424:	20030000 	.word	0x20030000
 800a428:	200006f0 	.word	0x200006f0

0800a42c <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b082      	sub	sp, #8
 800a430:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a432:	e00e      	b.n	800a452 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800a434:	1d3b      	adds	r3, r7, #4
 800a436:	4619      	mov	r1, r3
 800a438:	480b      	ldr	r0, [pc, #44]	; (800a468 <HW_IPCC_SYS_EvtNot+0x3c>)
 800a43a:	f000 fcea 	bl	800ae12 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	4619      	mov	r1, r3
 800a442:	2006      	movs	r0, #6
 800a444:	f000 f922 	bl	800a68c <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800a448:	4b08      	ldr	r3, [pc, #32]	; (800a46c <HW_IPCC_SYS_EvtNot+0x40>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	687a      	ldr	r2, [r7, #4]
 800a44e:	4610      	mov	r0, r2
 800a450:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a452:	4805      	ldr	r0, [pc, #20]	; (800a468 <HW_IPCC_SYS_EvtNot+0x3c>)
 800a454:	f000 fc4e 	bl	800acf4 <LST_is_empty>
 800a458:	4603      	mov	r3, r0
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d0ea      	beq.n	800a434 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800a45e:	bf00      	nop
}
 800a460:	3708      	adds	r7, #8
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}
 800a466:	bf00      	nop
 800a468:	200300e0 	.word	0x200300e0
 800a46c:	200006f4 	.word	0x200006f4

0800a470 <TL_THREAD_Init>:
/******************************************************************************
 * THREAD
 ******************************************************************************/
#ifdef THREAD_WB
void TL_THREAD_Init( TL_TH_Config_t *p_Config )
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b084      	sub	sp, #16
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
  MB_ThreadTable_t  * p_thread_table;

  p_thread_table = TL_RefTable.p_thread_table;
 800a478:	4b0c      	ldr	r3, [pc, #48]	; (800a4ac <TL_THREAD_Init+0x3c>)
 800a47a:	689b      	ldr	r3, [r3, #8]
 800a47c:	60fb      	str	r3, [r7, #12]

  p_thread_table->clicmdrsp_buffer = p_Config->p_ThreadCliRspBuffer;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	685a      	ldr	r2, [r3, #4]
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	605a      	str	r2, [r3, #4]
  p_thread_table->otcmdrsp_buffer = p_Config->p_ThreadOtCmdRspBuffer;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681a      	ldr	r2, [r3, #0]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	609a      	str	r2, [r3, #8]
  p_thread_table->notack_buffer = p_Config->p_ThreadNotAckBuffer;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	689a      	ldr	r2, [r3, #8]
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	601a      	str	r2, [r3, #0]
  p_thread_table->clinot_buffer = p_Config->p_ThreadCliNotBuffer;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	68da      	ldr	r2, [r3, #12]
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	60da      	str	r2, [r3, #12]

  HW_IPCC_THREAD_Init();
 800a49e:	f7f7 fc0f 	bl	8001cc0 <HW_IPCC_THREAD_Init>

  return;
 800a4a2:	bf00      	nop
}
 800a4a4:	3710      	adds	r7, #16
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}
 800a4aa:	bf00      	nop
 800a4ac:	20030000 	.word	0x20030000

0800a4b0 <TL_OT_SendCmd>:

void TL_OT_SendCmd( void )
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->otcmdrsp_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE;
 800a4b4:	4b04      	ldr	r3, [pc, #16]	; (800a4c8 <TL_OT_SendCmd+0x18>)
 800a4b6:	689b      	ldr	r3, [r3, #8]
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	2208      	movs	r2, #8
 800a4bc:	721a      	strb	r2, [r3, #8]

  HW_IPCC_OT_SendCmd();
 800a4be:	f7f7 fc0d 	bl	8001cdc <HW_IPCC_OT_SendCmd>

  return;
 800a4c2:	bf00      	nop
}
 800a4c4:	bd80      	pop	{r7, pc}
 800a4c6:	bf00      	nop
 800a4c8:	20030000 	.word	0x20030000

0800a4cc <TL_THREAD_SendAck>:

  return;
}

void TL_THREAD_SendAck ( void )
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 800a4d0:	4b04      	ldr	r3, [pc, #16]	; (800a4e4 <TL_THREAD_SendAck+0x18>)
 800a4d2:	689b      	ldr	r3, [r3, #8]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	220d      	movs	r2, #13
 800a4d8:	721a      	strb	r2, [r3, #8]

  HW_IPCC_THREAD_SendAck();
 800a4da:	f7f7 fc0d 	bl	8001cf8 <HW_IPCC_THREAD_SendAck>

  return;
 800a4de:	bf00      	nop
}
 800a4e0:	bd80      	pop	{r7, pc}
 800a4e2:	bf00      	nop
 800a4e4:	20030000 	.word	0x20030000

0800a4e8 <TL_THREAD_CliSendAck>:

void TL_THREAD_CliSendAck ( void )
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 800a4ec:	4b04      	ldr	r3, [pc, #16]	; (800a500 <TL_THREAD_CliSendAck+0x18>)
 800a4ee:	689b      	ldr	r3, [r3, #8]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	220d      	movs	r2, #13
 800a4f4:	721a      	strb	r2, [r3, #8]

  HW_IPCC_THREAD_CliSendAck();
 800a4f6:	f7f7 fc0d 	bl	8001d14 <HW_IPCC_THREAD_CliSendAck>

  return;
 800a4fa:	bf00      	nop
}
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop
 800a500:	20030000 	.word	0x20030000

0800a504 <HW_IPCC_OT_CmdEvtNot>:

void HW_IPCC_OT_CmdEvtNot(void)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	af00      	add	r7, sp, #0
  TL_OT_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->otcmdrsp_buffer) );
 800a508:	4b03      	ldr	r3, [pc, #12]	; (800a518 <HW_IPCC_OT_CmdEvtNot+0x14>)
 800a50a:	689b      	ldr	r3, [r3, #8]
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	4618      	mov	r0, r3
 800a510:	f7f7 f8f0 	bl	80016f4 <TL_OT_CmdEvtReceived>

  return;
 800a514:	bf00      	nop
}
 800a516:	bd80      	pop	{r7, pc}
 800a518:	20030000 	.word	0x20030000

0800a51c <HW_IPCC_THREAD_EvtNot>:

void HW_IPCC_THREAD_EvtNot( void )
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	af00      	add	r7, sp, #0
  TL_THREAD_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->notack_buffer) );
 800a520:	4b03      	ldr	r3, [pc, #12]	; (800a530 <HW_IPCC_THREAD_EvtNot+0x14>)
 800a522:	689b      	ldr	r3, [r3, #8]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4618      	mov	r0, r3
 800a528:	f7f7 f8f4 	bl	8001714 <TL_THREAD_NotReceived>

  return;
 800a52c:	bf00      	nop
}
 800a52e:	bd80      	pop	{r7, pc}
 800a530:	20030000 	.word	0x20030000

0800a534 <HW_IPCC_THREAD_CliEvtNot>:

void HW_IPCC_THREAD_CliEvtNot( void )
{
 800a534:	b580      	push	{r7, lr}
 800a536:	af00      	add	r7, sp, #0
  TL_THREAD_CliNotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->clinot_buffer) );
 800a538:	4b03      	ldr	r3, [pc, #12]	; (800a548 <HW_IPCC_THREAD_CliEvtNot+0x14>)
 800a53a:	689b      	ldr	r3, [r3, #8]
 800a53c:	68db      	ldr	r3, [r3, #12]
 800a53e:	4618      	mov	r0, r3
 800a540:	f7f7 f94a 	bl	80017d8 <TL_THREAD_CliNotReceived>

  return;
 800a544:	bf00      	nop
}
 800a546:	bd80      	pop	{r7, pc}
 800a548:	20030000 	.word	0x20030000

0800a54c <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b082      	sub	sp, #8
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800a554:	4817      	ldr	r0, [pc, #92]	; (800a5b4 <TL_MM_Init+0x68>)
 800a556:	f000 fbbd 	bl	800acd4 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800a55a:	4817      	ldr	r0, [pc, #92]	; (800a5b8 <TL_MM_Init+0x6c>)
 800a55c:	f000 fbba 	bl	800acd4 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800a560:	4b16      	ldr	r3, [pc, #88]	; (800a5bc <TL_MM_Init+0x70>)
 800a562:	691b      	ldr	r3, [r3, #16]
 800a564:	4a16      	ldr	r2, [pc, #88]	; (800a5c0 <TL_MM_Init+0x74>)
 800a566:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800a568:	4b15      	ldr	r3, [pc, #84]	; (800a5c0 <TL_MM_Init+0x74>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	687a      	ldr	r2, [r7, #4]
 800a56e:	6892      	ldr	r2, [r2, #8]
 800a570:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800a572:	4b13      	ldr	r3, [pc, #76]	; (800a5c0 <TL_MM_Init+0x74>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	687a      	ldr	r2, [r7, #4]
 800a578:	68d2      	ldr	r2, [r2, #12]
 800a57a:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800a57c:	4b10      	ldr	r3, [pc, #64]	; (800a5c0 <TL_MM_Init+0x74>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a0c      	ldr	r2, [pc, #48]	; (800a5b4 <TL_MM_Init+0x68>)
 800a582:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800a584:	4b0e      	ldr	r3, [pc, #56]	; (800a5c0 <TL_MM_Init+0x74>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	687a      	ldr	r2, [r7, #4]
 800a58a:	6812      	ldr	r2, [r2, #0]
 800a58c:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800a58e:	4b0c      	ldr	r3, [pc, #48]	; (800a5c0 <TL_MM_Init+0x74>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	687a      	ldr	r2, [r7, #4]
 800a594:	6852      	ldr	r2, [r2, #4]
 800a596:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800a598:	4b09      	ldr	r3, [pc, #36]	; (800a5c0 <TL_MM_Init+0x74>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	6912      	ldr	r2, [r2, #16]
 800a5a0:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800a5a2:	4b07      	ldr	r3, [pc, #28]	; (800a5c0 <TL_MM_Init+0x74>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	687a      	ldr	r2, [r7, #4]
 800a5a8:	6952      	ldr	r2, [r2, #20]
 800a5aa:	619a      	str	r2, [r3, #24]

  return;
 800a5ac:	bf00      	nop
}
 800a5ae:	3708      	adds	r7, #8
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd80      	pop	{r7, pc}
 800a5b4:	200300c8 	.word	0x200300c8
 800a5b8:	200006e0 	.word	0x200006e0
 800a5bc:	20030000 	.word	0x20030000
 800a5c0:	200006f8 	.word	0x200006f8

0800a5c4 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b082      	sub	sp, #8
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800a5cc:	6879      	ldr	r1, [r7, #4]
 800a5ce:	4807      	ldr	r0, [pc, #28]	; (800a5ec <TL_MM_EvtDone+0x28>)
 800a5d0:	f000 fbd8 	bl	800ad84 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800a5d4:	6879      	ldr	r1, [r7, #4]
 800a5d6:	2000      	movs	r0, #0
 800a5d8:	f000 f858 	bl	800a68c <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800a5dc:	4804      	ldr	r0, [pc, #16]	; (800a5f0 <TL_MM_EvtDone+0x2c>)
 800a5de:	f7f7 fbcb 	bl	8001d78 <HW_IPCC_MM_SendFreeBuf>

  return;
 800a5e2:	bf00      	nop
}
 800a5e4:	3708      	adds	r7, #8
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}
 800a5ea:	bf00      	nop
 800a5ec:	200006e0 	.word	0x200006e0
 800a5f0:	0800a5f5 	.word	0x0800a5f5

0800a5f4 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b082      	sub	sp, #8
 800a5f8:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800a5fa:	e00c      	b.n	800a616 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800a5fc:	1d3b      	adds	r3, r7, #4
 800a5fe:	4619      	mov	r1, r3
 800a600:	480a      	ldr	r0, [pc, #40]	; (800a62c <SendFreeBuf+0x38>)
 800a602:	f000 fc06 	bl	800ae12 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800a606:	4b0a      	ldr	r3, [pc, #40]	; (800a630 <SendFreeBuf+0x3c>)
 800a608:	691b      	ldr	r3, [r3, #16]
 800a60a:	691b      	ldr	r3, [r3, #16]
 800a60c:	687a      	ldr	r2, [r7, #4]
 800a60e:	4611      	mov	r1, r2
 800a610:	4618      	mov	r0, r3
 800a612:	f000 fbb7 	bl	800ad84 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800a616:	4805      	ldr	r0, [pc, #20]	; (800a62c <SendFreeBuf+0x38>)
 800a618:	f000 fb6c 	bl	800acf4 <LST_is_empty>
 800a61c:	4603      	mov	r3, r0
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d0ec      	beq.n	800a5fc <SendFreeBuf+0x8>
  }

  return;
 800a622:	bf00      	nop
}
 800a624:	3708      	adds	r7, #8
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}
 800a62a:	bf00      	nop
 800a62c:	200006e0 	.word	0x200006e0
 800a630:	20030000 	.word	0x20030000

0800a634 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800a634:	b580      	push	{r7, lr}
 800a636:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800a638:	4805      	ldr	r0, [pc, #20]	; (800a650 <TL_TRACES_Init+0x1c>)
 800a63a:	f000 fb4b 	bl	800acd4 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800a63e:	4b05      	ldr	r3, [pc, #20]	; (800a654 <TL_TRACES_Init+0x20>)
 800a640:	695b      	ldr	r3, [r3, #20]
 800a642:	4a03      	ldr	r2, [pc, #12]	; (800a650 <TL_TRACES_Init+0x1c>)
 800a644:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800a646:	f7f7 fbcd 	bl	8001de4 <HW_IPCC_TRACES_Init>

  return;
 800a64a:	bf00      	nop
}
 800a64c:	bd80      	pop	{r7, pc}
 800a64e:	bf00      	nop
 800a650:	200300d0 	.word	0x200300d0
 800a654:	20030000 	.word	0x20030000

0800a658 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800a65e:	e008      	b.n	800a672 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800a660:	1d3b      	adds	r3, r7, #4
 800a662:	4619      	mov	r1, r3
 800a664:	4808      	ldr	r0, [pc, #32]	; (800a688 <HW_IPCC_TRACES_EvtNot+0x30>)
 800a666:	f000 fbd4 	bl	800ae12 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	4618      	mov	r0, r3
 800a66e:	f7f7 ff75 	bl	800255c <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800a672:	4805      	ldr	r0, [pc, #20]	; (800a688 <HW_IPCC_TRACES_EvtNot+0x30>)
 800a674:	f000 fb3e 	bl	800acf4 <LST_is_empty>
 800a678:	4603      	mov	r3, r0
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d0f0      	beq.n	800a660 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800a67e:	bf00      	nop
}
 800a680:	3708      	adds	r7, #8
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}
 800a686:	bf00      	nop
 800a688:	200300d0 	.word	0x200300d0

0800a68c <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800a68c:	b480      	push	{r7}
 800a68e:	b085      	sub	sp, #20
 800a690:	af00      	add	r7, sp, #0
 800a692:	4603      	mov	r3, r0
 800a694:	6039      	str	r1, [r7, #0]
 800a696:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800a698:	79fb      	ldrb	r3, [r7, #7]
 800a69a:	2b06      	cmp	r3, #6
 800a69c:	d845      	bhi.n	800a72a <OutputDbgTrace+0x9e>
 800a69e:	a201      	add	r2, pc, #4	; (adr r2, 800a6a4 <OutputDbgTrace+0x18>)
 800a6a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6a4:	0800a6c1 	.word	0x0800a6c1
 800a6a8:	0800a6e5 	.word	0x0800a6e5
 800a6ac:	0800a6eb 	.word	0x0800a6eb
 800a6b0:	0800a6ff 	.word	0x0800a6ff
 800a6b4:	0800a70b 	.word	0x0800a70b
 800a6b8:	0800a711 	.word	0x0800a711
 800a6bc:	0800a71f 	.word	0x0800a71f
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	7a5b      	ldrb	r3, [r3, #9]
 800a6c8:	2bff      	cmp	r3, #255	; 0xff
 800a6ca:	d005      	beq.n	800a6d8 <OutputDbgTrace+0x4c>
 800a6cc:	2bff      	cmp	r3, #255	; 0xff
 800a6ce:	dc05      	bgt.n	800a6dc <OutputDbgTrace+0x50>
 800a6d0:	2b0e      	cmp	r3, #14
 800a6d2:	d005      	beq.n	800a6e0 <OutputDbgTrace+0x54>
 800a6d4:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800a6d6:	e001      	b.n	800a6dc <OutputDbgTrace+0x50>
          break;
 800a6d8:	bf00      	nop
 800a6da:	e027      	b.n	800a72c <OutputDbgTrace+0xa0>
          break;
 800a6dc:	bf00      	nop
 800a6de:	e025      	b.n	800a72c <OutputDbgTrace+0xa0>
          break;
 800a6e0:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800a6e2:	e023      	b.n	800a72c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800a6e8:	e020      	b.n	800a72c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	7a5b      	ldrb	r3, [r3, #9]
 800a6f2:	2b0e      	cmp	r3, #14
 800a6f4:	d001      	beq.n	800a6fa <OutputDbgTrace+0x6e>
 800a6f6:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800a6f8:	e000      	b.n	800a6fc <OutputDbgTrace+0x70>
          break;
 800a6fa:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a6fc:	e016      	b.n	800a72c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	7a5b      	ldrb	r3, [r3, #9]
 800a706:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a708:	e010      	b.n	800a72c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800a70e:	e00d      	b.n	800a72c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	7a5b      	ldrb	r3, [r3, #9]
 800a718:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800a71a:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a71c:	e006      	b.n	800a72c <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	7a5b      	ldrb	r3, [r3, #9]
 800a726:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800a728:	e000      	b.n	800a72c <OutputDbgTrace+0xa0>

    default:
      break;
 800a72a:	bf00      	nop
  }

  return;
 800a72c:	bf00      	nop
}
 800a72e:	3714      	adds	r7, #20
 800a730:	46bd      	mov	sp, r7
 800a732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a736:	4770      	bx	lr

0800a738 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800a738:	b480      	push	{r7}
 800a73a:	b085      	sub	sp, #20
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	4603      	mov	r3, r0
 800a740:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800a742:	4b0f      	ldr	r3, [pc, #60]	; (800a780 <OTP_Read+0x48>)
 800a744:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800a746:	e002      	b.n	800a74e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	3b08      	subs	r3, #8
 800a74c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	3307      	adds	r3, #7
 800a752:	781b      	ldrb	r3, [r3, #0]
 800a754:	79fa      	ldrb	r2, [r7, #7]
 800a756:	429a      	cmp	r2, r3
 800a758:	d003      	beq.n	800a762 <OTP_Read+0x2a>
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	4a09      	ldr	r2, [pc, #36]	; (800a784 <OTP_Read+0x4c>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d1f2      	bne.n	800a748 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	3307      	adds	r3, #7
 800a766:	781b      	ldrb	r3, [r3, #0]
 800a768:	79fa      	ldrb	r2, [r7, #7]
 800a76a:	429a      	cmp	r2, r3
 800a76c:	d001      	beq.n	800a772 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800a76e:	2300      	movs	r3, #0
 800a770:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800a772:	68fb      	ldr	r3, [r7, #12]
}
 800a774:	4618      	mov	r0, r3
 800a776:	3714      	adds	r7, #20
 800a778:	46bd      	mov	sp, r7
 800a77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77e:	4770      	bx	lr
 800a780:	1fff73f8 	.word	0x1fff73f8
 800a784:	1fff7000 	.word	0x1fff7000

0800a788 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800a788:	b480      	push	{r7}
 800a78a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800a78c:	4b05      	ldr	r3, [pc, #20]	; (800a7a4 <UTIL_LPM_Init+0x1c>)
 800a78e:	2200      	movs	r2, #0
 800a790:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800a792:	4b05      	ldr	r3, [pc, #20]	; (800a7a8 <UTIL_LPM_Init+0x20>)
 800a794:	2200      	movs	r2, #0
 800a796:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800a798:	bf00      	nop
 800a79a:	46bd      	mov	sp, r7
 800a79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a0:	4770      	bx	lr
 800a7a2:	bf00      	nop
 800a7a4:	200006fc 	.word	0x200006fc
 800a7a8:	20000700 	.word	0x20000700

0800a7ac <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b087      	sub	sp, #28
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	460b      	mov	r3, r1
 800a7b6:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7b8:	f3ef 8310 	mrs	r3, PRIMASK
 800a7bc:	613b      	str	r3, [r7, #16]
  return(result);
 800a7be:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800a7c0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a7c2:	b672      	cpsid	i
}
 800a7c4:	bf00      	nop

  switch( state )
 800a7c6:	78fb      	ldrb	r3, [r7, #3]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d008      	beq.n	800a7de <UTIL_LPM_SetStopMode+0x32>
 800a7cc:	2b01      	cmp	r3, #1
 800a7ce:	d10e      	bne.n	800a7ee <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800a7d0:	4b0d      	ldr	r3, [pc, #52]	; (800a808 <UTIL_LPM_SetStopMode+0x5c>)
 800a7d2:	681a      	ldr	r2, [r3, #0]
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	4313      	orrs	r3, r2
 800a7d8:	4a0b      	ldr	r2, [pc, #44]	; (800a808 <UTIL_LPM_SetStopMode+0x5c>)
 800a7da:	6013      	str	r3, [r2, #0]
      break;
 800a7dc:	e008      	b.n	800a7f0 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	43da      	mvns	r2, r3
 800a7e2:	4b09      	ldr	r3, [pc, #36]	; (800a808 <UTIL_LPM_SetStopMode+0x5c>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4013      	ands	r3, r2
 800a7e8:	4a07      	ldr	r2, [pc, #28]	; (800a808 <UTIL_LPM_SetStopMode+0x5c>)
 800a7ea:	6013      	str	r3, [r2, #0]
      break;
 800a7ec:	e000      	b.n	800a7f0 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 800a7ee:	bf00      	nop
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f383 8810 	msr	PRIMASK, r3
}
 800a7fa:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800a7fc:	bf00      	nop
 800a7fe:	371c      	adds	r7, #28
 800a800:	46bd      	mov	sp, r7
 800a802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a806:	4770      	bx	lr
 800a808:	200006fc 	.word	0x200006fc

0800a80c <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800a80c:	b480      	push	{r7}
 800a80e:	b087      	sub	sp, #28
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	460b      	mov	r3, r1
 800a816:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a818:	f3ef 8310 	mrs	r3, PRIMASK
 800a81c:	613b      	str	r3, [r7, #16]
  return(result);
 800a81e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800a820:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a822:	b672      	cpsid	i
}
 800a824:	bf00      	nop
  
  switch(state)
 800a826:	78fb      	ldrb	r3, [r7, #3]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d008      	beq.n	800a83e <UTIL_LPM_SetOffMode+0x32>
 800a82c:	2b01      	cmp	r3, #1
 800a82e:	d10e      	bne.n	800a84e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800a830:	4b0d      	ldr	r3, [pc, #52]	; (800a868 <UTIL_LPM_SetOffMode+0x5c>)
 800a832:	681a      	ldr	r2, [r3, #0]
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	4313      	orrs	r3, r2
 800a838:	4a0b      	ldr	r2, [pc, #44]	; (800a868 <UTIL_LPM_SetOffMode+0x5c>)
 800a83a:	6013      	str	r3, [r2, #0]
      break;
 800a83c:	e008      	b.n	800a850 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	43da      	mvns	r2, r3
 800a842:	4b09      	ldr	r3, [pc, #36]	; (800a868 <UTIL_LPM_SetOffMode+0x5c>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	4013      	ands	r3, r2
 800a848:	4a07      	ldr	r2, [pc, #28]	; (800a868 <UTIL_LPM_SetOffMode+0x5c>)
 800a84a:	6013      	str	r3, [r2, #0]
      break;
 800a84c:	e000      	b.n	800a850 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800a84e:	bf00      	nop
 800a850:	697b      	ldr	r3, [r7, #20]
 800a852:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	f383 8810 	msr	PRIMASK, r3
}
 800a85a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800a85c:	bf00      	nop
 800a85e:	371c      	adds	r7, #28
 800a860:	46bd      	mov	sp, r7
 800a862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a866:	4770      	bx	lr
 800a868:	20000700 	.word	0x20000700

0800a86c <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b084      	sub	sp, #16
 800a870:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a872:	f3ef 8310 	mrs	r3, PRIMASK
 800a876:	60bb      	str	r3, [r7, #8]
  return(result);
 800a878:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 800a87a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800a87c:	b672      	cpsid	i
}
 800a87e:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 800a880:	4b12      	ldr	r3, [pc, #72]	; (800a8cc <UTIL_LPM_EnterLowPower+0x60>)
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d006      	beq.n	800a896 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 800a888:	4b11      	ldr	r3, [pc, #68]	; (800a8d0 <UTIL_LPM_EnterLowPower+0x64>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 800a88e:	4b10      	ldr	r3, [pc, #64]	; (800a8d0 <UTIL_LPM_EnterLowPower+0x64>)
 800a890:	685b      	ldr	r3, [r3, #4]
 800a892:	4798      	blx	r3
 800a894:	e010      	b.n	800a8b8 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 800a896:	4b0f      	ldr	r3, [pc, #60]	; (800a8d4 <UTIL_LPM_EnterLowPower+0x68>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d006      	beq.n	800a8ac <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 800a89e:	4b0c      	ldr	r3, [pc, #48]	; (800a8d0 <UTIL_LPM_EnterLowPower+0x64>)
 800a8a0:	689b      	ldr	r3, [r3, #8]
 800a8a2:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 800a8a4:	4b0a      	ldr	r3, [pc, #40]	; (800a8d0 <UTIL_LPM_EnterLowPower+0x64>)
 800a8a6:	68db      	ldr	r3, [r3, #12]
 800a8a8:	4798      	blx	r3
 800a8aa:	e005      	b.n	800a8b8 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 800a8ac:	4b08      	ldr	r3, [pc, #32]	; (800a8d0 <UTIL_LPM_EnterLowPower+0x64>)
 800a8ae:	691b      	ldr	r3, [r3, #16]
 800a8b0:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 800a8b2:	4b07      	ldr	r3, [pc, #28]	; (800a8d0 <UTIL_LPM_EnterLowPower+0x64>)
 800a8b4:	695b      	ldr	r3, [r3, #20]
 800a8b6:	4798      	blx	r3
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f383 8810 	msr	PRIMASK, r3
}
 800a8c2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 800a8c4:	bf00      	nop
 800a8c6:	3710      	adds	r7, #16
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bd80      	pop	{r7, pc}
 800a8cc:	200006fc 	.word	0x200006fc
 800a8d0:	0800c9b8 	.word	0x0800c9b8
 800a8d4:	20000700 	.word	0x20000700

0800a8d8 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b090      	sub	sp, #64	; 0x40
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800a8e0:	4b73      	ldr	r3, [pc, #460]	; (800aab0 <UTIL_SEQ_Run+0x1d8>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 800a8e6:	4b72      	ldr	r3, [pc, #456]	; (800aab0 <UTIL_SEQ_Run+0x1d8>)
 800a8e8:	681a      	ldr	r2, [r3, #0]
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	4013      	ands	r3, r2
 800a8ee:	4a70      	ldr	r2, [pc, #448]	; (800aab0 <UTIL_SEQ_Run+0x1d8>)
 800a8f0:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800a8f2:	4b70      	ldr	r3, [pc, #448]	; (800aab4 <UTIL_SEQ_Run+0x1dc>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800a8f8:	4b6f      	ldr	r3, [pc, #444]	; (800aab8 <UTIL_SEQ_Run+0x1e0>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800a8fe:	4b6f      	ldr	r3, [pc, #444]	; (800aabc <UTIL_SEQ_Run+0x1e4>)
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	633b      	str	r3, [r7, #48]	; 0x30
  local_evtwaited =  EvtWaited;
 800a904:	4b6e      	ldr	r3, [pc, #440]	; (800aac0 <UTIL_SEQ_Run+0x1e8>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800a90a:	e08d      	b.n	800aa28 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800a90c:	2300      	movs	r3, #0
 800a90e:	63fb      	str	r3, [r7, #60]	; 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800a910:	e002      	b.n	800a918 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800a912:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a914:	3301      	adds	r3, #1
 800a916:	63fb      	str	r3, [r7, #60]	; 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800a918:	4a6a      	ldr	r2, [pc, #424]	; (800aac4 <UTIL_SEQ_Run+0x1ec>)
 800a91a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a91c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800a920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a922:	401a      	ands	r2, r3
 800a924:	4b62      	ldr	r3, [pc, #392]	; (800aab0 <UTIL_SEQ_Run+0x1d8>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4013      	ands	r3, r2
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d0f1      	beq.n	800a912 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800a92e:	4a65      	ldr	r2, [pc, #404]	; (800aac4 <UTIL_SEQ_Run+0x1ec>)
 800a930:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a932:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800a936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a938:	401a      	ands	r2, r3
 800a93a:	4b5d      	ldr	r3, [pc, #372]	; (800aab0 <UTIL_SEQ_Run+0x1d8>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	4013      	ands	r3, r2
 800a940:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800a942:	4a60      	ldr	r2, [pc, #384]	; (800aac4 <UTIL_SEQ_Run+0x1ec>)
 800a944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a946:	00db      	lsls	r3, r3, #3
 800a948:	4413      	add	r3, r2
 800a94a:	685a      	ldr	r2, [r3, #4]
 800a94c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a94e:	4013      	ands	r3, r2
 800a950:	2b00      	cmp	r3, #0
 800a952:	d106      	bne.n	800a962 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800a954:	4a5b      	ldr	r2, [pc, #364]	; (800aac4 <UTIL_SEQ_Run+0x1ec>)
 800a956:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a958:	00db      	lsls	r3, r3, #3
 800a95a:	4413      	add	r3, r2
 800a95c:	f04f 32ff 	mov.w	r2, #4294967295
 800a960:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800a962:	4a58      	ldr	r2, [pc, #352]	; (800aac4 <UTIL_SEQ_Run+0x1ec>)
 800a964:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a966:	00db      	lsls	r3, r3, #3
 800a968:	4413      	add	r3, r2
 800a96a:	685a      	ldr	r2, [r3, #4]
 800a96c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a96e:	4013      	ands	r3, r2
 800a970:	4618      	mov	r0, r3
 800a972:	f000 f973 	bl	800ac5c <SEQ_BitPosition>
 800a976:	4603      	mov	r3, r0
 800a978:	461a      	mov	r2, r3
 800a97a:	4b53      	ldr	r3, [pc, #332]	; (800aac8 <UTIL_SEQ_Run+0x1f0>)
 800a97c:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800a97e:	4a51      	ldr	r2, [pc, #324]	; (800aac4 <UTIL_SEQ_Run+0x1ec>)
 800a980:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a982:	00db      	lsls	r3, r3, #3
 800a984:	4413      	add	r3, r2
 800a986:	685a      	ldr	r2, [r3, #4]
 800a988:	4b4f      	ldr	r3, [pc, #316]	; (800aac8 <UTIL_SEQ_Run+0x1f0>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	2101      	movs	r1, #1
 800a98e:	fa01 f303 	lsl.w	r3, r1, r3
 800a992:	43db      	mvns	r3, r3
 800a994:	401a      	ands	r2, r3
 800a996:	494b      	ldr	r1, [pc, #300]	; (800aac4 <UTIL_SEQ_Run+0x1ec>)
 800a998:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a99a:	00db      	lsls	r3, r3, #3
 800a99c:	440b      	add	r3, r1
 800a99e:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9a0:	f3ef 8310 	mrs	r3, PRIMASK
 800a9a4:	61bb      	str	r3, [r7, #24]
  return(result);
 800a9a6:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800a9a8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800a9aa:	b672      	cpsid	i
}
 800a9ac:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800a9ae:	4b46      	ldr	r3, [pc, #280]	; (800aac8 <UTIL_SEQ_Run+0x1f0>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	2201      	movs	r2, #1
 800a9b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a9b8:	43da      	mvns	r2, r3
 800a9ba:	4b3e      	ldr	r3, [pc, #248]	; (800aab4 <UTIL_SEQ_Run+0x1dc>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	4013      	ands	r3, r2
 800a9c0:	4a3c      	ldr	r2, [pc, #240]	; (800aab4 <UTIL_SEQ_Run+0x1dc>)
 800a9c2:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800a9c4:	2302      	movs	r3, #2
 800a9c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9c8:	e013      	b.n	800a9f2 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800a9ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9cc:	3b01      	subs	r3, #1
 800a9ce:	4a3d      	ldr	r2, [pc, #244]	; (800aac4 <UTIL_SEQ_Run+0x1ec>)
 800a9d0:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800a9d4:	4b3c      	ldr	r3, [pc, #240]	; (800aac8 <UTIL_SEQ_Run+0x1f0>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	2201      	movs	r2, #1
 800a9da:	fa02 f303 	lsl.w	r3, r2, r3
 800a9de:	43da      	mvns	r2, r3
 800a9e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9e2:	3b01      	subs	r3, #1
 800a9e4:	400a      	ands	r2, r1
 800a9e6:	4937      	ldr	r1, [pc, #220]	; (800aac4 <UTIL_SEQ_Run+0x1ec>)
 800a9e8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800a9ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9ee:	3b01      	subs	r3, #1
 800a9f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d1e8      	bne.n	800a9ca <UTIL_SEQ_Run+0xf2>
 800a9f8:	6a3b      	ldr	r3, [r7, #32]
 800a9fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	f383 8810 	msr	PRIMASK, r3
}
 800aa02:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800aa04:	4b30      	ldr	r3, [pc, #192]	; (800aac8 <UTIL_SEQ_Run+0x1f0>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	4a30      	ldr	r2, [pc, #192]	; (800aacc <UTIL_SEQ_Run+0x1f4>)
 800aa0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa0e:	4798      	blx	r3

    local_taskset = TaskSet;
 800aa10:	4b28      	ldr	r3, [pc, #160]	; (800aab4 <UTIL_SEQ_Run+0x1dc>)
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	63bb      	str	r3, [r7, #56]	; 0x38
    local_evtset = EvtSet;
 800aa16:	4b28      	ldr	r3, [pc, #160]	; (800aab8 <UTIL_SEQ_Run+0x1e0>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	637b      	str	r3, [r7, #52]	; 0x34
    local_taskmask = TaskMask;
 800aa1c:	4b27      	ldr	r3, [pc, #156]	; (800aabc <UTIL_SEQ_Run+0x1e4>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	633b      	str	r3, [r7, #48]	; 0x30
    local_evtwaited = EvtWaited;
 800aa22:	4b27      	ldr	r3, [pc, #156]	; (800aac0 <UTIL_SEQ_Run+0x1e8>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800aa28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa2c:	401a      	ands	r2, r3
 800aa2e:	4b20      	ldr	r3, [pc, #128]	; (800aab0 <UTIL_SEQ_Run+0x1d8>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	4013      	ands	r3, r2
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d005      	beq.n	800aa44 <UTIL_SEQ_Run+0x16c>
 800aa38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa3c:	4013      	ands	r3, r2
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	f43f af64 	beq.w	800a90c <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800aa44:	4b20      	ldr	r3, [pc, #128]	; (800aac8 <UTIL_SEQ_Run+0x1f0>)
 800aa46:	f04f 32ff 	mov.w	r2, #4294967295
 800aa4a:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800aa4c:	f000 f8f8 	bl	800ac40 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aa50:	f3ef 8310 	mrs	r3, PRIMASK
 800aa54:	613b      	str	r3, [r7, #16]
  return(result);
 800aa56:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800aa58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800aa5a:	b672      	cpsid	i
}
 800aa5c:	bf00      	nop
  local_taskset = TaskSet;
 800aa5e:	4b15      	ldr	r3, [pc, #84]	; (800aab4 <UTIL_SEQ_Run+0x1dc>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800aa64:	4b14      	ldr	r3, [pc, #80]	; (800aab8 <UTIL_SEQ_Run+0x1e0>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800aa6a:	4b14      	ldr	r3, [pc, #80]	; (800aabc <UTIL_SEQ_Run+0x1e4>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	633b      	str	r3, [r7, #48]	; 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800aa70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa74:	401a      	ands	r2, r3
 800aa76:	4b0e      	ldr	r3, [pc, #56]	; (800aab0 <UTIL_SEQ_Run+0x1d8>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	4013      	ands	r3, r2
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d107      	bne.n	800aa90 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800aa80:	4b0f      	ldr	r3, [pc, #60]	; (800aac0 <UTIL_SEQ_Run+0x1e8>)
 800aa82:	681a      	ldr	r2, [r3, #0]
 800aa84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa86:	4013      	ands	r3, r2
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d101      	bne.n	800aa90 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800aa8c:	f7f7 fd13 	bl	80024b6 <UTIL_SEQ_Idle>
 800aa90:	69fb      	ldr	r3, [r7, #28]
 800aa92:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f383 8810 	msr	PRIMASK, r3
}
 800aa9a:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800aa9c:	f000 f8d7 	bl	800ac4e <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800aaa0:	4a03      	ldr	r2, [pc, #12]	; (800aab0 <UTIL_SEQ_Run+0x1d8>)
 800aaa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaa4:	6013      	str	r3, [r2, #0]

  return;
 800aaa6:	bf00      	nop
}
 800aaa8:	3740      	adds	r7, #64	; 0x40
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	bd80      	pop	{r7, pc}
 800aaae:	bf00      	nop
 800aab0:	2000003c 	.word	0x2000003c
 800aab4:	20000704 	.word	0x20000704
 800aab8:	20000708 	.word	0x20000708
 800aabc:	20000038 	.word	0x20000038
 800aac0:	2000070c 	.word	0x2000070c
 800aac4:	20000794 	.word	0x20000794
 800aac8:	20000710 	.word	0x20000710
 800aacc:	20000714 	.word	0x20000714

0800aad0 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b088      	sub	sp, #32
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	60f8      	str	r0, [r7, #12]
 800aad8:	60b9      	str	r1, [r7, #8]
 800aada:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aadc:	f3ef 8310 	mrs	r3, PRIMASK
 800aae0:	617b      	str	r3, [r7, #20]
  return(result);
 800aae2:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800aae4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800aae6:	b672      	cpsid	i
}
 800aae8:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800aaea:	68f8      	ldr	r0, [r7, #12]
 800aaec:	f000 f8b6 	bl	800ac5c <SEQ_BitPosition>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	4619      	mov	r1, r3
 800aaf4:	4a06      	ldr	r2, [pc, #24]	; (800ab10 <UTIL_SEQ_RegTask+0x40>)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800aafc:	69fb      	ldr	r3, [r7, #28]
 800aafe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab00:	69bb      	ldr	r3, [r7, #24]
 800ab02:	f383 8810 	msr	PRIMASK, r3
}
 800ab06:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800ab08:	bf00      	nop
}
 800ab0a:	3720      	adds	r7, #32
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	bd80      	pop	{r7, pc}
 800ab10:	20000714 	.word	0x20000714

0800ab14 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800ab14:	b480      	push	{r7}
 800ab16:	b087      	sub	sp, #28
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab1e:	f3ef 8310 	mrs	r3, PRIMASK
 800ab22:	60fb      	str	r3, [r7, #12]
  return(result);
 800ab24:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800ab26:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ab28:	b672      	cpsid	i
}
 800ab2a:	bf00      	nop

  TaskSet |= TaskId_bm;
 800ab2c:	4b0d      	ldr	r3, [pc, #52]	; (800ab64 <UTIL_SEQ_SetTask+0x50>)
 800ab2e:	681a      	ldr	r2, [r3, #0]
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	4313      	orrs	r3, r2
 800ab34:	4a0b      	ldr	r2, [pc, #44]	; (800ab64 <UTIL_SEQ_SetTask+0x50>)
 800ab36:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800ab38:	4a0b      	ldr	r2, [pc, #44]	; (800ab68 <UTIL_SEQ_SetTask+0x54>)
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	431a      	orrs	r2, r3
 800ab44:	4908      	ldr	r1, [pc, #32]	; (800ab68 <UTIL_SEQ_SetTask+0x54>)
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	f383 8810 	msr	PRIMASK, r3
}
 800ab56:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800ab58:	bf00      	nop
}
 800ab5a:	371c      	adds	r7, #28
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr
 800ab64:	20000704 	.word	0x20000704
 800ab68:	20000794 	.word	0x20000794

0800ab6c <UTIL_SEQ_SetEvt>:

  return;
}

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b087      	sub	sp, #28
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab74:	f3ef 8310 	mrs	r3, PRIMASK
 800ab78:	60fb      	str	r3, [r7, #12]
  return(result);
 800ab7a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800ab7c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ab7e:	b672      	cpsid	i
}
 800ab80:	bf00      	nop

  EvtSet |= EvtId_bm;
 800ab82:	4b09      	ldr	r3, [pc, #36]	; (800aba8 <UTIL_SEQ_SetEvt+0x3c>)
 800ab84:	681a      	ldr	r2, [r3, #0]
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	4313      	orrs	r3, r2
 800ab8a:	4a07      	ldr	r2, [pc, #28]	; (800aba8 <UTIL_SEQ_SetEvt+0x3c>)
 800ab8c:	6013      	str	r3, [r2, #0]
 800ab8e:	697b      	ldr	r3, [r7, #20]
 800ab90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab92:	693b      	ldr	r3, [r7, #16]
 800ab94:	f383 8810 	msr	PRIMASK, r3
}
 800ab98:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800ab9a:	bf00      	nop
}
 800ab9c:	371c      	adds	r7, #28
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba4:	4770      	bx	lr
 800aba6:	bf00      	nop
 800aba8:	20000708 	.word	0x20000708

0800abac <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b088      	sub	sp, #32
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800abb4:	4b1f      	ldr	r3, [pc, #124]	; (800ac34 <UTIL_SEQ_WaitEvt+0x88>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800abba:	4b1e      	ldr	r3, [pc, #120]	; (800ac34 <UTIL_SEQ_WaitEvt+0x88>)
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abc2:	d102      	bne.n	800abca <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800abc4:	2300      	movs	r3, #0
 800abc6:	61fb      	str	r3, [r7, #28]
 800abc8:	e005      	b.n	800abd6 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800abca:	4b1a      	ldr	r3, [pc, #104]	; (800ac34 <UTIL_SEQ_WaitEvt+0x88>)
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	2201      	movs	r2, #1
 800abd0:	fa02 f303 	lsl.w	r3, r2, r3
 800abd4:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800abd6:	4b18      	ldr	r3, [pc, #96]	; (800ac38 <UTIL_SEQ_WaitEvt+0x8c>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800abdc:	4a16      	ldr	r2, [pc, #88]	; (800ac38 <UTIL_SEQ_WaitEvt+0x8c>)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800abe2:	e003      	b.n	800abec <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800abe4:	6879      	ldr	r1, [r7, #4]
 800abe6:	69f8      	ldr	r0, [r7, #28]
 800abe8:	f7f7 fc6c 	bl	80024c4 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800abec:	4b13      	ldr	r3, [pc, #76]	; (800ac3c <UTIL_SEQ_WaitEvt+0x90>)
 800abee:	681a      	ldr	r2, [r3, #0]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	4013      	ands	r3, r2
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d0f5      	beq.n	800abe4 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800abf8:	4a0e      	ldr	r2, [pc, #56]	; (800ac34 <UTIL_SEQ_WaitEvt+0x88>)
 800abfa:	69bb      	ldr	r3, [r7, #24]
 800abfc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800abfe:	f3ef 8310 	mrs	r3, PRIMASK
 800ac02:	60bb      	str	r3, [r7, #8]
  return(result);
 800ac04:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800ac06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800ac08:	b672      	cpsid	i
}
 800ac0a:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	43da      	mvns	r2, r3
 800ac10:	4b0a      	ldr	r3, [pc, #40]	; (800ac3c <UTIL_SEQ_WaitEvt+0x90>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	4013      	ands	r3, r2
 800ac16:	4a09      	ldr	r2, [pc, #36]	; (800ac3c <UTIL_SEQ_WaitEvt+0x90>)
 800ac18:	6013      	str	r3, [r2, #0]
 800ac1a:	693b      	ldr	r3, [r7, #16]
 800ac1c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	f383 8810 	msr	PRIMASK, r3
}
 800ac24:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800ac26:	4a04      	ldr	r2, [pc, #16]	; (800ac38 <UTIL_SEQ_WaitEvt+0x8c>)
 800ac28:	697b      	ldr	r3, [r7, #20]
 800ac2a:	6013      	str	r3, [r2, #0]
  return;
 800ac2c:	bf00      	nop
}
 800ac2e:	3720      	adds	r7, #32
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}
 800ac34:	20000710 	.word	0x20000710
 800ac38:	2000070c 	.word	0x2000070c
 800ac3c:	20000708 	.word	0x20000708

0800ac40 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800ac40:	b480      	push	{r7}
 800ac42:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800ac44:	bf00      	nop
}
 800ac46:	46bd      	mov	sp, r7
 800ac48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4c:	4770      	bx	lr

0800ac4e <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800ac4e:	b480      	push	{r7}
 800ac50:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800ac52:	bf00      	nop
}
 800ac54:	46bd      	mov	sp, r7
 800ac56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5a:	4770      	bx	lr

0800ac5c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b085      	sub	sp, #20
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800ac64:	2300      	movs	r3, #0
 800ac66:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	0c1b      	lsrs	r3, r3, #16
 800ac70:	041b      	lsls	r3, r3, #16
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d104      	bne.n	800ac80 <SEQ_BitPosition+0x24>
 800ac76:	2310      	movs	r3, #16
 800ac78:	73fb      	strb	r3, [r7, #15]
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	041b      	lsls	r3, r3, #16
 800ac7e:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d105      	bne.n	800ac96 <SEQ_BitPosition+0x3a>
 800ac8a:	7bfb      	ldrb	r3, [r7, #15]
 800ac8c:	3308      	adds	r3, #8
 800ac8e:	73fb      	strb	r3, [r7, #15]
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	021b      	lsls	r3, r3, #8
 800ac94:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d105      	bne.n	800acac <SEQ_BitPosition+0x50>
 800aca0:	7bfb      	ldrb	r3, [r7, #15]
 800aca2:	3304      	adds	r3, #4
 800aca4:	73fb      	strb	r3, [r7, #15]
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	011b      	lsls	r3, r3, #4
 800acaa:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	0f1b      	lsrs	r3, r3, #28
 800acb0:	4a07      	ldr	r2, [pc, #28]	; (800acd0 <SEQ_BitPosition+0x74>)
 800acb2:	5cd2      	ldrb	r2, [r2, r3]
 800acb4:	7bfb      	ldrb	r3, [r7, #15]
 800acb6:	4413      	add	r3, r2
 800acb8:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800acba:	7bfb      	ldrb	r3, [r7, #15]
 800acbc:	f1c3 031f 	rsb	r3, r3, #31
 800acc0:	b2db      	uxtb	r3, r3
}
 800acc2:	4618      	mov	r0, r3
 800acc4:	3714      	adds	r7, #20
 800acc6:	46bd      	mov	sp, r7
 800acc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800accc:	4770      	bx	lr
 800acce:	bf00      	nop
 800acd0:	0800ca50 	.word	0x0800ca50

0800acd4 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800acd4:	b480      	push	{r7}
 800acd6:	b083      	sub	sp, #12
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	687a      	ldr	r2, [r7, #4]
 800ace0:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	605a      	str	r2, [r3, #4]
}
 800ace8:	bf00      	nop
 800acea:	370c      	adds	r7, #12
 800acec:	46bd      	mov	sp, r7
 800acee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf2:	4770      	bx	lr

0800acf4 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800acf4:	b480      	push	{r7}
 800acf6:	b087      	sub	sp, #28
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800acfc:	f3ef 8310 	mrs	r3, PRIMASK
 800ad00:	60fb      	str	r3, [r7, #12]
  return(result);
 800ad02:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ad04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800ad06:	b672      	cpsid	i
}
 800ad08:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	687a      	ldr	r2, [r7, #4]
 800ad10:	429a      	cmp	r2, r3
 800ad12:	d102      	bne.n	800ad1a <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800ad14:	2301      	movs	r3, #1
 800ad16:	75fb      	strb	r3, [r7, #23]
 800ad18:	e001      	b.n	800ad1e <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	75fb      	strb	r3, [r7, #23]
 800ad1e:	693b      	ldr	r3, [r7, #16]
 800ad20:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad22:	68bb      	ldr	r3, [r7, #8]
 800ad24:	f383 8810 	msr	PRIMASK, r3
}
 800ad28:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800ad2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	371c      	adds	r7, #28
 800ad30:	46bd      	mov	sp, r7
 800ad32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad36:	4770      	bx	lr

0800ad38 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b087      	sub	sp, #28
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
 800ad40:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ad42:	f3ef 8310 	mrs	r3, PRIMASK
 800ad46:	60fb      	str	r3, [r7, #12]
  return(result);
 800ad48:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ad4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ad4c:	b672      	cpsid	i
}
 800ad4e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681a      	ldr	r2, [r3, #0]
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	687a      	ldr	r2, [r7, #4]
 800ad5c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	683a      	ldr	r2, [r7, #0]
 800ad62:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	683a      	ldr	r2, [r7, #0]
 800ad6a:	605a      	str	r2, [r3, #4]
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	f383 8810 	msr	PRIMASK, r3
}
 800ad76:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ad78:	bf00      	nop
 800ad7a:	371c      	adds	r7, #28
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr

0800ad84 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800ad84:	b480      	push	{r7}
 800ad86:	b087      	sub	sp, #28
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
 800ad8c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ad8e:	f3ef 8310 	mrs	r3, PRIMASK
 800ad92:	60fb      	str	r3, [r7, #12]
  return(result);
 800ad94:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ad96:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ad98:	b672      	cpsid	i
}
 800ad9a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	687a      	ldr	r2, [r7, #4]
 800ada0:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	685a      	ldr	r2, [r3, #4]
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	683a      	ldr	r2, [r7, #0]
 800adae:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	685b      	ldr	r3, [r3, #4]
 800adb4:	683a      	ldr	r2, [r7, #0]
 800adb6:	601a      	str	r2, [r3, #0]
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	f383 8810 	msr	PRIMASK, r3
}
 800adc2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800adc4:	bf00      	nop
 800adc6:	371c      	adds	r7, #28
 800adc8:	46bd      	mov	sp, r7
 800adca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adce:	4770      	bx	lr

0800add0 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800add0:	b480      	push	{r7}
 800add2:	b087      	sub	sp, #28
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800add8:	f3ef 8310 	mrs	r3, PRIMASK
 800addc:	60fb      	str	r3, [r7, #12]
  return(result);
 800adde:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ade0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ade2:	b672      	cpsid	i
}
 800ade4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	685b      	ldr	r3, [r3, #4]
 800adea:	687a      	ldr	r2, [r7, #4]
 800adec:	6812      	ldr	r2, [r2, #0]
 800adee:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	687a      	ldr	r2, [r7, #4]
 800adf6:	6852      	ldr	r2, [r2, #4]
 800adf8:	605a      	str	r2, [r3, #4]
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	f383 8810 	msr	PRIMASK, r3
}
 800ae04:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ae06:	bf00      	nop
 800ae08:	371c      	adds	r7, #28
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr

0800ae12 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800ae12:	b580      	push	{r7, lr}
 800ae14:	b086      	sub	sp, #24
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	6078      	str	r0, [r7, #4]
 800ae1a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae1c:	f3ef 8310 	mrs	r3, PRIMASK
 800ae20:	60fb      	str	r3, [r7, #12]
  return(result);
 800ae22:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ae24:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ae26:	b672      	cpsid	i
}
 800ae28:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681a      	ldr	r2, [r3, #0]
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	4618      	mov	r0, r3
 800ae38:	f7ff ffca 	bl	800add0 <LST_remove_node>
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae40:	693b      	ldr	r3, [r7, #16]
 800ae42:	f383 8810 	msr	PRIMASK, r3
}
 800ae46:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ae48:	bf00      	nop
 800ae4a:	3718      	adds	r7, #24
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}

0800ae50 <__assert_func>:
 800ae50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae52:	4614      	mov	r4, r2
 800ae54:	461a      	mov	r2, r3
 800ae56:	4b09      	ldr	r3, [pc, #36]	; (800ae7c <__assert_func+0x2c>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	4605      	mov	r5, r0
 800ae5c:	68d8      	ldr	r0, [r3, #12]
 800ae5e:	b14c      	cbz	r4, 800ae74 <__assert_func+0x24>
 800ae60:	4b07      	ldr	r3, [pc, #28]	; (800ae80 <__assert_func+0x30>)
 800ae62:	9100      	str	r1, [sp, #0]
 800ae64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ae68:	4906      	ldr	r1, [pc, #24]	; (800ae84 <__assert_func+0x34>)
 800ae6a:	462b      	mov	r3, r5
 800ae6c:	f000 f814 	bl	800ae98 <fiprintf>
 800ae70:	f000 fd40 	bl	800b8f4 <abort>
 800ae74:	4b04      	ldr	r3, [pc, #16]	; (800ae88 <__assert_func+0x38>)
 800ae76:	461c      	mov	r4, r3
 800ae78:	e7f3      	b.n	800ae62 <__assert_func+0x12>
 800ae7a:	bf00      	nop
 800ae7c:	20000040 	.word	0x20000040
 800ae80:	0800ca60 	.word	0x0800ca60
 800ae84:	0800ca6d 	.word	0x0800ca6d
 800ae88:	0800ca9b 	.word	0x0800ca9b

0800ae8c <__errno>:
 800ae8c:	4b01      	ldr	r3, [pc, #4]	; (800ae94 <__errno+0x8>)
 800ae8e:	6818      	ldr	r0, [r3, #0]
 800ae90:	4770      	bx	lr
 800ae92:	bf00      	nop
 800ae94:	20000040 	.word	0x20000040

0800ae98 <fiprintf>:
 800ae98:	b40e      	push	{r1, r2, r3}
 800ae9a:	b503      	push	{r0, r1, lr}
 800ae9c:	4601      	mov	r1, r0
 800ae9e:	ab03      	add	r3, sp, #12
 800aea0:	4805      	ldr	r0, [pc, #20]	; (800aeb8 <fiprintf+0x20>)
 800aea2:	f853 2b04 	ldr.w	r2, [r3], #4
 800aea6:	6800      	ldr	r0, [r0, #0]
 800aea8:	9301      	str	r3, [sp, #4]
 800aeaa:	f000 f95b 	bl	800b164 <_vfiprintf_r>
 800aeae:	b002      	add	sp, #8
 800aeb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800aeb4:	b003      	add	sp, #12
 800aeb6:	4770      	bx	lr
 800aeb8:	20000040 	.word	0x20000040

0800aebc <__libc_init_array>:
 800aebc:	b570      	push	{r4, r5, r6, lr}
 800aebe:	4d0d      	ldr	r5, [pc, #52]	; (800aef4 <__libc_init_array+0x38>)
 800aec0:	4c0d      	ldr	r4, [pc, #52]	; (800aef8 <__libc_init_array+0x3c>)
 800aec2:	1b64      	subs	r4, r4, r5
 800aec4:	10a4      	asrs	r4, r4, #2
 800aec6:	2600      	movs	r6, #0
 800aec8:	42a6      	cmp	r6, r4
 800aeca:	d109      	bne.n	800aee0 <__libc_init_array+0x24>
 800aecc:	4d0b      	ldr	r5, [pc, #44]	; (800aefc <__libc_init_array+0x40>)
 800aece:	4c0c      	ldr	r4, [pc, #48]	; (800af00 <__libc_init_array+0x44>)
 800aed0:	f001 f9e0 	bl	800c294 <_init>
 800aed4:	1b64      	subs	r4, r4, r5
 800aed6:	10a4      	asrs	r4, r4, #2
 800aed8:	2600      	movs	r6, #0
 800aeda:	42a6      	cmp	r6, r4
 800aedc:	d105      	bne.n	800aeea <__libc_init_array+0x2e>
 800aede:	bd70      	pop	{r4, r5, r6, pc}
 800aee0:	f855 3b04 	ldr.w	r3, [r5], #4
 800aee4:	4798      	blx	r3
 800aee6:	3601      	adds	r6, #1
 800aee8:	e7ee      	b.n	800aec8 <__libc_init_array+0xc>
 800aeea:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeee:	4798      	blx	r3
 800aef0:	3601      	adds	r6, #1
 800aef2:	e7f2      	b.n	800aeda <__libc_init_array+0x1e>
 800aef4:	0800cb34 	.word	0x0800cb34
 800aef8:	0800cb34 	.word	0x0800cb34
 800aefc:	0800cb34 	.word	0x0800cb34
 800af00:	0800cb38 	.word	0x0800cb38

0800af04 <malloc>:
 800af04:	4b02      	ldr	r3, [pc, #8]	; (800af10 <malloc+0xc>)
 800af06:	4601      	mov	r1, r0
 800af08:	6818      	ldr	r0, [r3, #0]
 800af0a:	f000 b88d 	b.w	800b028 <_malloc_r>
 800af0e:	bf00      	nop
 800af10:	20000040 	.word	0x20000040

0800af14 <free>:
 800af14:	4b02      	ldr	r3, [pc, #8]	; (800af20 <free+0xc>)
 800af16:	4601      	mov	r1, r0
 800af18:	6818      	ldr	r0, [r3, #0]
 800af1a:	f000 b819 	b.w	800af50 <_free_r>
 800af1e:	bf00      	nop
 800af20:	20000040 	.word	0x20000040

0800af24 <memcpy>:
 800af24:	440a      	add	r2, r1
 800af26:	4291      	cmp	r1, r2
 800af28:	f100 33ff 	add.w	r3, r0, #4294967295
 800af2c:	d100      	bne.n	800af30 <memcpy+0xc>
 800af2e:	4770      	bx	lr
 800af30:	b510      	push	{r4, lr}
 800af32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af3a:	4291      	cmp	r1, r2
 800af3c:	d1f9      	bne.n	800af32 <memcpy+0xe>
 800af3e:	bd10      	pop	{r4, pc}

0800af40 <memset>:
 800af40:	4402      	add	r2, r0
 800af42:	4603      	mov	r3, r0
 800af44:	4293      	cmp	r3, r2
 800af46:	d100      	bne.n	800af4a <memset+0xa>
 800af48:	4770      	bx	lr
 800af4a:	f803 1b01 	strb.w	r1, [r3], #1
 800af4e:	e7f9      	b.n	800af44 <memset+0x4>

0800af50 <_free_r>:
 800af50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800af52:	2900      	cmp	r1, #0
 800af54:	d044      	beq.n	800afe0 <_free_r+0x90>
 800af56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af5a:	9001      	str	r0, [sp, #4]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	f1a1 0404 	sub.w	r4, r1, #4
 800af62:	bfb8      	it	lt
 800af64:	18e4      	addlt	r4, r4, r3
 800af66:	f000 ff07 	bl	800bd78 <__malloc_lock>
 800af6a:	4a1e      	ldr	r2, [pc, #120]	; (800afe4 <_free_r+0x94>)
 800af6c:	9801      	ldr	r0, [sp, #4]
 800af6e:	6813      	ldr	r3, [r2, #0]
 800af70:	b933      	cbnz	r3, 800af80 <_free_r+0x30>
 800af72:	6063      	str	r3, [r4, #4]
 800af74:	6014      	str	r4, [r2, #0]
 800af76:	b003      	add	sp, #12
 800af78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af7c:	f000 bf02 	b.w	800bd84 <__malloc_unlock>
 800af80:	42a3      	cmp	r3, r4
 800af82:	d908      	bls.n	800af96 <_free_r+0x46>
 800af84:	6825      	ldr	r5, [r4, #0]
 800af86:	1961      	adds	r1, r4, r5
 800af88:	428b      	cmp	r3, r1
 800af8a:	bf01      	itttt	eq
 800af8c:	6819      	ldreq	r1, [r3, #0]
 800af8e:	685b      	ldreq	r3, [r3, #4]
 800af90:	1949      	addeq	r1, r1, r5
 800af92:	6021      	streq	r1, [r4, #0]
 800af94:	e7ed      	b.n	800af72 <_free_r+0x22>
 800af96:	461a      	mov	r2, r3
 800af98:	685b      	ldr	r3, [r3, #4]
 800af9a:	b10b      	cbz	r3, 800afa0 <_free_r+0x50>
 800af9c:	42a3      	cmp	r3, r4
 800af9e:	d9fa      	bls.n	800af96 <_free_r+0x46>
 800afa0:	6811      	ldr	r1, [r2, #0]
 800afa2:	1855      	adds	r5, r2, r1
 800afa4:	42a5      	cmp	r5, r4
 800afa6:	d10b      	bne.n	800afc0 <_free_r+0x70>
 800afa8:	6824      	ldr	r4, [r4, #0]
 800afaa:	4421      	add	r1, r4
 800afac:	1854      	adds	r4, r2, r1
 800afae:	42a3      	cmp	r3, r4
 800afb0:	6011      	str	r1, [r2, #0]
 800afb2:	d1e0      	bne.n	800af76 <_free_r+0x26>
 800afb4:	681c      	ldr	r4, [r3, #0]
 800afb6:	685b      	ldr	r3, [r3, #4]
 800afb8:	6053      	str	r3, [r2, #4]
 800afba:	4421      	add	r1, r4
 800afbc:	6011      	str	r1, [r2, #0]
 800afbe:	e7da      	b.n	800af76 <_free_r+0x26>
 800afc0:	d902      	bls.n	800afc8 <_free_r+0x78>
 800afc2:	230c      	movs	r3, #12
 800afc4:	6003      	str	r3, [r0, #0]
 800afc6:	e7d6      	b.n	800af76 <_free_r+0x26>
 800afc8:	6825      	ldr	r5, [r4, #0]
 800afca:	1961      	adds	r1, r4, r5
 800afcc:	428b      	cmp	r3, r1
 800afce:	bf04      	itt	eq
 800afd0:	6819      	ldreq	r1, [r3, #0]
 800afd2:	685b      	ldreq	r3, [r3, #4]
 800afd4:	6063      	str	r3, [r4, #4]
 800afd6:	bf04      	itt	eq
 800afd8:	1949      	addeq	r1, r1, r5
 800afda:	6021      	streq	r1, [r4, #0]
 800afdc:	6054      	str	r4, [r2, #4]
 800afde:	e7ca      	b.n	800af76 <_free_r+0x26>
 800afe0:	b003      	add	sp, #12
 800afe2:	bd30      	pop	{r4, r5, pc}
 800afe4:	200007a4 	.word	0x200007a4

0800afe8 <sbrk_aligned>:
 800afe8:	b570      	push	{r4, r5, r6, lr}
 800afea:	4e0e      	ldr	r6, [pc, #56]	; (800b024 <sbrk_aligned+0x3c>)
 800afec:	460c      	mov	r4, r1
 800afee:	6831      	ldr	r1, [r6, #0]
 800aff0:	4605      	mov	r5, r0
 800aff2:	b911      	cbnz	r1, 800affa <sbrk_aligned+0x12>
 800aff4:	f000 fb7a 	bl	800b6ec <_sbrk_r>
 800aff8:	6030      	str	r0, [r6, #0]
 800affa:	4621      	mov	r1, r4
 800affc:	4628      	mov	r0, r5
 800affe:	f000 fb75 	bl	800b6ec <_sbrk_r>
 800b002:	1c43      	adds	r3, r0, #1
 800b004:	d00a      	beq.n	800b01c <sbrk_aligned+0x34>
 800b006:	1cc4      	adds	r4, r0, #3
 800b008:	f024 0403 	bic.w	r4, r4, #3
 800b00c:	42a0      	cmp	r0, r4
 800b00e:	d007      	beq.n	800b020 <sbrk_aligned+0x38>
 800b010:	1a21      	subs	r1, r4, r0
 800b012:	4628      	mov	r0, r5
 800b014:	f000 fb6a 	bl	800b6ec <_sbrk_r>
 800b018:	3001      	adds	r0, #1
 800b01a:	d101      	bne.n	800b020 <sbrk_aligned+0x38>
 800b01c:	f04f 34ff 	mov.w	r4, #4294967295
 800b020:	4620      	mov	r0, r4
 800b022:	bd70      	pop	{r4, r5, r6, pc}
 800b024:	200007a8 	.word	0x200007a8

0800b028 <_malloc_r>:
 800b028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b02c:	1ccd      	adds	r5, r1, #3
 800b02e:	f025 0503 	bic.w	r5, r5, #3
 800b032:	3508      	adds	r5, #8
 800b034:	2d0c      	cmp	r5, #12
 800b036:	bf38      	it	cc
 800b038:	250c      	movcc	r5, #12
 800b03a:	2d00      	cmp	r5, #0
 800b03c:	4607      	mov	r7, r0
 800b03e:	db01      	blt.n	800b044 <_malloc_r+0x1c>
 800b040:	42a9      	cmp	r1, r5
 800b042:	d905      	bls.n	800b050 <_malloc_r+0x28>
 800b044:	230c      	movs	r3, #12
 800b046:	603b      	str	r3, [r7, #0]
 800b048:	2600      	movs	r6, #0
 800b04a:	4630      	mov	r0, r6
 800b04c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b050:	4e2e      	ldr	r6, [pc, #184]	; (800b10c <_malloc_r+0xe4>)
 800b052:	f000 fe91 	bl	800bd78 <__malloc_lock>
 800b056:	6833      	ldr	r3, [r6, #0]
 800b058:	461c      	mov	r4, r3
 800b05a:	bb34      	cbnz	r4, 800b0aa <_malloc_r+0x82>
 800b05c:	4629      	mov	r1, r5
 800b05e:	4638      	mov	r0, r7
 800b060:	f7ff ffc2 	bl	800afe8 <sbrk_aligned>
 800b064:	1c43      	adds	r3, r0, #1
 800b066:	4604      	mov	r4, r0
 800b068:	d14d      	bne.n	800b106 <_malloc_r+0xde>
 800b06a:	6834      	ldr	r4, [r6, #0]
 800b06c:	4626      	mov	r6, r4
 800b06e:	2e00      	cmp	r6, #0
 800b070:	d140      	bne.n	800b0f4 <_malloc_r+0xcc>
 800b072:	6823      	ldr	r3, [r4, #0]
 800b074:	4631      	mov	r1, r6
 800b076:	4638      	mov	r0, r7
 800b078:	eb04 0803 	add.w	r8, r4, r3
 800b07c:	f000 fb36 	bl	800b6ec <_sbrk_r>
 800b080:	4580      	cmp	r8, r0
 800b082:	d13a      	bne.n	800b0fa <_malloc_r+0xd2>
 800b084:	6821      	ldr	r1, [r4, #0]
 800b086:	3503      	adds	r5, #3
 800b088:	1a6d      	subs	r5, r5, r1
 800b08a:	f025 0503 	bic.w	r5, r5, #3
 800b08e:	3508      	adds	r5, #8
 800b090:	2d0c      	cmp	r5, #12
 800b092:	bf38      	it	cc
 800b094:	250c      	movcc	r5, #12
 800b096:	4629      	mov	r1, r5
 800b098:	4638      	mov	r0, r7
 800b09a:	f7ff ffa5 	bl	800afe8 <sbrk_aligned>
 800b09e:	3001      	adds	r0, #1
 800b0a0:	d02b      	beq.n	800b0fa <_malloc_r+0xd2>
 800b0a2:	6823      	ldr	r3, [r4, #0]
 800b0a4:	442b      	add	r3, r5
 800b0a6:	6023      	str	r3, [r4, #0]
 800b0a8:	e00e      	b.n	800b0c8 <_malloc_r+0xa0>
 800b0aa:	6822      	ldr	r2, [r4, #0]
 800b0ac:	1b52      	subs	r2, r2, r5
 800b0ae:	d41e      	bmi.n	800b0ee <_malloc_r+0xc6>
 800b0b0:	2a0b      	cmp	r2, #11
 800b0b2:	d916      	bls.n	800b0e2 <_malloc_r+0xba>
 800b0b4:	1961      	adds	r1, r4, r5
 800b0b6:	42a3      	cmp	r3, r4
 800b0b8:	6025      	str	r5, [r4, #0]
 800b0ba:	bf18      	it	ne
 800b0bc:	6059      	strne	r1, [r3, #4]
 800b0be:	6863      	ldr	r3, [r4, #4]
 800b0c0:	bf08      	it	eq
 800b0c2:	6031      	streq	r1, [r6, #0]
 800b0c4:	5162      	str	r2, [r4, r5]
 800b0c6:	604b      	str	r3, [r1, #4]
 800b0c8:	4638      	mov	r0, r7
 800b0ca:	f104 060b 	add.w	r6, r4, #11
 800b0ce:	f000 fe59 	bl	800bd84 <__malloc_unlock>
 800b0d2:	f026 0607 	bic.w	r6, r6, #7
 800b0d6:	1d23      	adds	r3, r4, #4
 800b0d8:	1af2      	subs	r2, r6, r3
 800b0da:	d0b6      	beq.n	800b04a <_malloc_r+0x22>
 800b0dc:	1b9b      	subs	r3, r3, r6
 800b0de:	50a3      	str	r3, [r4, r2]
 800b0e0:	e7b3      	b.n	800b04a <_malloc_r+0x22>
 800b0e2:	6862      	ldr	r2, [r4, #4]
 800b0e4:	42a3      	cmp	r3, r4
 800b0e6:	bf0c      	ite	eq
 800b0e8:	6032      	streq	r2, [r6, #0]
 800b0ea:	605a      	strne	r2, [r3, #4]
 800b0ec:	e7ec      	b.n	800b0c8 <_malloc_r+0xa0>
 800b0ee:	4623      	mov	r3, r4
 800b0f0:	6864      	ldr	r4, [r4, #4]
 800b0f2:	e7b2      	b.n	800b05a <_malloc_r+0x32>
 800b0f4:	4634      	mov	r4, r6
 800b0f6:	6876      	ldr	r6, [r6, #4]
 800b0f8:	e7b9      	b.n	800b06e <_malloc_r+0x46>
 800b0fa:	230c      	movs	r3, #12
 800b0fc:	603b      	str	r3, [r7, #0]
 800b0fe:	4638      	mov	r0, r7
 800b100:	f000 fe40 	bl	800bd84 <__malloc_unlock>
 800b104:	e7a1      	b.n	800b04a <_malloc_r+0x22>
 800b106:	6025      	str	r5, [r4, #0]
 800b108:	e7de      	b.n	800b0c8 <_malloc_r+0xa0>
 800b10a:	bf00      	nop
 800b10c:	200007a4 	.word	0x200007a4

0800b110 <__sfputc_r>:
 800b110:	6893      	ldr	r3, [r2, #8]
 800b112:	3b01      	subs	r3, #1
 800b114:	2b00      	cmp	r3, #0
 800b116:	b410      	push	{r4}
 800b118:	6093      	str	r3, [r2, #8]
 800b11a:	da08      	bge.n	800b12e <__sfputc_r+0x1e>
 800b11c:	6994      	ldr	r4, [r2, #24]
 800b11e:	42a3      	cmp	r3, r4
 800b120:	db01      	blt.n	800b126 <__sfputc_r+0x16>
 800b122:	290a      	cmp	r1, #10
 800b124:	d103      	bne.n	800b12e <__sfputc_r+0x1e>
 800b126:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b12a:	f000 bb23 	b.w	800b774 <__swbuf_r>
 800b12e:	6813      	ldr	r3, [r2, #0]
 800b130:	1c58      	adds	r0, r3, #1
 800b132:	6010      	str	r0, [r2, #0]
 800b134:	7019      	strb	r1, [r3, #0]
 800b136:	4608      	mov	r0, r1
 800b138:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b13c:	4770      	bx	lr

0800b13e <__sfputs_r>:
 800b13e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b140:	4606      	mov	r6, r0
 800b142:	460f      	mov	r7, r1
 800b144:	4614      	mov	r4, r2
 800b146:	18d5      	adds	r5, r2, r3
 800b148:	42ac      	cmp	r4, r5
 800b14a:	d101      	bne.n	800b150 <__sfputs_r+0x12>
 800b14c:	2000      	movs	r0, #0
 800b14e:	e007      	b.n	800b160 <__sfputs_r+0x22>
 800b150:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b154:	463a      	mov	r2, r7
 800b156:	4630      	mov	r0, r6
 800b158:	f7ff ffda 	bl	800b110 <__sfputc_r>
 800b15c:	1c43      	adds	r3, r0, #1
 800b15e:	d1f3      	bne.n	800b148 <__sfputs_r+0xa>
 800b160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b164 <_vfiprintf_r>:
 800b164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b168:	460d      	mov	r5, r1
 800b16a:	b09d      	sub	sp, #116	; 0x74
 800b16c:	4614      	mov	r4, r2
 800b16e:	4698      	mov	r8, r3
 800b170:	4606      	mov	r6, r0
 800b172:	b118      	cbz	r0, 800b17c <_vfiprintf_r+0x18>
 800b174:	6983      	ldr	r3, [r0, #24]
 800b176:	b90b      	cbnz	r3, 800b17c <_vfiprintf_r+0x18>
 800b178:	f000 fcde 	bl	800bb38 <__sinit>
 800b17c:	4b89      	ldr	r3, [pc, #548]	; (800b3a4 <_vfiprintf_r+0x240>)
 800b17e:	429d      	cmp	r5, r3
 800b180:	d11b      	bne.n	800b1ba <_vfiprintf_r+0x56>
 800b182:	6875      	ldr	r5, [r6, #4]
 800b184:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b186:	07d9      	lsls	r1, r3, #31
 800b188:	d405      	bmi.n	800b196 <_vfiprintf_r+0x32>
 800b18a:	89ab      	ldrh	r3, [r5, #12]
 800b18c:	059a      	lsls	r2, r3, #22
 800b18e:	d402      	bmi.n	800b196 <_vfiprintf_r+0x32>
 800b190:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b192:	f000 fd6f 	bl	800bc74 <__retarget_lock_acquire_recursive>
 800b196:	89ab      	ldrh	r3, [r5, #12]
 800b198:	071b      	lsls	r3, r3, #28
 800b19a:	d501      	bpl.n	800b1a0 <_vfiprintf_r+0x3c>
 800b19c:	692b      	ldr	r3, [r5, #16]
 800b19e:	b9eb      	cbnz	r3, 800b1dc <_vfiprintf_r+0x78>
 800b1a0:	4629      	mov	r1, r5
 800b1a2:	4630      	mov	r0, r6
 800b1a4:	f000 fb38 	bl	800b818 <__swsetup_r>
 800b1a8:	b1c0      	cbz	r0, 800b1dc <_vfiprintf_r+0x78>
 800b1aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b1ac:	07dc      	lsls	r4, r3, #31
 800b1ae:	d50e      	bpl.n	800b1ce <_vfiprintf_r+0x6a>
 800b1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b4:	b01d      	add	sp, #116	; 0x74
 800b1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ba:	4b7b      	ldr	r3, [pc, #492]	; (800b3a8 <_vfiprintf_r+0x244>)
 800b1bc:	429d      	cmp	r5, r3
 800b1be:	d101      	bne.n	800b1c4 <_vfiprintf_r+0x60>
 800b1c0:	68b5      	ldr	r5, [r6, #8]
 800b1c2:	e7df      	b.n	800b184 <_vfiprintf_r+0x20>
 800b1c4:	4b79      	ldr	r3, [pc, #484]	; (800b3ac <_vfiprintf_r+0x248>)
 800b1c6:	429d      	cmp	r5, r3
 800b1c8:	bf08      	it	eq
 800b1ca:	68f5      	ldreq	r5, [r6, #12]
 800b1cc:	e7da      	b.n	800b184 <_vfiprintf_r+0x20>
 800b1ce:	89ab      	ldrh	r3, [r5, #12]
 800b1d0:	0598      	lsls	r0, r3, #22
 800b1d2:	d4ed      	bmi.n	800b1b0 <_vfiprintf_r+0x4c>
 800b1d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b1d6:	f000 fd4e 	bl	800bc76 <__retarget_lock_release_recursive>
 800b1da:	e7e9      	b.n	800b1b0 <_vfiprintf_r+0x4c>
 800b1dc:	2300      	movs	r3, #0
 800b1de:	9309      	str	r3, [sp, #36]	; 0x24
 800b1e0:	2320      	movs	r3, #32
 800b1e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b1e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1ea:	2330      	movs	r3, #48	; 0x30
 800b1ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b3b0 <_vfiprintf_r+0x24c>
 800b1f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1f4:	f04f 0901 	mov.w	r9, #1
 800b1f8:	4623      	mov	r3, r4
 800b1fa:	469a      	mov	sl, r3
 800b1fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b200:	b10a      	cbz	r2, 800b206 <_vfiprintf_r+0xa2>
 800b202:	2a25      	cmp	r2, #37	; 0x25
 800b204:	d1f9      	bne.n	800b1fa <_vfiprintf_r+0x96>
 800b206:	ebba 0b04 	subs.w	fp, sl, r4
 800b20a:	d00b      	beq.n	800b224 <_vfiprintf_r+0xc0>
 800b20c:	465b      	mov	r3, fp
 800b20e:	4622      	mov	r2, r4
 800b210:	4629      	mov	r1, r5
 800b212:	4630      	mov	r0, r6
 800b214:	f7ff ff93 	bl	800b13e <__sfputs_r>
 800b218:	3001      	adds	r0, #1
 800b21a:	f000 80aa 	beq.w	800b372 <_vfiprintf_r+0x20e>
 800b21e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b220:	445a      	add	r2, fp
 800b222:	9209      	str	r2, [sp, #36]	; 0x24
 800b224:	f89a 3000 	ldrb.w	r3, [sl]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	f000 80a2 	beq.w	800b372 <_vfiprintf_r+0x20e>
 800b22e:	2300      	movs	r3, #0
 800b230:	f04f 32ff 	mov.w	r2, #4294967295
 800b234:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b238:	f10a 0a01 	add.w	sl, sl, #1
 800b23c:	9304      	str	r3, [sp, #16]
 800b23e:	9307      	str	r3, [sp, #28]
 800b240:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b244:	931a      	str	r3, [sp, #104]	; 0x68
 800b246:	4654      	mov	r4, sl
 800b248:	2205      	movs	r2, #5
 800b24a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b24e:	4858      	ldr	r0, [pc, #352]	; (800b3b0 <_vfiprintf_r+0x24c>)
 800b250:	f7f4 ffae 	bl	80001b0 <memchr>
 800b254:	9a04      	ldr	r2, [sp, #16]
 800b256:	b9d8      	cbnz	r0, 800b290 <_vfiprintf_r+0x12c>
 800b258:	06d1      	lsls	r1, r2, #27
 800b25a:	bf44      	itt	mi
 800b25c:	2320      	movmi	r3, #32
 800b25e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b262:	0713      	lsls	r3, r2, #28
 800b264:	bf44      	itt	mi
 800b266:	232b      	movmi	r3, #43	; 0x2b
 800b268:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b26c:	f89a 3000 	ldrb.w	r3, [sl]
 800b270:	2b2a      	cmp	r3, #42	; 0x2a
 800b272:	d015      	beq.n	800b2a0 <_vfiprintf_r+0x13c>
 800b274:	9a07      	ldr	r2, [sp, #28]
 800b276:	4654      	mov	r4, sl
 800b278:	2000      	movs	r0, #0
 800b27a:	f04f 0c0a 	mov.w	ip, #10
 800b27e:	4621      	mov	r1, r4
 800b280:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b284:	3b30      	subs	r3, #48	; 0x30
 800b286:	2b09      	cmp	r3, #9
 800b288:	d94e      	bls.n	800b328 <_vfiprintf_r+0x1c4>
 800b28a:	b1b0      	cbz	r0, 800b2ba <_vfiprintf_r+0x156>
 800b28c:	9207      	str	r2, [sp, #28]
 800b28e:	e014      	b.n	800b2ba <_vfiprintf_r+0x156>
 800b290:	eba0 0308 	sub.w	r3, r0, r8
 800b294:	fa09 f303 	lsl.w	r3, r9, r3
 800b298:	4313      	orrs	r3, r2
 800b29a:	9304      	str	r3, [sp, #16]
 800b29c:	46a2      	mov	sl, r4
 800b29e:	e7d2      	b.n	800b246 <_vfiprintf_r+0xe2>
 800b2a0:	9b03      	ldr	r3, [sp, #12]
 800b2a2:	1d19      	adds	r1, r3, #4
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	9103      	str	r1, [sp, #12]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	bfbb      	ittet	lt
 800b2ac:	425b      	neglt	r3, r3
 800b2ae:	f042 0202 	orrlt.w	r2, r2, #2
 800b2b2:	9307      	strge	r3, [sp, #28]
 800b2b4:	9307      	strlt	r3, [sp, #28]
 800b2b6:	bfb8      	it	lt
 800b2b8:	9204      	strlt	r2, [sp, #16]
 800b2ba:	7823      	ldrb	r3, [r4, #0]
 800b2bc:	2b2e      	cmp	r3, #46	; 0x2e
 800b2be:	d10c      	bne.n	800b2da <_vfiprintf_r+0x176>
 800b2c0:	7863      	ldrb	r3, [r4, #1]
 800b2c2:	2b2a      	cmp	r3, #42	; 0x2a
 800b2c4:	d135      	bne.n	800b332 <_vfiprintf_r+0x1ce>
 800b2c6:	9b03      	ldr	r3, [sp, #12]
 800b2c8:	1d1a      	adds	r2, r3, #4
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	9203      	str	r2, [sp, #12]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	bfb8      	it	lt
 800b2d2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b2d6:	3402      	adds	r4, #2
 800b2d8:	9305      	str	r3, [sp, #20]
 800b2da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b3c0 <_vfiprintf_r+0x25c>
 800b2de:	7821      	ldrb	r1, [r4, #0]
 800b2e0:	2203      	movs	r2, #3
 800b2e2:	4650      	mov	r0, sl
 800b2e4:	f7f4 ff64 	bl	80001b0 <memchr>
 800b2e8:	b140      	cbz	r0, 800b2fc <_vfiprintf_r+0x198>
 800b2ea:	2340      	movs	r3, #64	; 0x40
 800b2ec:	eba0 000a 	sub.w	r0, r0, sl
 800b2f0:	fa03 f000 	lsl.w	r0, r3, r0
 800b2f4:	9b04      	ldr	r3, [sp, #16]
 800b2f6:	4303      	orrs	r3, r0
 800b2f8:	3401      	adds	r4, #1
 800b2fa:	9304      	str	r3, [sp, #16]
 800b2fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b300:	482c      	ldr	r0, [pc, #176]	; (800b3b4 <_vfiprintf_r+0x250>)
 800b302:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b306:	2206      	movs	r2, #6
 800b308:	f7f4 ff52 	bl	80001b0 <memchr>
 800b30c:	2800      	cmp	r0, #0
 800b30e:	d03f      	beq.n	800b390 <_vfiprintf_r+0x22c>
 800b310:	4b29      	ldr	r3, [pc, #164]	; (800b3b8 <_vfiprintf_r+0x254>)
 800b312:	bb1b      	cbnz	r3, 800b35c <_vfiprintf_r+0x1f8>
 800b314:	9b03      	ldr	r3, [sp, #12]
 800b316:	3307      	adds	r3, #7
 800b318:	f023 0307 	bic.w	r3, r3, #7
 800b31c:	3308      	adds	r3, #8
 800b31e:	9303      	str	r3, [sp, #12]
 800b320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b322:	443b      	add	r3, r7
 800b324:	9309      	str	r3, [sp, #36]	; 0x24
 800b326:	e767      	b.n	800b1f8 <_vfiprintf_r+0x94>
 800b328:	fb0c 3202 	mla	r2, ip, r2, r3
 800b32c:	460c      	mov	r4, r1
 800b32e:	2001      	movs	r0, #1
 800b330:	e7a5      	b.n	800b27e <_vfiprintf_r+0x11a>
 800b332:	2300      	movs	r3, #0
 800b334:	3401      	adds	r4, #1
 800b336:	9305      	str	r3, [sp, #20]
 800b338:	4619      	mov	r1, r3
 800b33a:	f04f 0c0a 	mov.w	ip, #10
 800b33e:	4620      	mov	r0, r4
 800b340:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b344:	3a30      	subs	r2, #48	; 0x30
 800b346:	2a09      	cmp	r2, #9
 800b348:	d903      	bls.n	800b352 <_vfiprintf_r+0x1ee>
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d0c5      	beq.n	800b2da <_vfiprintf_r+0x176>
 800b34e:	9105      	str	r1, [sp, #20]
 800b350:	e7c3      	b.n	800b2da <_vfiprintf_r+0x176>
 800b352:	fb0c 2101 	mla	r1, ip, r1, r2
 800b356:	4604      	mov	r4, r0
 800b358:	2301      	movs	r3, #1
 800b35a:	e7f0      	b.n	800b33e <_vfiprintf_r+0x1da>
 800b35c:	ab03      	add	r3, sp, #12
 800b35e:	9300      	str	r3, [sp, #0]
 800b360:	462a      	mov	r2, r5
 800b362:	4b16      	ldr	r3, [pc, #88]	; (800b3bc <_vfiprintf_r+0x258>)
 800b364:	a904      	add	r1, sp, #16
 800b366:	4630      	mov	r0, r6
 800b368:	f3af 8000 	nop.w
 800b36c:	4607      	mov	r7, r0
 800b36e:	1c78      	adds	r0, r7, #1
 800b370:	d1d6      	bne.n	800b320 <_vfiprintf_r+0x1bc>
 800b372:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b374:	07d9      	lsls	r1, r3, #31
 800b376:	d405      	bmi.n	800b384 <_vfiprintf_r+0x220>
 800b378:	89ab      	ldrh	r3, [r5, #12]
 800b37a:	059a      	lsls	r2, r3, #22
 800b37c:	d402      	bmi.n	800b384 <_vfiprintf_r+0x220>
 800b37e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b380:	f000 fc79 	bl	800bc76 <__retarget_lock_release_recursive>
 800b384:	89ab      	ldrh	r3, [r5, #12]
 800b386:	065b      	lsls	r3, r3, #25
 800b388:	f53f af12 	bmi.w	800b1b0 <_vfiprintf_r+0x4c>
 800b38c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b38e:	e711      	b.n	800b1b4 <_vfiprintf_r+0x50>
 800b390:	ab03      	add	r3, sp, #12
 800b392:	9300      	str	r3, [sp, #0]
 800b394:	462a      	mov	r2, r5
 800b396:	4b09      	ldr	r3, [pc, #36]	; (800b3bc <_vfiprintf_r+0x258>)
 800b398:	a904      	add	r1, sp, #16
 800b39a:	4630      	mov	r0, r6
 800b39c:	f000 f880 	bl	800b4a0 <_printf_i>
 800b3a0:	e7e4      	b.n	800b36c <_vfiprintf_r+0x208>
 800b3a2:	bf00      	nop
 800b3a4:	0800caf4 	.word	0x0800caf4
 800b3a8:	0800cb14 	.word	0x0800cb14
 800b3ac:	0800cad4 	.word	0x0800cad4
 800b3b0:	0800caa0 	.word	0x0800caa0
 800b3b4:	0800caaa 	.word	0x0800caaa
 800b3b8:	00000000 	.word	0x00000000
 800b3bc:	0800b13f 	.word	0x0800b13f
 800b3c0:	0800caa6 	.word	0x0800caa6

0800b3c4 <_printf_common>:
 800b3c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3c8:	4616      	mov	r6, r2
 800b3ca:	4699      	mov	r9, r3
 800b3cc:	688a      	ldr	r2, [r1, #8]
 800b3ce:	690b      	ldr	r3, [r1, #16]
 800b3d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b3d4:	4293      	cmp	r3, r2
 800b3d6:	bfb8      	it	lt
 800b3d8:	4613      	movlt	r3, r2
 800b3da:	6033      	str	r3, [r6, #0]
 800b3dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b3e0:	4607      	mov	r7, r0
 800b3e2:	460c      	mov	r4, r1
 800b3e4:	b10a      	cbz	r2, 800b3ea <_printf_common+0x26>
 800b3e6:	3301      	adds	r3, #1
 800b3e8:	6033      	str	r3, [r6, #0]
 800b3ea:	6823      	ldr	r3, [r4, #0]
 800b3ec:	0699      	lsls	r1, r3, #26
 800b3ee:	bf42      	ittt	mi
 800b3f0:	6833      	ldrmi	r3, [r6, #0]
 800b3f2:	3302      	addmi	r3, #2
 800b3f4:	6033      	strmi	r3, [r6, #0]
 800b3f6:	6825      	ldr	r5, [r4, #0]
 800b3f8:	f015 0506 	ands.w	r5, r5, #6
 800b3fc:	d106      	bne.n	800b40c <_printf_common+0x48>
 800b3fe:	f104 0a19 	add.w	sl, r4, #25
 800b402:	68e3      	ldr	r3, [r4, #12]
 800b404:	6832      	ldr	r2, [r6, #0]
 800b406:	1a9b      	subs	r3, r3, r2
 800b408:	42ab      	cmp	r3, r5
 800b40a:	dc26      	bgt.n	800b45a <_printf_common+0x96>
 800b40c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b410:	1e13      	subs	r3, r2, #0
 800b412:	6822      	ldr	r2, [r4, #0]
 800b414:	bf18      	it	ne
 800b416:	2301      	movne	r3, #1
 800b418:	0692      	lsls	r2, r2, #26
 800b41a:	d42b      	bmi.n	800b474 <_printf_common+0xb0>
 800b41c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b420:	4649      	mov	r1, r9
 800b422:	4638      	mov	r0, r7
 800b424:	47c0      	blx	r8
 800b426:	3001      	adds	r0, #1
 800b428:	d01e      	beq.n	800b468 <_printf_common+0xa4>
 800b42a:	6823      	ldr	r3, [r4, #0]
 800b42c:	68e5      	ldr	r5, [r4, #12]
 800b42e:	6832      	ldr	r2, [r6, #0]
 800b430:	f003 0306 	and.w	r3, r3, #6
 800b434:	2b04      	cmp	r3, #4
 800b436:	bf08      	it	eq
 800b438:	1aad      	subeq	r5, r5, r2
 800b43a:	68a3      	ldr	r3, [r4, #8]
 800b43c:	6922      	ldr	r2, [r4, #16]
 800b43e:	bf0c      	ite	eq
 800b440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b444:	2500      	movne	r5, #0
 800b446:	4293      	cmp	r3, r2
 800b448:	bfc4      	itt	gt
 800b44a:	1a9b      	subgt	r3, r3, r2
 800b44c:	18ed      	addgt	r5, r5, r3
 800b44e:	2600      	movs	r6, #0
 800b450:	341a      	adds	r4, #26
 800b452:	42b5      	cmp	r5, r6
 800b454:	d11a      	bne.n	800b48c <_printf_common+0xc8>
 800b456:	2000      	movs	r0, #0
 800b458:	e008      	b.n	800b46c <_printf_common+0xa8>
 800b45a:	2301      	movs	r3, #1
 800b45c:	4652      	mov	r2, sl
 800b45e:	4649      	mov	r1, r9
 800b460:	4638      	mov	r0, r7
 800b462:	47c0      	blx	r8
 800b464:	3001      	adds	r0, #1
 800b466:	d103      	bne.n	800b470 <_printf_common+0xac>
 800b468:	f04f 30ff 	mov.w	r0, #4294967295
 800b46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b470:	3501      	adds	r5, #1
 800b472:	e7c6      	b.n	800b402 <_printf_common+0x3e>
 800b474:	18e1      	adds	r1, r4, r3
 800b476:	1c5a      	adds	r2, r3, #1
 800b478:	2030      	movs	r0, #48	; 0x30
 800b47a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b47e:	4422      	add	r2, r4
 800b480:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b484:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b488:	3302      	adds	r3, #2
 800b48a:	e7c7      	b.n	800b41c <_printf_common+0x58>
 800b48c:	2301      	movs	r3, #1
 800b48e:	4622      	mov	r2, r4
 800b490:	4649      	mov	r1, r9
 800b492:	4638      	mov	r0, r7
 800b494:	47c0      	blx	r8
 800b496:	3001      	adds	r0, #1
 800b498:	d0e6      	beq.n	800b468 <_printf_common+0xa4>
 800b49a:	3601      	adds	r6, #1
 800b49c:	e7d9      	b.n	800b452 <_printf_common+0x8e>
	...

0800b4a0 <_printf_i>:
 800b4a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4a4:	7e0f      	ldrb	r7, [r1, #24]
 800b4a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b4a8:	2f78      	cmp	r7, #120	; 0x78
 800b4aa:	4691      	mov	r9, r2
 800b4ac:	4680      	mov	r8, r0
 800b4ae:	460c      	mov	r4, r1
 800b4b0:	469a      	mov	sl, r3
 800b4b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b4b6:	d807      	bhi.n	800b4c8 <_printf_i+0x28>
 800b4b8:	2f62      	cmp	r7, #98	; 0x62
 800b4ba:	d80a      	bhi.n	800b4d2 <_printf_i+0x32>
 800b4bc:	2f00      	cmp	r7, #0
 800b4be:	f000 80d8 	beq.w	800b672 <_printf_i+0x1d2>
 800b4c2:	2f58      	cmp	r7, #88	; 0x58
 800b4c4:	f000 80a3 	beq.w	800b60e <_printf_i+0x16e>
 800b4c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b4cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b4d0:	e03a      	b.n	800b548 <_printf_i+0xa8>
 800b4d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b4d6:	2b15      	cmp	r3, #21
 800b4d8:	d8f6      	bhi.n	800b4c8 <_printf_i+0x28>
 800b4da:	a101      	add	r1, pc, #4	; (adr r1, 800b4e0 <_printf_i+0x40>)
 800b4dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4e0:	0800b539 	.word	0x0800b539
 800b4e4:	0800b54d 	.word	0x0800b54d
 800b4e8:	0800b4c9 	.word	0x0800b4c9
 800b4ec:	0800b4c9 	.word	0x0800b4c9
 800b4f0:	0800b4c9 	.word	0x0800b4c9
 800b4f4:	0800b4c9 	.word	0x0800b4c9
 800b4f8:	0800b54d 	.word	0x0800b54d
 800b4fc:	0800b4c9 	.word	0x0800b4c9
 800b500:	0800b4c9 	.word	0x0800b4c9
 800b504:	0800b4c9 	.word	0x0800b4c9
 800b508:	0800b4c9 	.word	0x0800b4c9
 800b50c:	0800b659 	.word	0x0800b659
 800b510:	0800b57d 	.word	0x0800b57d
 800b514:	0800b63b 	.word	0x0800b63b
 800b518:	0800b4c9 	.word	0x0800b4c9
 800b51c:	0800b4c9 	.word	0x0800b4c9
 800b520:	0800b67b 	.word	0x0800b67b
 800b524:	0800b4c9 	.word	0x0800b4c9
 800b528:	0800b57d 	.word	0x0800b57d
 800b52c:	0800b4c9 	.word	0x0800b4c9
 800b530:	0800b4c9 	.word	0x0800b4c9
 800b534:	0800b643 	.word	0x0800b643
 800b538:	682b      	ldr	r3, [r5, #0]
 800b53a:	1d1a      	adds	r2, r3, #4
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	602a      	str	r2, [r5, #0]
 800b540:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b544:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b548:	2301      	movs	r3, #1
 800b54a:	e0a3      	b.n	800b694 <_printf_i+0x1f4>
 800b54c:	6820      	ldr	r0, [r4, #0]
 800b54e:	6829      	ldr	r1, [r5, #0]
 800b550:	0606      	lsls	r6, r0, #24
 800b552:	f101 0304 	add.w	r3, r1, #4
 800b556:	d50a      	bpl.n	800b56e <_printf_i+0xce>
 800b558:	680e      	ldr	r6, [r1, #0]
 800b55a:	602b      	str	r3, [r5, #0]
 800b55c:	2e00      	cmp	r6, #0
 800b55e:	da03      	bge.n	800b568 <_printf_i+0xc8>
 800b560:	232d      	movs	r3, #45	; 0x2d
 800b562:	4276      	negs	r6, r6
 800b564:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b568:	485e      	ldr	r0, [pc, #376]	; (800b6e4 <_printf_i+0x244>)
 800b56a:	230a      	movs	r3, #10
 800b56c:	e019      	b.n	800b5a2 <_printf_i+0x102>
 800b56e:	680e      	ldr	r6, [r1, #0]
 800b570:	602b      	str	r3, [r5, #0]
 800b572:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b576:	bf18      	it	ne
 800b578:	b236      	sxthne	r6, r6
 800b57a:	e7ef      	b.n	800b55c <_printf_i+0xbc>
 800b57c:	682b      	ldr	r3, [r5, #0]
 800b57e:	6820      	ldr	r0, [r4, #0]
 800b580:	1d19      	adds	r1, r3, #4
 800b582:	6029      	str	r1, [r5, #0]
 800b584:	0601      	lsls	r1, r0, #24
 800b586:	d501      	bpl.n	800b58c <_printf_i+0xec>
 800b588:	681e      	ldr	r6, [r3, #0]
 800b58a:	e002      	b.n	800b592 <_printf_i+0xf2>
 800b58c:	0646      	lsls	r6, r0, #25
 800b58e:	d5fb      	bpl.n	800b588 <_printf_i+0xe8>
 800b590:	881e      	ldrh	r6, [r3, #0]
 800b592:	4854      	ldr	r0, [pc, #336]	; (800b6e4 <_printf_i+0x244>)
 800b594:	2f6f      	cmp	r7, #111	; 0x6f
 800b596:	bf0c      	ite	eq
 800b598:	2308      	moveq	r3, #8
 800b59a:	230a      	movne	r3, #10
 800b59c:	2100      	movs	r1, #0
 800b59e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b5a2:	6865      	ldr	r5, [r4, #4]
 800b5a4:	60a5      	str	r5, [r4, #8]
 800b5a6:	2d00      	cmp	r5, #0
 800b5a8:	bfa2      	ittt	ge
 800b5aa:	6821      	ldrge	r1, [r4, #0]
 800b5ac:	f021 0104 	bicge.w	r1, r1, #4
 800b5b0:	6021      	strge	r1, [r4, #0]
 800b5b2:	b90e      	cbnz	r6, 800b5b8 <_printf_i+0x118>
 800b5b4:	2d00      	cmp	r5, #0
 800b5b6:	d04d      	beq.n	800b654 <_printf_i+0x1b4>
 800b5b8:	4615      	mov	r5, r2
 800b5ba:	fbb6 f1f3 	udiv	r1, r6, r3
 800b5be:	fb03 6711 	mls	r7, r3, r1, r6
 800b5c2:	5dc7      	ldrb	r7, [r0, r7]
 800b5c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b5c8:	4637      	mov	r7, r6
 800b5ca:	42bb      	cmp	r3, r7
 800b5cc:	460e      	mov	r6, r1
 800b5ce:	d9f4      	bls.n	800b5ba <_printf_i+0x11a>
 800b5d0:	2b08      	cmp	r3, #8
 800b5d2:	d10b      	bne.n	800b5ec <_printf_i+0x14c>
 800b5d4:	6823      	ldr	r3, [r4, #0]
 800b5d6:	07de      	lsls	r6, r3, #31
 800b5d8:	d508      	bpl.n	800b5ec <_printf_i+0x14c>
 800b5da:	6923      	ldr	r3, [r4, #16]
 800b5dc:	6861      	ldr	r1, [r4, #4]
 800b5de:	4299      	cmp	r1, r3
 800b5e0:	bfde      	ittt	le
 800b5e2:	2330      	movle	r3, #48	; 0x30
 800b5e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b5e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b5ec:	1b52      	subs	r2, r2, r5
 800b5ee:	6122      	str	r2, [r4, #16]
 800b5f0:	f8cd a000 	str.w	sl, [sp]
 800b5f4:	464b      	mov	r3, r9
 800b5f6:	aa03      	add	r2, sp, #12
 800b5f8:	4621      	mov	r1, r4
 800b5fa:	4640      	mov	r0, r8
 800b5fc:	f7ff fee2 	bl	800b3c4 <_printf_common>
 800b600:	3001      	adds	r0, #1
 800b602:	d14c      	bne.n	800b69e <_printf_i+0x1fe>
 800b604:	f04f 30ff 	mov.w	r0, #4294967295
 800b608:	b004      	add	sp, #16
 800b60a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b60e:	4835      	ldr	r0, [pc, #212]	; (800b6e4 <_printf_i+0x244>)
 800b610:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b614:	6829      	ldr	r1, [r5, #0]
 800b616:	6823      	ldr	r3, [r4, #0]
 800b618:	f851 6b04 	ldr.w	r6, [r1], #4
 800b61c:	6029      	str	r1, [r5, #0]
 800b61e:	061d      	lsls	r5, r3, #24
 800b620:	d514      	bpl.n	800b64c <_printf_i+0x1ac>
 800b622:	07df      	lsls	r7, r3, #31
 800b624:	bf44      	itt	mi
 800b626:	f043 0320 	orrmi.w	r3, r3, #32
 800b62a:	6023      	strmi	r3, [r4, #0]
 800b62c:	b91e      	cbnz	r6, 800b636 <_printf_i+0x196>
 800b62e:	6823      	ldr	r3, [r4, #0]
 800b630:	f023 0320 	bic.w	r3, r3, #32
 800b634:	6023      	str	r3, [r4, #0]
 800b636:	2310      	movs	r3, #16
 800b638:	e7b0      	b.n	800b59c <_printf_i+0xfc>
 800b63a:	6823      	ldr	r3, [r4, #0]
 800b63c:	f043 0320 	orr.w	r3, r3, #32
 800b640:	6023      	str	r3, [r4, #0]
 800b642:	2378      	movs	r3, #120	; 0x78
 800b644:	4828      	ldr	r0, [pc, #160]	; (800b6e8 <_printf_i+0x248>)
 800b646:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b64a:	e7e3      	b.n	800b614 <_printf_i+0x174>
 800b64c:	0659      	lsls	r1, r3, #25
 800b64e:	bf48      	it	mi
 800b650:	b2b6      	uxthmi	r6, r6
 800b652:	e7e6      	b.n	800b622 <_printf_i+0x182>
 800b654:	4615      	mov	r5, r2
 800b656:	e7bb      	b.n	800b5d0 <_printf_i+0x130>
 800b658:	682b      	ldr	r3, [r5, #0]
 800b65a:	6826      	ldr	r6, [r4, #0]
 800b65c:	6961      	ldr	r1, [r4, #20]
 800b65e:	1d18      	adds	r0, r3, #4
 800b660:	6028      	str	r0, [r5, #0]
 800b662:	0635      	lsls	r5, r6, #24
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	d501      	bpl.n	800b66c <_printf_i+0x1cc>
 800b668:	6019      	str	r1, [r3, #0]
 800b66a:	e002      	b.n	800b672 <_printf_i+0x1d2>
 800b66c:	0670      	lsls	r0, r6, #25
 800b66e:	d5fb      	bpl.n	800b668 <_printf_i+0x1c8>
 800b670:	8019      	strh	r1, [r3, #0]
 800b672:	2300      	movs	r3, #0
 800b674:	6123      	str	r3, [r4, #16]
 800b676:	4615      	mov	r5, r2
 800b678:	e7ba      	b.n	800b5f0 <_printf_i+0x150>
 800b67a:	682b      	ldr	r3, [r5, #0]
 800b67c:	1d1a      	adds	r2, r3, #4
 800b67e:	602a      	str	r2, [r5, #0]
 800b680:	681d      	ldr	r5, [r3, #0]
 800b682:	6862      	ldr	r2, [r4, #4]
 800b684:	2100      	movs	r1, #0
 800b686:	4628      	mov	r0, r5
 800b688:	f7f4 fd92 	bl	80001b0 <memchr>
 800b68c:	b108      	cbz	r0, 800b692 <_printf_i+0x1f2>
 800b68e:	1b40      	subs	r0, r0, r5
 800b690:	6060      	str	r0, [r4, #4]
 800b692:	6863      	ldr	r3, [r4, #4]
 800b694:	6123      	str	r3, [r4, #16]
 800b696:	2300      	movs	r3, #0
 800b698:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b69c:	e7a8      	b.n	800b5f0 <_printf_i+0x150>
 800b69e:	6923      	ldr	r3, [r4, #16]
 800b6a0:	462a      	mov	r2, r5
 800b6a2:	4649      	mov	r1, r9
 800b6a4:	4640      	mov	r0, r8
 800b6a6:	47d0      	blx	sl
 800b6a8:	3001      	adds	r0, #1
 800b6aa:	d0ab      	beq.n	800b604 <_printf_i+0x164>
 800b6ac:	6823      	ldr	r3, [r4, #0]
 800b6ae:	079b      	lsls	r3, r3, #30
 800b6b0:	d413      	bmi.n	800b6da <_printf_i+0x23a>
 800b6b2:	68e0      	ldr	r0, [r4, #12]
 800b6b4:	9b03      	ldr	r3, [sp, #12]
 800b6b6:	4298      	cmp	r0, r3
 800b6b8:	bfb8      	it	lt
 800b6ba:	4618      	movlt	r0, r3
 800b6bc:	e7a4      	b.n	800b608 <_printf_i+0x168>
 800b6be:	2301      	movs	r3, #1
 800b6c0:	4632      	mov	r2, r6
 800b6c2:	4649      	mov	r1, r9
 800b6c4:	4640      	mov	r0, r8
 800b6c6:	47d0      	blx	sl
 800b6c8:	3001      	adds	r0, #1
 800b6ca:	d09b      	beq.n	800b604 <_printf_i+0x164>
 800b6cc:	3501      	adds	r5, #1
 800b6ce:	68e3      	ldr	r3, [r4, #12]
 800b6d0:	9903      	ldr	r1, [sp, #12]
 800b6d2:	1a5b      	subs	r3, r3, r1
 800b6d4:	42ab      	cmp	r3, r5
 800b6d6:	dcf2      	bgt.n	800b6be <_printf_i+0x21e>
 800b6d8:	e7eb      	b.n	800b6b2 <_printf_i+0x212>
 800b6da:	2500      	movs	r5, #0
 800b6dc:	f104 0619 	add.w	r6, r4, #25
 800b6e0:	e7f5      	b.n	800b6ce <_printf_i+0x22e>
 800b6e2:	bf00      	nop
 800b6e4:	0800cab1 	.word	0x0800cab1
 800b6e8:	0800cac2 	.word	0x0800cac2

0800b6ec <_sbrk_r>:
 800b6ec:	b538      	push	{r3, r4, r5, lr}
 800b6ee:	4d06      	ldr	r5, [pc, #24]	; (800b708 <_sbrk_r+0x1c>)
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	4604      	mov	r4, r0
 800b6f4:	4608      	mov	r0, r1
 800b6f6:	602b      	str	r3, [r5, #0]
 800b6f8:	f7f5 f9fc 	bl	8000af4 <_sbrk>
 800b6fc:	1c43      	adds	r3, r0, #1
 800b6fe:	d102      	bne.n	800b706 <_sbrk_r+0x1a>
 800b700:	682b      	ldr	r3, [r5, #0]
 800b702:	b103      	cbz	r3, 800b706 <_sbrk_r+0x1a>
 800b704:	6023      	str	r3, [r4, #0]
 800b706:	bd38      	pop	{r3, r4, r5, pc}
 800b708:	200007b0 	.word	0x200007b0

0800b70c <sniprintf>:
 800b70c:	b40c      	push	{r2, r3}
 800b70e:	b530      	push	{r4, r5, lr}
 800b710:	4b17      	ldr	r3, [pc, #92]	; (800b770 <sniprintf+0x64>)
 800b712:	1e0c      	subs	r4, r1, #0
 800b714:	681d      	ldr	r5, [r3, #0]
 800b716:	b09d      	sub	sp, #116	; 0x74
 800b718:	da08      	bge.n	800b72c <sniprintf+0x20>
 800b71a:	238b      	movs	r3, #139	; 0x8b
 800b71c:	602b      	str	r3, [r5, #0]
 800b71e:	f04f 30ff 	mov.w	r0, #4294967295
 800b722:	b01d      	add	sp, #116	; 0x74
 800b724:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b728:	b002      	add	sp, #8
 800b72a:	4770      	bx	lr
 800b72c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b730:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b734:	bf14      	ite	ne
 800b736:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b73a:	4623      	moveq	r3, r4
 800b73c:	9304      	str	r3, [sp, #16]
 800b73e:	9307      	str	r3, [sp, #28]
 800b740:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b744:	9002      	str	r0, [sp, #8]
 800b746:	9006      	str	r0, [sp, #24]
 800b748:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b74c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b74e:	ab21      	add	r3, sp, #132	; 0x84
 800b750:	a902      	add	r1, sp, #8
 800b752:	4628      	mov	r0, r5
 800b754:	9301      	str	r3, [sp, #4]
 800b756:	f000 fba5 	bl	800bea4 <_svfiprintf_r>
 800b75a:	1c43      	adds	r3, r0, #1
 800b75c:	bfbc      	itt	lt
 800b75e:	238b      	movlt	r3, #139	; 0x8b
 800b760:	602b      	strlt	r3, [r5, #0]
 800b762:	2c00      	cmp	r4, #0
 800b764:	d0dd      	beq.n	800b722 <sniprintf+0x16>
 800b766:	9b02      	ldr	r3, [sp, #8]
 800b768:	2200      	movs	r2, #0
 800b76a:	701a      	strb	r2, [r3, #0]
 800b76c:	e7d9      	b.n	800b722 <sniprintf+0x16>
 800b76e:	bf00      	nop
 800b770:	20000040 	.word	0x20000040

0800b774 <__swbuf_r>:
 800b774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b776:	460e      	mov	r6, r1
 800b778:	4614      	mov	r4, r2
 800b77a:	4605      	mov	r5, r0
 800b77c:	b118      	cbz	r0, 800b786 <__swbuf_r+0x12>
 800b77e:	6983      	ldr	r3, [r0, #24]
 800b780:	b90b      	cbnz	r3, 800b786 <__swbuf_r+0x12>
 800b782:	f000 f9d9 	bl	800bb38 <__sinit>
 800b786:	4b21      	ldr	r3, [pc, #132]	; (800b80c <__swbuf_r+0x98>)
 800b788:	429c      	cmp	r4, r3
 800b78a:	d12b      	bne.n	800b7e4 <__swbuf_r+0x70>
 800b78c:	686c      	ldr	r4, [r5, #4]
 800b78e:	69a3      	ldr	r3, [r4, #24]
 800b790:	60a3      	str	r3, [r4, #8]
 800b792:	89a3      	ldrh	r3, [r4, #12]
 800b794:	071a      	lsls	r2, r3, #28
 800b796:	d52f      	bpl.n	800b7f8 <__swbuf_r+0x84>
 800b798:	6923      	ldr	r3, [r4, #16]
 800b79a:	b36b      	cbz	r3, 800b7f8 <__swbuf_r+0x84>
 800b79c:	6923      	ldr	r3, [r4, #16]
 800b79e:	6820      	ldr	r0, [r4, #0]
 800b7a0:	1ac0      	subs	r0, r0, r3
 800b7a2:	6963      	ldr	r3, [r4, #20]
 800b7a4:	b2f6      	uxtb	r6, r6
 800b7a6:	4283      	cmp	r3, r0
 800b7a8:	4637      	mov	r7, r6
 800b7aa:	dc04      	bgt.n	800b7b6 <__swbuf_r+0x42>
 800b7ac:	4621      	mov	r1, r4
 800b7ae:	4628      	mov	r0, r5
 800b7b0:	f000 f92e 	bl	800ba10 <_fflush_r>
 800b7b4:	bb30      	cbnz	r0, 800b804 <__swbuf_r+0x90>
 800b7b6:	68a3      	ldr	r3, [r4, #8]
 800b7b8:	3b01      	subs	r3, #1
 800b7ba:	60a3      	str	r3, [r4, #8]
 800b7bc:	6823      	ldr	r3, [r4, #0]
 800b7be:	1c5a      	adds	r2, r3, #1
 800b7c0:	6022      	str	r2, [r4, #0]
 800b7c2:	701e      	strb	r6, [r3, #0]
 800b7c4:	6963      	ldr	r3, [r4, #20]
 800b7c6:	3001      	adds	r0, #1
 800b7c8:	4283      	cmp	r3, r0
 800b7ca:	d004      	beq.n	800b7d6 <__swbuf_r+0x62>
 800b7cc:	89a3      	ldrh	r3, [r4, #12]
 800b7ce:	07db      	lsls	r3, r3, #31
 800b7d0:	d506      	bpl.n	800b7e0 <__swbuf_r+0x6c>
 800b7d2:	2e0a      	cmp	r6, #10
 800b7d4:	d104      	bne.n	800b7e0 <__swbuf_r+0x6c>
 800b7d6:	4621      	mov	r1, r4
 800b7d8:	4628      	mov	r0, r5
 800b7da:	f000 f919 	bl	800ba10 <_fflush_r>
 800b7de:	b988      	cbnz	r0, 800b804 <__swbuf_r+0x90>
 800b7e0:	4638      	mov	r0, r7
 800b7e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b7e4:	4b0a      	ldr	r3, [pc, #40]	; (800b810 <__swbuf_r+0x9c>)
 800b7e6:	429c      	cmp	r4, r3
 800b7e8:	d101      	bne.n	800b7ee <__swbuf_r+0x7a>
 800b7ea:	68ac      	ldr	r4, [r5, #8]
 800b7ec:	e7cf      	b.n	800b78e <__swbuf_r+0x1a>
 800b7ee:	4b09      	ldr	r3, [pc, #36]	; (800b814 <__swbuf_r+0xa0>)
 800b7f0:	429c      	cmp	r4, r3
 800b7f2:	bf08      	it	eq
 800b7f4:	68ec      	ldreq	r4, [r5, #12]
 800b7f6:	e7ca      	b.n	800b78e <__swbuf_r+0x1a>
 800b7f8:	4621      	mov	r1, r4
 800b7fa:	4628      	mov	r0, r5
 800b7fc:	f000 f80c 	bl	800b818 <__swsetup_r>
 800b800:	2800      	cmp	r0, #0
 800b802:	d0cb      	beq.n	800b79c <__swbuf_r+0x28>
 800b804:	f04f 37ff 	mov.w	r7, #4294967295
 800b808:	e7ea      	b.n	800b7e0 <__swbuf_r+0x6c>
 800b80a:	bf00      	nop
 800b80c:	0800caf4 	.word	0x0800caf4
 800b810:	0800cb14 	.word	0x0800cb14
 800b814:	0800cad4 	.word	0x0800cad4

0800b818 <__swsetup_r>:
 800b818:	4b32      	ldr	r3, [pc, #200]	; (800b8e4 <__swsetup_r+0xcc>)
 800b81a:	b570      	push	{r4, r5, r6, lr}
 800b81c:	681d      	ldr	r5, [r3, #0]
 800b81e:	4606      	mov	r6, r0
 800b820:	460c      	mov	r4, r1
 800b822:	b125      	cbz	r5, 800b82e <__swsetup_r+0x16>
 800b824:	69ab      	ldr	r3, [r5, #24]
 800b826:	b913      	cbnz	r3, 800b82e <__swsetup_r+0x16>
 800b828:	4628      	mov	r0, r5
 800b82a:	f000 f985 	bl	800bb38 <__sinit>
 800b82e:	4b2e      	ldr	r3, [pc, #184]	; (800b8e8 <__swsetup_r+0xd0>)
 800b830:	429c      	cmp	r4, r3
 800b832:	d10f      	bne.n	800b854 <__swsetup_r+0x3c>
 800b834:	686c      	ldr	r4, [r5, #4]
 800b836:	89a3      	ldrh	r3, [r4, #12]
 800b838:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b83c:	0719      	lsls	r1, r3, #28
 800b83e:	d42c      	bmi.n	800b89a <__swsetup_r+0x82>
 800b840:	06dd      	lsls	r5, r3, #27
 800b842:	d411      	bmi.n	800b868 <__swsetup_r+0x50>
 800b844:	2309      	movs	r3, #9
 800b846:	6033      	str	r3, [r6, #0]
 800b848:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b84c:	81a3      	strh	r3, [r4, #12]
 800b84e:	f04f 30ff 	mov.w	r0, #4294967295
 800b852:	e03e      	b.n	800b8d2 <__swsetup_r+0xba>
 800b854:	4b25      	ldr	r3, [pc, #148]	; (800b8ec <__swsetup_r+0xd4>)
 800b856:	429c      	cmp	r4, r3
 800b858:	d101      	bne.n	800b85e <__swsetup_r+0x46>
 800b85a:	68ac      	ldr	r4, [r5, #8]
 800b85c:	e7eb      	b.n	800b836 <__swsetup_r+0x1e>
 800b85e:	4b24      	ldr	r3, [pc, #144]	; (800b8f0 <__swsetup_r+0xd8>)
 800b860:	429c      	cmp	r4, r3
 800b862:	bf08      	it	eq
 800b864:	68ec      	ldreq	r4, [r5, #12]
 800b866:	e7e6      	b.n	800b836 <__swsetup_r+0x1e>
 800b868:	0758      	lsls	r0, r3, #29
 800b86a:	d512      	bpl.n	800b892 <__swsetup_r+0x7a>
 800b86c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b86e:	b141      	cbz	r1, 800b882 <__swsetup_r+0x6a>
 800b870:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b874:	4299      	cmp	r1, r3
 800b876:	d002      	beq.n	800b87e <__swsetup_r+0x66>
 800b878:	4630      	mov	r0, r6
 800b87a:	f7ff fb69 	bl	800af50 <_free_r>
 800b87e:	2300      	movs	r3, #0
 800b880:	6363      	str	r3, [r4, #52]	; 0x34
 800b882:	89a3      	ldrh	r3, [r4, #12]
 800b884:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b888:	81a3      	strh	r3, [r4, #12]
 800b88a:	2300      	movs	r3, #0
 800b88c:	6063      	str	r3, [r4, #4]
 800b88e:	6923      	ldr	r3, [r4, #16]
 800b890:	6023      	str	r3, [r4, #0]
 800b892:	89a3      	ldrh	r3, [r4, #12]
 800b894:	f043 0308 	orr.w	r3, r3, #8
 800b898:	81a3      	strh	r3, [r4, #12]
 800b89a:	6923      	ldr	r3, [r4, #16]
 800b89c:	b94b      	cbnz	r3, 800b8b2 <__swsetup_r+0x9a>
 800b89e:	89a3      	ldrh	r3, [r4, #12]
 800b8a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b8a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b8a8:	d003      	beq.n	800b8b2 <__swsetup_r+0x9a>
 800b8aa:	4621      	mov	r1, r4
 800b8ac:	4630      	mov	r0, r6
 800b8ae:	f000 fa09 	bl	800bcc4 <__smakebuf_r>
 800b8b2:	89a0      	ldrh	r0, [r4, #12]
 800b8b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b8b8:	f010 0301 	ands.w	r3, r0, #1
 800b8bc:	d00a      	beq.n	800b8d4 <__swsetup_r+0xbc>
 800b8be:	2300      	movs	r3, #0
 800b8c0:	60a3      	str	r3, [r4, #8]
 800b8c2:	6963      	ldr	r3, [r4, #20]
 800b8c4:	425b      	negs	r3, r3
 800b8c6:	61a3      	str	r3, [r4, #24]
 800b8c8:	6923      	ldr	r3, [r4, #16]
 800b8ca:	b943      	cbnz	r3, 800b8de <__swsetup_r+0xc6>
 800b8cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b8d0:	d1ba      	bne.n	800b848 <__swsetup_r+0x30>
 800b8d2:	bd70      	pop	{r4, r5, r6, pc}
 800b8d4:	0781      	lsls	r1, r0, #30
 800b8d6:	bf58      	it	pl
 800b8d8:	6963      	ldrpl	r3, [r4, #20]
 800b8da:	60a3      	str	r3, [r4, #8]
 800b8dc:	e7f4      	b.n	800b8c8 <__swsetup_r+0xb0>
 800b8de:	2000      	movs	r0, #0
 800b8e0:	e7f7      	b.n	800b8d2 <__swsetup_r+0xba>
 800b8e2:	bf00      	nop
 800b8e4:	20000040 	.word	0x20000040
 800b8e8:	0800caf4 	.word	0x0800caf4
 800b8ec:	0800cb14 	.word	0x0800cb14
 800b8f0:	0800cad4 	.word	0x0800cad4

0800b8f4 <abort>:
 800b8f4:	b508      	push	{r3, lr}
 800b8f6:	2006      	movs	r0, #6
 800b8f8:	f000 fbfc 	bl	800c0f4 <raise>
 800b8fc:	2001      	movs	r0, #1
 800b8fe:	f7f5 f882 	bl	8000a06 <_exit>
	...

0800b904 <__sflush_r>:
 800b904:	898a      	ldrh	r2, [r1, #12]
 800b906:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b90a:	4605      	mov	r5, r0
 800b90c:	0710      	lsls	r0, r2, #28
 800b90e:	460c      	mov	r4, r1
 800b910:	d458      	bmi.n	800b9c4 <__sflush_r+0xc0>
 800b912:	684b      	ldr	r3, [r1, #4]
 800b914:	2b00      	cmp	r3, #0
 800b916:	dc05      	bgt.n	800b924 <__sflush_r+0x20>
 800b918:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	dc02      	bgt.n	800b924 <__sflush_r+0x20>
 800b91e:	2000      	movs	r0, #0
 800b920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b924:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b926:	2e00      	cmp	r6, #0
 800b928:	d0f9      	beq.n	800b91e <__sflush_r+0x1a>
 800b92a:	2300      	movs	r3, #0
 800b92c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b930:	682f      	ldr	r7, [r5, #0]
 800b932:	602b      	str	r3, [r5, #0]
 800b934:	d032      	beq.n	800b99c <__sflush_r+0x98>
 800b936:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b938:	89a3      	ldrh	r3, [r4, #12]
 800b93a:	075a      	lsls	r2, r3, #29
 800b93c:	d505      	bpl.n	800b94a <__sflush_r+0x46>
 800b93e:	6863      	ldr	r3, [r4, #4]
 800b940:	1ac0      	subs	r0, r0, r3
 800b942:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b944:	b10b      	cbz	r3, 800b94a <__sflush_r+0x46>
 800b946:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b948:	1ac0      	subs	r0, r0, r3
 800b94a:	2300      	movs	r3, #0
 800b94c:	4602      	mov	r2, r0
 800b94e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b950:	6a21      	ldr	r1, [r4, #32]
 800b952:	4628      	mov	r0, r5
 800b954:	47b0      	blx	r6
 800b956:	1c43      	adds	r3, r0, #1
 800b958:	89a3      	ldrh	r3, [r4, #12]
 800b95a:	d106      	bne.n	800b96a <__sflush_r+0x66>
 800b95c:	6829      	ldr	r1, [r5, #0]
 800b95e:	291d      	cmp	r1, #29
 800b960:	d82c      	bhi.n	800b9bc <__sflush_r+0xb8>
 800b962:	4a2a      	ldr	r2, [pc, #168]	; (800ba0c <__sflush_r+0x108>)
 800b964:	40ca      	lsrs	r2, r1
 800b966:	07d6      	lsls	r6, r2, #31
 800b968:	d528      	bpl.n	800b9bc <__sflush_r+0xb8>
 800b96a:	2200      	movs	r2, #0
 800b96c:	6062      	str	r2, [r4, #4]
 800b96e:	04d9      	lsls	r1, r3, #19
 800b970:	6922      	ldr	r2, [r4, #16]
 800b972:	6022      	str	r2, [r4, #0]
 800b974:	d504      	bpl.n	800b980 <__sflush_r+0x7c>
 800b976:	1c42      	adds	r2, r0, #1
 800b978:	d101      	bne.n	800b97e <__sflush_r+0x7a>
 800b97a:	682b      	ldr	r3, [r5, #0]
 800b97c:	b903      	cbnz	r3, 800b980 <__sflush_r+0x7c>
 800b97e:	6560      	str	r0, [r4, #84]	; 0x54
 800b980:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b982:	602f      	str	r7, [r5, #0]
 800b984:	2900      	cmp	r1, #0
 800b986:	d0ca      	beq.n	800b91e <__sflush_r+0x1a>
 800b988:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b98c:	4299      	cmp	r1, r3
 800b98e:	d002      	beq.n	800b996 <__sflush_r+0x92>
 800b990:	4628      	mov	r0, r5
 800b992:	f7ff fadd 	bl	800af50 <_free_r>
 800b996:	2000      	movs	r0, #0
 800b998:	6360      	str	r0, [r4, #52]	; 0x34
 800b99a:	e7c1      	b.n	800b920 <__sflush_r+0x1c>
 800b99c:	6a21      	ldr	r1, [r4, #32]
 800b99e:	2301      	movs	r3, #1
 800b9a0:	4628      	mov	r0, r5
 800b9a2:	47b0      	blx	r6
 800b9a4:	1c41      	adds	r1, r0, #1
 800b9a6:	d1c7      	bne.n	800b938 <__sflush_r+0x34>
 800b9a8:	682b      	ldr	r3, [r5, #0]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d0c4      	beq.n	800b938 <__sflush_r+0x34>
 800b9ae:	2b1d      	cmp	r3, #29
 800b9b0:	d001      	beq.n	800b9b6 <__sflush_r+0xb2>
 800b9b2:	2b16      	cmp	r3, #22
 800b9b4:	d101      	bne.n	800b9ba <__sflush_r+0xb6>
 800b9b6:	602f      	str	r7, [r5, #0]
 800b9b8:	e7b1      	b.n	800b91e <__sflush_r+0x1a>
 800b9ba:	89a3      	ldrh	r3, [r4, #12]
 800b9bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9c0:	81a3      	strh	r3, [r4, #12]
 800b9c2:	e7ad      	b.n	800b920 <__sflush_r+0x1c>
 800b9c4:	690f      	ldr	r7, [r1, #16]
 800b9c6:	2f00      	cmp	r7, #0
 800b9c8:	d0a9      	beq.n	800b91e <__sflush_r+0x1a>
 800b9ca:	0793      	lsls	r3, r2, #30
 800b9cc:	680e      	ldr	r6, [r1, #0]
 800b9ce:	bf08      	it	eq
 800b9d0:	694b      	ldreq	r3, [r1, #20]
 800b9d2:	600f      	str	r7, [r1, #0]
 800b9d4:	bf18      	it	ne
 800b9d6:	2300      	movne	r3, #0
 800b9d8:	eba6 0807 	sub.w	r8, r6, r7
 800b9dc:	608b      	str	r3, [r1, #8]
 800b9de:	f1b8 0f00 	cmp.w	r8, #0
 800b9e2:	dd9c      	ble.n	800b91e <__sflush_r+0x1a>
 800b9e4:	6a21      	ldr	r1, [r4, #32]
 800b9e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b9e8:	4643      	mov	r3, r8
 800b9ea:	463a      	mov	r2, r7
 800b9ec:	4628      	mov	r0, r5
 800b9ee:	47b0      	blx	r6
 800b9f0:	2800      	cmp	r0, #0
 800b9f2:	dc06      	bgt.n	800ba02 <__sflush_r+0xfe>
 800b9f4:	89a3      	ldrh	r3, [r4, #12]
 800b9f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9fa:	81a3      	strh	r3, [r4, #12]
 800b9fc:	f04f 30ff 	mov.w	r0, #4294967295
 800ba00:	e78e      	b.n	800b920 <__sflush_r+0x1c>
 800ba02:	4407      	add	r7, r0
 800ba04:	eba8 0800 	sub.w	r8, r8, r0
 800ba08:	e7e9      	b.n	800b9de <__sflush_r+0xda>
 800ba0a:	bf00      	nop
 800ba0c:	20400001 	.word	0x20400001

0800ba10 <_fflush_r>:
 800ba10:	b538      	push	{r3, r4, r5, lr}
 800ba12:	690b      	ldr	r3, [r1, #16]
 800ba14:	4605      	mov	r5, r0
 800ba16:	460c      	mov	r4, r1
 800ba18:	b913      	cbnz	r3, 800ba20 <_fflush_r+0x10>
 800ba1a:	2500      	movs	r5, #0
 800ba1c:	4628      	mov	r0, r5
 800ba1e:	bd38      	pop	{r3, r4, r5, pc}
 800ba20:	b118      	cbz	r0, 800ba2a <_fflush_r+0x1a>
 800ba22:	6983      	ldr	r3, [r0, #24]
 800ba24:	b90b      	cbnz	r3, 800ba2a <_fflush_r+0x1a>
 800ba26:	f000 f887 	bl	800bb38 <__sinit>
 800ba2a:	4b14      	ldr	r3, [pc, #80]	; (800ba7c <_fflush_r+0x6c>)
 800ba2c:	429c      	cmp	r4, r3
 800ba2e:	d11b      	bne.n	800ba68 <_fflush_r+0x58>
 800ba30:	686c      	ldr	r4, [r5, #4]
 800ba32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d0ef      	beq.n	800ba1a <_fflush_r+0xa>
 800ba3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ba3c:	07d0      	lsls	r0, r2, #31
 800ba3e:	d404      	bmi.n	800ba4a <_fflush_r+0x3a>
 800ba40:	0599      	lsls	r1, r3, #22
 800ba42:	d402      	bmi.n	800ba4a <_fflush_r+0x3a>
 800ba44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba46:	f000 f915 	bl	800bc74 <__retarget_lock_acquire_recursive>
 800ba4a:	4628      	mov	r0, r5
 800ba4c:	4621      	mov	r1, r4
 800ba4e:	f7ff ff59 	bl	800b904 <__sflush_r>
 800ba52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba54:	07da      	lsls	r2, r3, #31
 800ba56:	4605      	mov	r5, r0
 800ba58:	d4e0      	bmi.n	800ba1c <_fflush_r+0xc>
 800ba5a:	89a3      	ldrh	r3, [r4, #12]
 800ba5c:	059b      	lsls	r3, r3, #22
 800ba5e:	d4dd      	bmi.n	800ba1c <_fflush_r+0xc>
 800ba60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba62:	f000 f908 	bl	800bc76 <__retarget_lock_release_recursive>
 800ba66:	e7d9      	b.n	800ba1c <_fflush_r+0xc>
 800ba68:	4b05      	ldr	r3, [pc, #20]	; (800ba80 <_fflush_r+0x70>)
 800ba6a:	429c      	cmp	r4, r3
 800ba6c:	d101      	bne.n	800ba72 <_fflush_r+0x62>
 800ba6e:	68ac      	ldr	r4, [r5, #8]
 800ba70:	e7df      	b.n	800ba32 <_fflush_r+0x22>
 800ba72:	4b04      	ldr	r3, [pc, #16]	; (800ba84 <_fflush_r+0x74>)
 800ba74:	429c      	cmp	r4, r3
 800ba76:	bf08      	it	eq
 800ba78:	68ec      	ldreq	r4, [r5, #12]
 800ba7a:	e7da      	b.n	800ba32 <_fflush_r+0x22>
 800ba7c:	0800caf4 	.word	0x0800caf4
 800ba80:	0800cb14 	.word	0x0800cb14
 800ba84:	0800cad4 	.word	0x0800cad4

0800ba88 <std>:
 800ba88:	2300      	movs	r3, #0
 800ba8a:	b510      	push	{r4, lr}
 800ba8c:	4604      	mov	r4, r0
 800ba8e:	e9c0 3300 	strd	r3, r3, [r0]
 800ba92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba96:	6083      	str	r3, [r0, #8]
 800ba98:	8181      	strh	r1, [r0, #12]
 800ba9a:	6643      	str	r3, [r0, #100]	; 0x64
 800ba9c:	81c2      	strh	r2, [r0, #14]
 800ba9e:	6183      	str	r3, [r0, #24]
 800baa0:	4619      	mov	r1, r3
 800baa2:	2208      	movs	r2, #8
 800baa4:	305c      	adds	r0, #92	; 0x5c
 800baa6:	f7ff fa4b 	bl	800af40 <memset>
 800baaa:	4b05      	ldr	r3, [pc, #20]	; (800bac0 <std+0x38>)
 800baac:	6263      	str	r3, [r4, #36]	; 0x24
 800baae:	4b05      	ldr	r3, [pc, #20]	; (800bac4 <std+0x3c>)
 800bab0:	62a3      	str	r3, [r4, #40]	; 0x28
 800bab2:	4b05      	ldr	r3, [pc, #20]	; (800bac8 <std+0x40>)
 800bab4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bab6:	4b05      	ldr	r3, [pc, #20]	; (800bacc <std+0x44>)
 800bab8:	6224      	str	r4, [r4, #32]
 800baba:	6323      	str	r3, [r4, #48]	; 0x30
 800babc:	bd10      	pop	{r4, pc}
 800babe:	bf00      	nop
 800bac0:	0800c12d 	.word	0x0800c12d
 800bac4:	0800c14f 	.word	0x0800c14f
 800bac8:	0800c187 	.word	0x0800c187
 800bacc:	0800c1ab 	.word	0x0800c1ab

0800bad0 <_cleanup_r>:
 800bad0:	4901      	ldr	r1, [pc, #4]	; (800bad8 <_cleanup_r+0x8>)
 800bad2:	f000 b8af 	b.w	800bc34 <_fwalk_reent>
 800bad6:	bf00      	nop
 800bad8:	0800ba11 	.word	0x0800ba11

0800badc <__sfmoreglue>:
 800badc:	b570      	push	{r4, r5, r6, lr}
 800bade:	2268      	movs	r2, #104	; 0x68
 800bae0:	1e4d      	subs	r5, r1, #1
 800bae2:	4355      	muls	r5, r2
 800bae4:	460e      	mov	r6, r1
 800bae6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800baea:	f7ff fa9d 	bl	800b028 <_malloc_r>
 800baee:	4604      	mov	r4, r0
 800baf0:	b140      	cbz	r0, 800bb04 <__sfmoreglue+0x28>
 800baf2:	2100      	movs	r1, #0
 800baf4:	e9c0 1600 	strd	r1, r6, [r0]
 800baf8:	300c      	adds	r0, #12
 800bafa:	60a0      	str	r0, [r4, #8]
 800bafc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bb00:	f7ff fa1e 	bl	800af40 <memset>
 800bb04:	4620      	mov	r0, r4
 800bb06:	bd70      	pop	{r4, r5, r6, pc}

0800bb08 <__sfp_lock_acquire>:
 800bb08:	4801      	ldr	r0, [pc, #4]	; (800bb10 <__sfp_lock_acquire+0x8>)
 800bb0a:	f000 b8b3 	b.w	800bc74 <__retarget_lock_acquire_recursive>
 800bb0e:	bf00      	nop
 800bb10:	200007ad 	.word	0x200007ad

0800bb14 <__sfp_lock_release>:
 800bb14:	4801      	ldr	r0, [pc, #4]	; (800bb1c <__sfp_lock_release+0x8>)
 800bb16:	f000 b8ae 	b.w	800bc76 <__retarget_lock_release_recursive>
 800bb1a:	bf00      	nop
 800bb1c:	200007ad 	.word	0x200007ad

0800bb20 <__sinit_lock_acquire>:
 800bb20:	4801      	ldr	r0, [pc, #4]	; (800bb28 <__sinit_lock_acquire+0x8>)
 800bb22:	f000 b8a7 	b.w	800bc74 <__retarget_lock_acquire_recursive>
 800bb26:	bf00      	nop
 800bb28:	200007ae 	.word	0x200007ae

0800bb2c <__sinit_lock_release>:
 800bb2c:	4801      	ldr	r0, [pc, #4]	; (800bb34 <__sinit_lock_release+0x8>)
 800bb2e:	f000 b8a2 	b.w	800bc76 <__retarget_lock_release_recursive>
 800bb32:	bf00      	nop
 800bb34:	200007ae 	.word	0x200007ae

0800bb38 <__sinit>:
 800bb38:	b510      	push	{r4, lr}
 800bb3a:	4604      	mov	r4, r0
 800bb3c:	f7ff fff0 	bl	800bb20 <__sinit_lock_acquire>
 800bb40:	69a3      	ldr	r3, [r4, #24]
 800bb42:	b11b      	cbz	r3, 800bb4c <__sinit+0x14>
 800bb44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb48:	f7ff bff0 	b.w	800bb2c <__sinit_lock_release>
 800bb4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bb50:	6523      	str	r3, [r4, #80]	; 0x50
 800bb52:	4b13      	ldr	r3, [pc, #76]	; (800bba0 <__sinit+0x68>)
 800bb54:	4a13      	ldr	r2, [pc, #76]	; (800bba4 <__sinit+0x6c>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	62a2      	str	r2, [r4, #40]	; 0x28
 800bb5a:	42a3      	cmp	r3, r4
 800bb5c:	bf04      	itt	eq
 800bb5e:	2301      	moveq	r3, #1
 800bb60:	61a3      	streq	r3, [r4, #24]
 800bb62:	4620      	mov	r0, r4
 800bb64:	f000 f820 	bl	800bba8 <__sfp>
 800bb68:	6060      	str	r0, [r4, #4]
 800bb6a:	4620      	mov	r0, r4
 800bb6c:	f000 f81c 	bl	800bba8 <__sfp>
 800bb70:	60a0      	str	r0, [r4, #8]
 800bb72:	4620      	mov	r0, r4
 800bb74:	f000 f818 	bl	800bba8 <__sfp>
 800bb78:	2200      	movs	r2, #0
 800bb7a:	60e0      	str	r0, [r4, #12]
 800bb7c:	2104      	movs	r1, #4
 800bb7e:	6860      	ldr	r0, [r4, #4]
 800bb80:	f7ff ff82 	bl	800ba88 <std>
 800bb84:	68a0      	ldr	r0, [r4, #8]
 800bb86:	2201      	movs	r2, #1
 800bb88:	2109      	movs	r1, #9
 800bb8a:	f7ff ff7d 	bl	800ba88 <std>
 800bb8e:	68e0      	ldr	r0, [r4, #12]
 800bb90:	2202      	movs	r2, #2
 800bb92:	2112      	movs	r1, #18
 800bb94:	f7ff ff78 	bl	800ba88 <std>
 800bb98:	2301      	movs	r3, #1
 800bb9a:	61a3      	str	r3, [r4, #24]
 800bb9c:	e7d2      	b.n	800bb44 <__sinit+0xc>
 800bb9e:	bf00      	nop
 800bba0:	0800ca9c 	.word	0x0800ca9c
 800bba4:	0800bad1 	.word	0x0800bad1

0800bba8 <__sfp>:
 800bba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbaa:	4607      	mov	r7, r0
 800bbac:	f7ff ffac 	bl	800bb08 <__sfp_lock_acquire>
 800bbb0:	4b1e      	ldr	r3, [pc, #120]	; (800bc2c <__sfp+0x84>)
 800bbb2:	681e      	ldr	r6, [r3, #0]
 800bbb4:	69b3      	ldr	r3, [r6, #24]
 800bbb6:	b913      	cbnz	r3, 800bbbe <__sfp+0x16>
 800bbb8:	4630      	mov	r0, r6
 800bbba:	f7ff ffbd 	bl	800bb38 <__sinit>
 800bbbe:	3648      	adds	r6, #72	; 0x48
 800bbc0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bbc4:	3b01      	subs	r3, #1
 800bbc6:	d503      	bpl.n	800bbd0 <__sfp+0x28>
 800bbc8:	6833      	ldr	r3, [r6, #0]
 800bbca:	b30b      	cbz	r3, 800bc10 <__sfp+0x68>
 800bbcc:	6836      	ldr	r6, [r6, #0]
 800bbce:	e7f7      	b.n	800bbc0 <__sfp+0x18>
 800bbd0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bbd4:	b9d5      	cbnz	r5, 800bc0c <__sfp+0x64>
 800bbd6:	4b16      	ldr	r3, [pc, #88]	; (800bc30 <__sfp+0x88>)
 800bbd8:	60e3      	str	r3, [r4, #12]
 800bbda:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bbde:	6665      	str	r5, [r4, #100]	; 0x64
 800bbe0:	f000 f847 	bl	800bc72 <__retarget_lock_init_recursive>
 800bbe4:	f7ff ff96 	bl	800bb14 <__sfp_lock_release>
 800bbe8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bbec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bbf0:	6025      	str	r5, [r4, #0]
 800bbf2:	61a5      	str	r5, [r4, #24]
 800bbf4:	2208      	movs	r2, #8
 800bbf6:	4629      	mov	r1, r5
 800bbf8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bbfc:	f7ff f9a0 	bl	800af40 <memset>
 800bc00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bc04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bc08:	4620      	mov	r0, r4
 800bc0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc0c:	3468      	adds	r4, #104	; 0x68
 800bc0e:	e7d9      	b.n	800bbc4 <__sfp+0x1c>
 800bc10:	2104      	movs	r1, #4
 800bc12:	4638      	mov	r0, r7
 800bc14:	f7ff ff62 	bl	800badc <__sfmoreglue>
 800bc18:	4604      	mov	r4, r0
 800bc1a:	6030      	str	r0, [r6, #0]
 800bc1c:	2800      	cmp	r0, #0
 800bc1e:	d1d5      	bne.n	800bbcc <__sfp+0x24>
 800bc20:	f7ff ff78 	bl	800bb14 <__sfp_lock_release>
 800bc24:	230c      	movs	r3, #12
 800bc26:	603b      	str	r3, [r7, #0]
 800bc28:	e7ee      	b.n	800bc08 <__sfp+0x60>
 800bc2a:	bf00      	nop
 800bc2c:	0800ca9c 	.word	0x0800ca9c
 800bc30:	ffff0001 	.word	0xffff0001

0800bc34 <_fwalk_reent>:
 800bc34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc38:	4606      	mov	r6, r0
 800bc3a:	4688      	mov	r8, r1
 800bc3c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bc40:	2700      	movs	r7, #0
 800bc42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bc46:	f1b9 0901 	subs.w	r9, r9, #1
 800bc4a:	d505      	bpl.n	800bc58 <_fwalk_reent+0x24>
 800bc4c:	6824      	ldr	r4, [r4, #0]
 800bc4e:	2c00      	cmp	r4, #0
 800bc50:	d1f7      	bne.n	800bc42 <_fwalk_reent+0xe>
 800bc52:	4638      	mov	r0, r7
 800bc54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc58:	89ab      	ldrh	r3, [r5, #12]
 800bc5a:	2b01      	cmp	r3, #1
 800bc5c:	d907      	bls.n	800bc6e <_fwalk_reent+0x3a>
 800bc5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc62:	3301      	adds	r3, #1
 800bc64:	d003      	beq.n	800bc6e <_fwalk_reent+0x3a>
 800bc66:	4629      	mov	r1, r5
 800bc68:	4630      	mov	r0, r6
 800bc6a:	47c0      	blx	r8
 800bc6c:	4307      	orrs	r7, r0
 800bc6e:	3568      	adds	r5, #104	; 0x68
 800bc70:	e7e9      	b.n	800bc46 <_fwalk_reent+0x12>

0800bc72 <__retarget_lock_init_recursive>:
 800bc72:	4770      	bx	lr

0800bc74 <__retarget_lock_acquire_recursive>:
 800bc74:	4770      	bx	lr

0800bc76 <__retarget_lock_release_recursive>:
 800bc76:	4770      	bx	lr

0800bc78 <__swhatbuf_r>:
 800bc78:	b570      	push	{r4, r5, r6, lr}
 800bc7a:	460e      	mov	r6, r1
 800bc7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc80:	2900      	cmp	r1, #0
 800bc82:	b096      	sub	sp, #88	; 0x58
 800bc84:	4614      	mov	r4, r2
 800bc86:	461d      	mov	r5, r3
 800bc88:	da08      	bge.n	800bc9c <__swhatbuf_r+0x24>
 800bc8a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bc8e:	2200      	movs	r2, #0
 800bc90:	602a      	str	r2, [r5, #0]
 800bc92:	061a      	lsls	r2, r3, #24
 800bc94:	d410      	bmi.n	800bcb8 <__swhatbuf_r+0x40>
 800bc96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc9a:	e00e      	b.n	800bcba <__swhatbuf_r+0x42>
 800bc9c:	466a      	mov	r2, sp
 800bc9e:	f000 faab 	bl	800c1f8 <_fstat_r>
 800bca2:	2800      	cmp	r0, #0
 800bca4:	dbf1      	blt.n	800bc8a <__swhatbuf_r+0x12>
 800bca6:	9a01      	ldr	r2, [sp, #4]
 800bca8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bcac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bcb0:	425a      	negs	r2, r3
 800bcb2:	415a      	adcs	r2, r3
 800bcb4:	602a      	str	r2, [r5, #0]
 800bcb6:	e7ee      	b.n	800bc96 <__swhatbuf_r+0x1e>
 800bcb8:	2340      	movs	r3, #64	; 0x40
 800bcba:	2000      	movs	r0, #0
 800bcbc:	6023      	str	r3, [r4, #0]
 800bcbe:	b016      	add	sp, #88	; 0x58
 800bcc0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bcc4 <__smakebuf_r>:
 800bcc4:	898b      	ldrh	r3, [r1, #12]
 800bcc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bcc8:	079d      	lsls	r5, r3, #30
 800bcca:	4606      	mov	r6, r0
 800bccc:	460c      	mov	r4, r1
 800bcce:	d507      	bpl.n	800bce0 <__smakebuf_r+0x1c>
 800bcd0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bcd4:	6023      	str	r3, [r4, #0]
 800bcd6:	6123      	str	r3, [r4, #16]
 800bcd8:	2301      	movs	r3, #1
 800bcda:	6163      	str	r3, [r4, #20]
 800bcdc:	b002      	add	sp, #8
 800bcde:	bd70      	pop	{r4, r5, r6, pc}
 800bce0:	ab01      	add	r3, sp, #4
 800bce2:	466a      	mov	r2, sp
 800bce4:	f7ff ffc8 	bl	800bc78 <__swhatbuf_r>
 800bce8:	9900      	ldr	r1, [sp, #0]
 800bcea:	4605      	mov	r5, r0
 800bcec:	4630      	mov	r0, r6
 800bcee:	f7ff f99b 	bl	800b028 <_malloc_r>
 800bcf2:	b948      	cbnz	r0, 800bd08 <__smakebuf_r+0x44>
 800bcf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcf8:	059a      	lsls	r2, r3, #22
 800bcfa:	d4ef      	bmi.n	800bcdc <__smakebuf_r+0x18>
 800bcfc:	f023 0303 	bic.w	r3, r3, #3
 800bd00:	f043 0302 	orr.w	r3, r3, #2
 800bd04:	81a3      	strh	r3, [r4, #12]
 800bd06:	e7e3      	b.n	800bcd0 <__smakebuf_r+0xc>
 800bd08:	4b0d      	ldr	r3, [pc, #52]	; (800bd40 <__smakebuf_r+0x7c>)
 800bd0a:	62b3      	str	r3, [r6, #40]	; 0x28
 800bd0c:	89a3      	ldrh	r3, [r4, #12]
 800bd0e:	6020      	str	r0, [r4, #0]
 800bd10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd14:	81a3      	strh	r3, [r4, #12]
 800bd16:	9b00      	ldr	r3, [sp, #0]
 800bd18:	6163      	str	r3, [r4, #20]
 800bd1a:	9b01      	ldr	r3, [sp, #4]
 800bd1c:	6120      	str	r0, [r4, #16]
 800bd1e:	b15b      	cbz	r3, 800bd38 <__smakebuf_r+0x74>
 800bd20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd24:	4630      	mov	r0, r6
 800bd26:	f000 fa79 	bl	800c21c <_isatty_r>
 800bd2a:	b128      	cbz	r0, 800bd38 <__smakebuf_r+0x74>
 800bd2c:	89a3      	ldrh	r3, [r4, #12]
 800bd2e:	f023 0303 	bic.w	r3, r3, #3
 800bd32:	f043 0301 	orr.w	r3, r3, #1
 800bd36:	81a3      	strh	r3, [r4, #12]
 800bd38:	89a0      	ldrh	r0, [r4, #12]
 800bd3a:	4305      	orrs	r5, r0
 800bd3c:	81a5      	strh	r5, [r4, #12]
 800bd3e:	e7cd      	b.n	800bcdc <__smakebuf_r+0x18>
 800bd40:	0800bad1 	.word	0x0800bad1

0800bd44 <memmove>:
 800bd44:	4288      	cmp	r0, r1
 800bd46:	b510      	push	{r4, lr}
 800bd48:	eb01 0402 	add.w	r4, r1, r2
 800bd4c:	d902      	bls.n	800bd54 <memmove+0x10>
 800bd4e:	4284      	cmp	r4, r0
 800bd50:	4623      	mov	r3, r4
 800bd52:	d807      	bhi.n	800bd64 <memmove+0x20>
 800bd54:	1e43      	subs	r3, r0, #1
 800bd56:	42a1      	cmp	r1, r4
 800bd58:	d008      	beq.n	800bd6c <memmove+0x28>
 800bd5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd62:	e7f8      	b.n	800bd56 <memmove+0x12>
 800bd64:	4402      	add	r2, r0
 800bd66:	4601      	mov	r1, r0
 800bd68:	428a      	cmp	r2, r1
 800bd6a:	d100      	bne.n	800bd6e <memmove+0x2a>
 800bd6c:	bd10      	pop	{r4, pc}
 800bd6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd76:	e7f7      	b.n	800bd68 <memmove+0x24>

0800bd78 <__malloc_lock>:
 800bd78:	4801      	ldr	r0, [pc, #4]	; (800bd80 <__malloc_lock+0x8>)
 800bd7a:	f7ff bf7b 	b.w	800bc74 <__retarget_lock_acquire_recursive>
 800bd7e:	bf00      	nop
 800bd80:	200007ac 	.word	0x200007ac

0800bd84 <__malloc_unlock>:
 800bd84:	4801      	ldr	r0, [pc, #4]	; (800bd8c <__malloc_unlock+0x8>)
 800bd86:	f7ff bf76 	b.w	800bc76 <__retarget_lock_release_recursive>
 800bd8a:	bf00      	nop
 800bd8c:	200007ac 	.word	0x200007ac

0800bd90 <_realloc_r>:
 800bd90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd94:	4680      	mov	r8, r0
 800bd96:	4614      	mov	r4, r2
 800bd98:	460e      	mov	r6, r1
 800bd9a:	b921      	cbnz	r1, 800bda6 <_realloc_r+0x16>
 800bd9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bda0:	4611      	mov	r1, r2
 800bda2:	f7ff b941 	b.w	800b028 <_malloc_r>
 800bda6:	b92a      	cbnz	r2, 800bdb4 <_realloc_r+0x24>
 800bda8:	f7ff f8d2 	bl	800af50 <_free_r>
 800bdac:	4625      	mov	r5, r4
 800bdae:	4628      	mov	r0, r5
 800bdb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdb4:	f000 fa54 	bl	800c260 <_malloc_usable_size_r>
 800bdb8:	4284      	cmp	r4, r0
 800bdba:	4607      	mov	r7, r0
 800bdbc:	d802      	bhi.n	800bdc4 <_realloc_r+0x34>
 800bdbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bdc2:	d812      	bhi.n	800bdea <_realloc_r+0x5a>
 800bdc4:	4621      	mov	r1, r4
 800bdc6:	4640      	mov	r0, r8
 800bdc8:	f7ff f92e 	bl	800b028 <_malloc_r>
 800bdcc:	4605      	mov	r5, r0
 800bdce:	2800      	cmp	r0, #0
 800bdd0:	d0ed      	beq.n	800bdae <_realloc_r+0x1e>
 800bdd2:	42bc      	cmp	r4, r7
 800bdd4:	4622      	mov	r2, r4
 800bdd6:	4631      	mov	r1, r6
 800bdd8:	bf28      	it	cs
 800bdda:	463a      	movcs	r2, r7
 800bddc:	f7ff f8a2 	bl	800af24 <memcpy>
 800bde0:	4631      	mov	r1, r6
 800bde2:	4640      	mov	r0, r8
 800bde4:	f7ff f8b4 	bl	800af50 <_free_r>
 800bde8:	e7e1      	b.n	800bdae <_realloc_r+0x1e>
 800bdea:	4635      	mov	r5, r6
 800bdec:	e7df      	b.n	800bdae <_realloc_r+0x1e>

0800bdee <__ssputs_r>:
 800bdee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdf2:	688e      	ldr	r6, [r1, #8]
 800bdf4:	429e      	cmp	r6, r3
 800bdf6:	4682      	mov	sl, r0
 800bdf8:	460c      	mov	r4, r1
 800bdfa:	4690      	mov	r8, r2
 800bdfc:	461f      	mov	r7, r3
 800bdfe:	d838      	bhi.n	800be72 <__ssputs_r+0x84>
 800be00:	898a      	ldrh	r2, [r1, #12]
 800be02:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800be06:	d032      	beq.n	800be6e <__ssputs_r+0x80>
 800be08:	6825      	ldr	r5, [r4, #0]
 800be0a:	6909      	ldr	r1, [r1, #16]
 800be0c:	eba5 0901 	sub.w	r9, r5, r1
 800be10:	6965      	ldr	r5, [r4, #20]
 800be12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800be16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800be1a:	3301      	adds	r3, #1
 800be1c:	444b      	add	r3, r9
 800be1e:	106d      	asrs	r5, r5, #1
 800be20:	429d      	cmp	r5, r3
 800be22:	bf38      	it	cc
 800be24:	461d      	movcc	r5, r3
 800be26:	0553      	lsls	r3, r2, #21
 800be28:	d531      	bpl.n	800be8e <__ssputs_r+0xa0>
 800be2a:	4629      	mov	r1, r5
 800be2c:	f7ff f8fc 	bl	800b028 <_malloc_r>
 800be30:	4606      	mov	r6, r0
 800be32:	b950      	cbnz	r0, 800be4a <__ssputs_r+0x5c>
 800be34:	230c      	movs	r3, #12
 800be36:	f8ca 3000 	str.w	r3, [sl]
 800be3a:	89a3      	ldrh	r3, [r4, #12]
 800be3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be40:	81a3      	strh	r3, [r4, #12]
 800be42:	f04f 30ff 	mov.w	r0, #4294967295
 800be46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be4a:	6921      	ldr	r1, [r4, #16]
 800be4c:	464a      	mov	r2, r9
 800be4e:	f7ff f869 	bl	800af24 <memcpy>
 800be52:	89a3      	ldrh	r3, [r4, #12]
 800be54:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800be58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be5c:	81a3      	strh	r3, [r4, #12]
 800be5e:	6126      	str	r6, [r4, #16]
 800be60:	6165      	str	r5, [r4, #20]
 800be62:	444e      	add	r6, r9
 800be64:	eba5 0509 	sub.w	r5, r5, r9
 800be68:	6026      	str	r6, [r4, #0]
 800be6a:	60a5      	str	r5, [r4, #8]
 800be6c:	463e      	mov	r6, r7
 800be6e:	42be      	cmp	r6, r7
 800be70:	d900      	bls.n	800be74 <__ssputs_r+0x86>
 800be72:	463e      	mov	r6, r7
 800be74:	6820      	ldr	r0, [r4, #0]
 800be76:	4632      	mov	r2, r6
 800be78:	4641      	mov	r1, r8
 800be7a:	f7ff ff63 	bl	800bd44 <memmove>
 800be7e:	68a3      	ldr	r3, [r4, #8]
 800be80:	1b9b      	subs	r3, r3, r6
 800be82:	60a3      	str	r3, [r4, #8]
 800be84:	6823      	ldr	r3, [r4, #0]
 800be86:	4433      	add	r3, r6
 800be88:	6023      	str	r3, [r4, #0]
 800be8a:	2000      	movs	r0, #0
 800be8c:	e7db      	b.n	800be46 <__ssputs_r+0x58>
 800be8e:	462a      	mov	r2, r5
 800be90:	f7ff ff7e 	bl	800bd90 <_realloc_r>
 800be94:	4606      	mov	r6, r0
 800be96:	2800      	cmp	r0, #0
 800be98:	d1e1      	bne.n	800be5e <__ssputs_r+0x70>
 800be9a:	6921      	ldr	r1, [r4, #16]
 800be9c:	4650      	mov	r0, sl
 800be9e:	f7ff f857 	bl	800af50 <_free_r>
 800bea2:	e7c7      	b.n	800be34 <__ssputs_r+0x46>

0800bea4 <_svfiprintf_r>:
 800bea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea8:	4698      	mov	r8, r3
 800beaa:	898b      	ldrh	r3, [r1, #12]
 800beac:	061b      	lsls	r3, r3, #24
 800beae:	b09d      	sub	sp, #116	; 0x74
 800beb0:	4607      	mov	r7, r0
 800beb2:	460d      	mov	r5, r1
 800beb4:	4614      	mov	r4, r2
 800beb6:	d50e      	bpl.n	800bed6 <_svfiprintf_r+0x32>
 800beb8:	690b      	ldr	r3, [r1, #16]
 800beba:	b963      	cbnz	r3, 800bed6 <_svfiprintf_r+0x32>
 800bebc:	2140      	movs	r1, #64	; 0x40
 800bebe:	f7ff f8b3 	bl	800b028 <_malloc_r>
 800bec2:	6028      	str	r0, [r5, #0]
 800bec4:	6128      	str	r0, [r5, #16]
 800bec6:	b920      	cbnz	r0, 800bed2 <_svfiprintf_r+0x2e>
 800bec8:	230c      	movs	r3, #12
 800beca:	603b      	str	r3, [r7, #0]
 800becc:	f04f 30ff 	mov.w	r0, #4294967295
 800bed0:	e0d1      	b.n	800c076 <_svfiprintf_r+0x1d2>
 800bed2:	2340      	movs	r3, #64	; 0x40
 800bed4:	616b      	str	r3, [r5, #20]
 800bed6:	2300      	movs	r3, #0
 800bed8:	9309      	str	r3, [sp, #36]	; 0x24
 800beda:	2320      	movs	r3, #32
 800bedc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bee0:	f8cd 800c 	str.w	r8, [sp, #12]
 800bee4:	2330      	movs	r3, #48	; 0x30
 800bee6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c090 <_svfiprintf_r+0x1ec>
 800beea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800beee:	f04f 0901 	mov.w	r9, #1
 800bef2:	4623      	mov	r3, r4
 800bef4:	469a      	mov	sl, r3
 800bef6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800befa:	b10a      	cbz	r2, 800bf00 <_svfiprintf_r+0x5c>
 800befc:	2a25      	cmp	r2, #37	; 0x25
 800befe:	d1f9      	bne.n	800bef4 <_svfiprintf_r+0x50>
 800bf00:	ebba 0b04 	subs.w	fp, sl, r4
 800bf04:	d00b      	beq.n	800bf1e <_svfiprintf_r+0x7a>
 800bf06:	465b      	mov	r3, fp
 800bf08:	4622      	mov	r2, r4
 800bf0a:	4629      	mov	r1, r5
 800bf0c:	4638      	mov	r0, r7
 800bf0e:	f7ff ff6e 	bl	800bdee <__ssputs_r>
 800bf12:	3001      	adds	r0, #1
 800bf14:	f000 80aa 	beq.w	800c06c <_svfiprintf_r+0x1c8>
 800bf18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf1a:	445a      	add	r2, fp
 800bf1c:	9209      	str	r2, [sp, #36]	; 0x24
 800bf1e:	f89a 3000 	ldrb.w	r3, [sl]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	f000 80a2 	beq.w	800c06c <_svfiprintf_r+0x1c8>
 800bf28:	2300      	movs	r3, #0
 800bf2a:	f04f 32ff 	mov.w	r2, #4294967295
 800bf2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf32:	f10a 0a01 	add.w	sl, sl, #1
 800bf36:	9304      	str	r3, [sp, #16]
 800bf38:	9307      	str	r3, [sp, #28]
 800bf3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf3e:	931a      	str	r3, [sp, #104]	; 0x68
 800bf40:	4654      	mov	r4, sl
 800bf42:	2205      	movs	r2, #5
 800bf44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf48:	4851      	ldr	r0, [pc, #324]	; (800c090 <_svfiprintf_r+0x1ec>)
 800bf4a:	f7f4 f931 	bl	80001b0 <memchr>
 800bf4e:	9a04      	ldr	r2, [sp, #16]
 800bf50:	b9d8      	cbnz	r0, 800bf8a <_svfiprintf_r+0xe6>
 800bf52:	06d0      	lsls	r0, r2, #27
 800bf54:	bf44      	itt	mi
 800bf56:	2320      	movmi	r3, #32
 800bf58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf5c:	0711      	lsls	r1, r2, #28
 800bf5e:	bf44      	itt	mi
 800bf60:	232b      	movmi	r3, #43	; 0x2b
 800bf62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf66:	f89a 3000 	ldrb.w	r3, [sl]
 800bf6a:	2b2a      	cmp	r3, #42	; 0x2a
 800bf6c:	d015      	beq.n	800bf9a <_svfiprintf_r+0xf6>
 800bf6e:	9a07      	ldr	r2, [sp, #28]
 800bf70:	4654      	mov	r4, sl
 800bf72:	2000      	movs	r0, #0
 800bf74:	f04f 0c0a 	mov.w	ip, #10
 800bf78:	4621      	mov	r1, r4
 800bf7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf7e:	3b30      	subs	r3, #48	; 0x30
 800bf80:	2b09      	cmp	r3, #9
 800bf82:	d94e      	bls.n	800c022 <_svfiprintf_r+0x17e>
 800bf84:	b1b0      	cbz	r0, 800bfb4 <_svfiprintf_r+0x110>
 800bf86:	9207      	str	r2, [sp, #28]
 800bf88:	e014      	b.n	800bfb4 <_svfiprintf_r+0x110>
 800bf8a:	eba0 0308 	sub.w	r3, r0, r8
 800bf8e:	fa09 f303 	lsl.w	r3, r9, r3
 800bf92:	4313      	orrs	r3, r2
 800bf94:	9304      	str	r3, [sp, #16]
 800bf96:	46a2      	mov	sl, r4
 800bf98:	e7d2      	b.n	800bf40 <_svfiprintf_r+0x9c>
 800bf9a:	9b03      	ldr	r3, [sp, #12]
 800bf9c:	1d19      	adds	r1, r3, #4
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	9103      	str	r1, [sp, #12]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	bfbb      	ittet	lt
 800bfa6:	425b      	neglt	r3, r3
 800bfa8:	f042 0202 	orrlt.w	r2, r2, #2
 800bfac:	9307      	strge	r3, [sp, #28]
 800bfae:	9307      	strlt	r3, [sp, #28]
 800bfb0:	bfb8      	it	lt
 800bfb2:	9204      	strlt	r2, [sp, #16]
 800bfb4:	7823      	ldrb	r3, [r4, #0]
 800bfb6:	2b2e      	cmp	r3, #46	; 0x2e
 800bfb8:	d10c      	bne.n	800bfd4 <_svfiprintf_r+0x130>
 800bfba:	7863      	ldrb	r3, [r4, #1]
 800bfbc:	2b2a      	cmp	r3, #42	; 0x2a
 800bfbe:	d135      	bne.n	800c02c <_svfiprintf_r+0x188>
 800bfc0:	9b03      	ldr	r3, [sp, #12]
 800bfc2:	1d1a      	adds	r2, r3, #4
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	9203      	str	r2, [sp, #12]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	bfb8      	it	lt
 800bfcc:	f04f 33ff 	movlt.w	r3, #4294967295
 800bfd0:	3402      	adds	r4, #2
 800bfd2:	9305      	str	r3, [sp, #20]
 800bfd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c0a0 <_svfiprintf_r+0x1fc>
 800bfd8:	7821      	ldrb	r1, [r4, #0]
 800bfda:	2203      	movs	r2, #3
 800bfdc:	4650      	mov	r0, sl
 800bfde:	f7f4 f8e7 	bl	80001b0 <memchr>
 800bfe2:	b140      	cbz	r0, 800bff6 <_svfiprintf_r+0x152>
 800bfe4:	2340      	movs	r3, #64	; 0x40
 800bfe6:	eba0 000a 	sub.w	r0, r0, sl
 800bfea:	fa03 f000 	lsl.w	r0, r3, r0
 800bfee:	9b04      	ldr	r3, [sp, #16]
 800bff0:	4303      	orrs	r3, r0
 800bff2:	3401      	adds	r4, #1
 800bff4:	9304      	str	r3, [sp, #16]
 800bff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bffa:	4826      	ldr	r0, [pc, #152]	; (800c094 <_svfiprintf_r+0x1f0>)
 800bffc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c000:	2206      	movs	r2, #6
 800c002:	f7f4 f8d5 	bl	80001b0 <memchr>
 800c006:	2800      	cmp	r0, #0
 800c008:	d038      	beq.n	800c07c <_svfiprintf_r+0x1d8>
 800c00a:	4b23      	ldr	r3, [pc, #140]	; (800c098 <_svfiprintf_r+0x1f4>)
 800c00c:	bb1b      	cbnz	r3, 800c056 <_svfiprintf_r+0x1b2>
 800c00e:	9b03      	ldr	r3, [sp, #12]
 800c010:	3307      	adds	r3, #7
 800c012:	f023 0307 	bic.w	r3, r3, #7
 800c016:	3308      	adds	r3, #8
 800c018:	9303      	str	r3, [sp, #12]
 800c01a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c01c:	4433      	add	r3, r6
 800c01e:	9309      	str	r3, [sp, #36]	; 0x24
 800c020:	e767      	b.n	800bef2 <_svfiprintf_r+0x4e>
 800c022:	fb0c 3202 	mla	r2, ip, r2, r3
 800c026:	460c      	mov	r4, r1
 800c028:	2001      	movs	r0, #1
 800c02a:	e7a5      	b.n	800bf78 <_svfiprintf_r+0xd4>
 800c02c:	2300      	movs	r3, #0
 800c02e:	3401      	adds	r4, #1
 800c030:	9305      	str	r3, [sp, #20]
 800c032:	4619      	mov	r1, r3
 800c034:	f04f 0c0a 	mov.w	ip, #10
 800c038:	4620      	mov	r0, r4
 800c03a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c03e:	3a30      	subs	r2, #48	; 0x30
 800c040:	2a09      	cmp	r2, #9
 800c042:	d903      	bls.n	800c04c <_svfiprintf_r+0x1a8>
 800c044:	2b00      	cmp	r3, #0
 800c046:	d0c5      	beq.n	800bfd4 <_svfiprintf_r+0x130>
 800c048:	9105      	str	r1, [sp, #20]
 800c04a:	e7c3      	b.n	800bfd4 <_svfiprintf_r+0x130>
 800c04c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c050:	4604      	mov	r4, r0
 800c052:	2301      	movs	r3, #1
 800c054:	e7f0      	b.n	800c038 <_svfiprintf_r+0x194>
 800c056:	ab03      	add	r3, sp, #12
 800c058:	9300      	str	r3, [sp, #0]
 800c05a:	462a      	mov	r2, r5
 800c05c:	4b0f      	ldr	r3, [pc, #60]	; (800c09c <_svfiprintf_r+0x1f8>)
 800c05e:	a904      	add	r1, sp, #16
 800c060:	4638      	mov	r0, r7
 800c062:	f3af 8000 	nop.w
 800c066:	1c42      	adds	r2, r0, #1
 800c068:	4606      	mov	r6, r0
 800c06a:	d1d6      	bne.n	800c01a <_svfiprintf_r+0x176>
 800c06c:	89ab      	ldrh	r3, [r5, #12]
 800c06e:	065b      	lsls	r3, r3, #25
 800c070:	f53f af2c 	bmi.w	800becc <_svfiprintf_r+0x28>
 800c074:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c076:	b01d      	add	sp, #116	; 0x74
 800c078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c07c:	ab03      	add	r3, sp, #12
 800c07e:	9300      	str	r3, [sp, #0]
 800c080:	462a      	mov	r2, r5
 800c082:	4b06      	ldr	r3, [pc, #24]	; (800c09c <_svfiprintf_r+0x1f8>)
 800c084:	a904      	add	r1, sp, #16
 800c086:	4638      	mov	r0, r7
 800c088:	f7ff fa0a 	bl	800b4a0 <_printf_i>
 800c08c:	e7eb      	b.n	800c066 <_svfiprintf_r+0x1c2>
 800c08e:	bf00      	nop
 800c090:	0800caa0 	.word	0x0800caa0
 800c094:	0800caaa 	.word	0x0800caaa
 800c098:	00000000 	.word	0x00000000
 800c09c:	0800bdef 	.word	0x0800bdef
 800c0a0:	0800caa6 	.word	0x0800caa6

0800c0a4 <_raise_r>:
 800c0a4:	291f      	cmp	r1, #31
 800c0a6:	b538      	push	{r3, r4, r5, lr}
 800c0a8:	4604      	mov	r4, r0
 800c0aa:	460d      	mov	r5, r1
 800c0ac:	d904      	bls.n	800c0b8 <_raise_r+0x14>
 800c0ae:	2316      	movs	r3, #22
 800c0b0:	6003      	str	r3, [r0, #0]
 800c0b2:	f04f 30ff 	mov.w	r0, #4294967295
 800c0b6:	bd38      	pop	{r3, r4, r5, pc}
 800c0b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c0ba:	b112      	cbz	r2, 800c0c2 <_raise_r+0x1e>
 800c0bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0c0:	b94b      	cbnz	r3, 800c0d6 <_raise_r+0x32>
 800c0c2:	4620      	mov	r0, r4
 800c0c4:	f000 f830 	bl	800c128 <_getpid_r>
 800c0c8:	462a      	mov	r2, r5
 800c0ca:	4601      	mov	r1, r0
 800c0cc:	4620      	mov	r0, r4
 800c0ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0d2:	f000 b817 	b.w	800c104 <_kill_r>
 800c0d6:	2b01      	cmp	r3, #1
 800c0d8:	d00a      	beq.n	800c0f0 <_raise_r+0x4c>
 800c0da:	1c59      	adds	r1, r3, #1
 800c0dc:	d103      	bne.n	800c0e6 <_raise_r+0x42>
 800c0de:	2316      	movs	r3, #22
 800c0e0:	6003      	str	r3, [r0, #0]
 800c0e2:	2001      	movs	r0, #1
 800c0e4:	e7e7      	b.n	800c0b6 <_raise_r+0x12>
 800c0e6:	2400      	movs	r4, #0
 800c0e8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c0ec:	4628      	mov	r0, r5
 800c0ee:	4798      	blx	r3
 800c0f0:	2000      	movs	r0, #0
 800c0f2:	e7e0      	b.n	800c0b6 <_raise_r+0x12>

0800c0f4 <raise>:
 800c0f4:	4b02      	ldr	r3, [pc, #8]	; (800c100 <raise+0xc>)
 800c0f6:	4601      	mov	r1, r0
 800c0f8:	6818      	ldr	r0, [r3, #0]
 800c0fa:	f7ff bfd3 	b.w	800c0a4 <_raise_r>
 800c0fe:	bf00      	nop
 800c100:	20000040 	.word	0x20000040

0800c104 <_kill_r>:
 800c104:	b538      	push	{r3, r4, r5, lr}
 800c106:	4d07      	ldr	r5, [pc, #28]	; (800c124 <_kill_r+0x20>)
 800c108:	2300      	movs	r3, #0
 800c10a:	4604      	mov	r4, r0
 800c10c:	4608      	mov	r0, r1
 800c10e:	4611      	mov	r1, r2
 800c110:	602b      	str	r3, [r5, #0]
 800c112:	f7f4 fc68 	bl	80009e6 <_kill>
 800c116:	1c43      	adds	r3, r0, #1
 800c118:	d102      	bne.n	800c120 <_kill_r+0x1c>
 800c11a:	682b      	ldr	r3, [r5, #0]
 800c11c:	b103      	cbz	r3, 800c120 <_kill_r+0x1c>
 800c11e:	6023      	str	r3, [r4, #0]
 800c120:	bd38      	pop	{r3, r4, r5, pc}
 800c122:	bf00      	nop
 800c124:	200007b0 	.word	0x200007b0

0800c128 <_getpid_r>:
 800c128:	f7f4 bc55 	b.w	80009d6 <_getpid>

0800c12c <__sread>:
 800c12c:	b510      	push	{r4, lr}
 800c12e:	460c      	mov	r4, r1
 800c130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c134:	f000 f89c 	bl	800c270 <_read_r>
 800c138:	2800      	cmp	r0, #0
 800c13a:	bfab      	itete	ge
 800c13c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c13e:	89a3      	ldrhlt	r3, [r4, #12]
 800c140:	181b      	addge	r3, r3, r0
 800c142:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c146:	bfac      	ite	ge
 800c148:	6563      	strge	r3, [r4, #84]	; 0x54
 800c14a:	81a3      	strhlt	r3, [r4, #12]
 800c14c:	bd10      	pop	{r4, pc}

0800c14e <__swrite>:
 800c14e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c152:	461f      	mov	r7, r3
 800c154:	898b      	ldrh	r3, [r1, #12]
 800c156:	05db      	lsls	r3, r3, #23
 800c158:	4605      	mov	r5, r0
 800c15a:	460c      	mov	r4, r1
 800c15c:	4616      	mov	r6, r2
 800c15e:	d505      	bpl.n	800c16c <__swrite+0x1e>
 800c160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c164:	2302      	movs	r3, #2
 800c166:	2200      	movs	r2, #0
 800c168:	f000 f868 	bl	800c23c <_lseek_r>
 800c16c:	89a3      	ldrh	r3, [r4, #12]
 800c16e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c172:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c176:	81a3      	strh	r3, [r4, #12]
 800c178:	4632      	mov	r2, r6
 800c17a:	463b      	mov	r3, r7
 800c17c:	4628      	mov	r0, r5
 800c17e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c182:	f000 b817 	b.w	800c1b4 <_write_r>

0800c186 <__sseek>:
 800c186:	b510      	push	{r4, lr}
 800c188:	460c      	mov	r4, r1
 800c18a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c18e:	f000 f855 	bl	800c23c <_lseek_r>
 800c192:	1c43      	adds	r3, r0, #1
 800c194:	89a3      	ldrh	r3, [r4, #12]
 800c196:	bf15      	itete	ne
 800c198:	6560      	strne	r0, [r4, #84]	; 0x54
 800c19a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c19e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c1a2:	81a3      	strheq	r3, [r4, #12]
 800c1a4:	bf18      	it	ne
 800c1a6:	81a3      	strhne	r3, [r4, #12]
 800c1a8:	bd10      	pop	{r4, pc}

0800c1aa <__sclose>:
 800c1aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1ae:	f000 b813 	b.w	800c1d8 <_close_r>
	...

0800c1b4 <_write_r>:
 800c1b4:	b538      	push	{r3, r4, r5, lr}
 800c1b6:	4d07      	ldr	r5, [pc, #28]	; (800c1d4 <_write_r+0x20>)
 800c1b8:	4604      	mov	r4, r0
 800c1ba:	4608      	mov	r0, r1
 800c1bc:	4611      	mov	r1, r2
 800c1be:	2200      	movs	r2, #0
 800c1c0:	602a      	str	r2, [r5, #0]
 800c1c2:	461a      	mov	r2, r3
 800c1c4:	f7f4 fc46 	bl	8000a54 <_write>
 800c1c8:	1c43      	adds	r3, r0, #1
 800c1ca:	d102      	bne.n	800c1d2 <_write_r+0x1e>
 800c1cc:	682b      	ldr	r3, [r5, #0]
 800c1ce:	b103      	cbz	r3, 800c1d2 <_write_r+0x1e>
 800c1d0:	6023      	str	r3, [r4, #0]
 800c1d2:	bd38      	pop	{r3, r4, r5, pc}
 800c1d4:	200007b0 	.word	0x200007b0

0800c1d8 <_close_r>:
 800c1d8:	b538      	push	{r3, r4, r5, lr}
 800c1da:	4d06      	ldr	r5, [pc, #24]	; (800c1f4 <_close_r+0x1c>)
 800c1dc:	2300      	movs	r3, #0
 800c1de:	4604      	mov	r4, r0
 800c1e0:	4608      	mov	r0, r1
 800c1e2:	602b      	str	r3, [r5, #0]
 800c1e4:	f7f4 fc52 	bl	8000a8c <_close>
 800c1e8:	1c43      	adds	r3, r0, #1
 800c1ea:	d102      	bne.n	800c1f2 <_close_r+0x1a>
 800c1ec:	682b      	ldr	r3, [r5, #0]
 800c1ee:	b103      	cbz	r3, 800c1f2 <_close_r+0x1a>
 800c1f0:	6023      	str	r3, [r4, #0]
 800c1f2:	bd38      	pop	{r3, r4, r5, pc}
 800c1f4:	200007b0 	.word	0x200007b0

0800c1f8 <_fstat_r>:
 800c1f8:	b538      	push	{r3, r4, r5, lr}
 800c1fa:	4d07      	ldr	r5, [pc, #28]	; (800c218 <_fstat_r+0x20>)
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	4604      	mov	r4, r0
 800c200:	4608      	mov	r0, r1
 800c202:	4611      	mov	r1, r2
 800c204:	602b      	str	r3, [r5, #0]
 800c206:	f7f4 fc4d 	bl	8000aa4 <_fstat>
 800c20a:	1c43      	adds	r3, r0, #1
 800c20c:	d102      	bne.n	800c214 <_fstat_r+0x1c>
 800c20e:	682b      	ldr	r3, [r5, #0]
 800c210:	b103      	cbz	r3, 800c214 <_fstat_r+0x1c>
 800c212:	6023      	str	r3, [r4, #0]
 800c214:	bd38      	pop	{r3, r4, r5, pc}
 800c216:	bf00      	nop
 800c218:	200007b0 	.word	0x200007b0

0800c21c <_isatty_r>:
 800c21c:	b538      	push	{r3, r4, r5, lr}
 800c21e:	4d06      	ldr	r5, [pc, #24]	; (800c238 <_isatty_r+0x1c>)
 800c220:	2300      	movs	r3, #0
 800c222:	4604      	mov	r4, r0
 800c224:	4608      	mov	r0, r1
 800c226:	602b      	str	r3, [r5, #0]
 800c228:	f7f4 fc4c 	bl	8000ac4 <_isatty>
 800c22c:	1c43      	adds	r3, r0, #1
 800c22e:	d102      	bne.n	800c236 <_isatty_r+0x1a>
 800c230:	682b      	ldr	r3, [r5, #0]
 800c232:	b103      	cbz	r3, 800c236 <_isatty_r+0x1a>
 800c234:	6023      	str	r3, [r4, #0]
 800c236:	bd38      	pop	{r3, r4, r5, pc}
 800c238:	200007b0 	.word	0x200007b0

0800c23c <_lseek_r>:
 800c23c:	b538      	push	{r3, r4, r5, lr}
 800c23e:	4d07      	ldr	r5, [pc, #28]	; (800c25c <_lseek_r+0x20>)
 800c240:	4604      	mov	r4, r0
 800c242:	4608      	mov	r0, r1
 800c244:	4611      	mov	r1, r2
 800c246:	2200      	movs	r2, #0
 800c248:	602a      	str	r2, [r5, #0]
 800c24a:	461a      	mov	r2, r3
 800c24c:	f7f4 fc45 	bl	8000ada <_lseek>
 800c250:	1c43      	adds	r3, r0, #1
 800c252:	d102      	bne.n	800c25a <_lseek_r+0x1e>
 800c254:	682b      	ldr	r3, [r5, #0]
 800c256:	b103      	cbz	r3, 800c25a <_lseek_r+0x1e>
 800c258:	6023      	str	r3, [r4, #0]
 800c25a:	bd38      	pop	{r3, r4, r5, pc}
 800c25c:	200007b0 	.word	0x200007b0

0800c260 <_malloc_usable_size_r>:
 800c260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c264:	1f18      	subs	r0, r3, #4
 800c266:	2b00      	cmp	r3, #0
 800c268:	bfbc      	itt	lt
 800c26a:	580b      	ldrlt	r3, [r1, r0]
 800c26c:	18c0      	addlt	r0, r0, r3
 800c26e:	4770      	bx	lr

0800c270 <_read_r>:
 800c270:	b538      	push	{r3, r4, r5, lr}
 800c272:	4d07      	ldr	r5, [pc, #28]	; (800c290 <_read_r+0x20>)
 800c274:	4604      	mov	r4, r0
 800c276:	4608      	mov	r0, r1
 800c278:	4611      	mov	r1, r2
 800c27a:	2200      	movs	r2, #0
 800c27c:	602a      	str	r2, [r5, #0]
 800c27e:	461a      	mov	r2, r3
 800c280:	f7f4 fbcb 	bl	8000a1a <_read>
 800c284:	1c43      	adds	r3, r0, #1
 800c286:	d102      	bne.n	800c28e <_read_r+0x1e>
 800c288:	682b      	ldr	r3, [r5, #0]
 800c28a:	b103      	cbz	r3, 800c28e <_read_r+0x1e>
 800c28c:	6023      	str	r3, [r4, #0]
 800c28e:	bd38      	pop	{r3, r4, r5, pc}
 800c290:	200007b0 	.word	0x200007b0

0800c294 <_init>:
 800c294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c296:	bf00      	nop
 800c298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c29a:	bc08      	pop	{r3}
 800c29c:	469e      	mov	lr, r3
 800c29e:	4770      	bx	lr

0800c2a0 <_fini>:
 800c2a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2a2:	bf00      	nop
 800c2a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2a6:	bc08      	pop	{r3}
 800c2a8:	469e      	mov	lr, r3
 800c2aa:	4770      	bx	lr
