|convolution_n_pixels
clk => convolution_1_pixel:cv_1.clk
clk => input_filter[17][0].CLK
clk => input_filter[17][1].CLK
clk => input_filter[17][2].CLK
clk => input_filter[17][3].CLK
clk => input_filter[17][4].CLK
clk => input_filter[17][5].CLK
clk => input_filter[17][6].CLK
clk => input_filter[17][7].CLK
clk => input_filter[17][8].CLK
clk => input_filter[16][0].CLK
clk => input_filter[16][1].CLK
clk => input_filter[16][2].CLK
clk => input_filter[16][3].CLK
clk => input_filter[16][4].CLK
clk => input_filter[16][5].CLK
clk => input_filter[16][6].CLK
clk => input_filter[16][7].CLK
clk => input_filter[16][8].CLK
clk => input_filter[15][0].CLK
clk => input_filter[15][1].CLK
clk => input_filter[15][2].CLK
clk => input_filter[15][3].CLK
clk => input_filter[15][4].CLK
clk => input_filter[15][5].CLK
clk => input_filter[15][6].CLK
clk => input_filter[15][7].CLK
clk => input_filter[15][8].CLK
clk => input_filter[14][0].CLK
clk => input_filter[14][1].CLK
clk => input_filter[14][2].CLK
clk => input_filter[14][3].CLK
clk => input_filter[14][4].CLK
clk => input_filter[14][5].CLK
clk => input_filter[14][6].CLK
clk => input_filter[14][7].CLK
clk => input_filter[14][8].CLK
clk => input_filter[13][0].CLK
clk => input_filter[13][1].CLK
clk => input_filter[13][2].CLK
clk => input_filter[13][3].CLK
clk => input_filter[13][4].CLK
clk => input_filter[13][5].CLK
clk => input_filter[13][6].CLK
clk => input_filter[13][7].CLK
clk => input_filter[13][8].CLK
clk => input_filter[12][0].CLK
clk => input_filter[12][1].CLK
clk => input_filter[12][2].CLK
clk => input_filter[12][3].CLK
clk => input_filter[12][4].CLK
clk => input_filter[12][5].CLK
clk => input_filter[12][6].CLK
clk => input_filter[12][7].CLK
clk => input_filter[12][8].CLK
clk => input_filter[11][0].CLK
clk => input_filter[11][1].CLK
clk => input_filter[11][2].CLK
clk => input_filter[11][3].CLK
clk => input_filter[11][4].CLK
clk => input_filter[11][5].CLK
clk => input_filter[11][6].CLK
clk => input_filter[11][7].CLK
clk => input_filter[11][8].CLK
clk => input_filter[10][0].CLK
clk => input_filter[10][1].CLK
clk => input_filter[10][2].CLK
clk => input_filter[10][3].CLK
clk => input_filter[10][4].CLK
clk => input_filter[10][5].CLK
clk => input_filter[10][6].CLK
clk => input_filter[10][7].CLK
clk => input_filter[10][8].CLK
clk => input_filter[9][0].CLK
clk => input_filter[9][1].CLK
clk => input_filter[9][2].CLK
clk => input_filter[9][3].CLK
clk => input_filter[9][4].CLK
clk => input_filter[9][5].CLK
clk => input_filter[9][6].CLK
clk => input_filter[9][7].CLK
clk => input_filter[9][8].CLK
clk => input_filter[8][0].CLK
clk => input_filter[8][1].CLK
clk => input_filter[8][2].CLK
clk => input_filter[8][3].CLK
clk => input_filter[8][4].CLK
clk => input_filter[8][5].CLK
clk => input_filter[8][6].CLK
clk => input_filter[8][7].CLK
clk => input_filter[8][8].CLK
clk => input_filter[7][0].CLK
clk => input_filter[7][1].CLK
clk => input_filter[7][2].CLK
clk => input_filter[7][3].CLK
clk => input_filter[7][4].CLK
clk => input_filter[7][5].CLK
clk => input_filter[7][6].CLK
clk => input_filter[7][7].CLK
clk => input_filter[7][8].CLK
clk => input_filter[6][0].CLK
clk => input_filter[6][1].CLK
clk => input_filter[6][2].CLK
clk => input_filter[6][3].CLK
clk => input_filter[6][4].CLK
clk => input_filter[6][5].CLK
clk => input_filter[6][6].CLK
clk => input_filter[6][7].CLK
clk => input_filter[6][8].CLK
clk => input_filter[5][0].CLK
clk => input_filter[5][1].CLK
clk => input_filter[5][2].CLK
clk => input_filter[5][3].CLK
clk => input_filter[5][4].CLK
clk => input_filter[5][5].CLK
clk => input_filter[5][6].CLK
clk => input_filter[5][7].CLK
clk => input_filter[5][8].CLK
clk => input_filter[4][0].CLK
clk => input_filter[4][1].CLK
clk => input_filter[4][2].CLK
clk => input_filter[4][3].CLK
clk => input_filter[4][4].CLK
clk => input_filter[4][5].CLK
clk => input_filter[4][6].CLK
clk => input_filter[4][7].CLK
clk => input_filter[4][8].CLK
clk => input_filter[3][0].CLK
clk => input_filter[3][1].CLK
clk => input_filter[3][2].CLK
clk => input_filter[3][3].CLK
clk => input_filter[3][4].CLK
clk => input_filter[3][5].CLK
clk => input_filter[3][6].CLK
clk => input_filter[3][7].CLK
clk => input_filter[3][8].CLK
clk => input_filter[2][0].CLK
clk => input_filter[2][1].CLK
clk => input_filter[2][2].CLK
clk => input_filter[2][3].CLK
clk => input_filter[2][4].CLK
clk => input_filter[2][5].CLK
clk => input_filter[2][6].CLK
clk => input_filter[2][7].CLK
clk => input_filter[2][8].CLK
clk => input_filter[1][0].CLK
clk => input_filter[1][1].CLK
clk => input_filter[1][2].CLK
clk => input_filter[1][3].CLK
clk => input_filter[1][4].CLK
clk => input_filter[1][5].CLK
clk => input_filter[1][6].CLK
clk => input_filter[1][7].CLK
clk => input_filter[1][8].CLK
clk => input_filter[0][0].CLK
clk => input_filter[0][1].CLK
clk => input_filter[0][2].CLK
clk => input_filter[0][3].CLK
clk => input_filter[0][4].CLK
clk => input_filter[0][5].CLK
clk => input_filter[0][6].CLK
clk => input_filter[0][7].CLK
clk => input_filter[0][8].CLK
clk => input_matrix[8][0].CLK
clk => input_matrix[8][1].CLK
clk => input_matrix[8][2].CLK
clk => input_matrix[8][3].CLK
clk => input_matrix[8][4].CLK
clk => input_matrix[8][5].CLK
clk => input_matrix[8][6].CLK
clk => input_matrix[8][7].CLK
clk => input_matrix[7][0].CLK
clk => input_matrix[7][1].CLK
clk => input_matrix[7][2].CLK
clk => input_matrix[7][3].CLK
clk => input_matrix[7][4].CLK
clk => input_matrix[7][5].CLK
clk => input_matrix[7][6].CLK
clk => input_matrix[7][7].CLK
clk => input_matrix[6][0].CLK
clk => input_matrix[6][1].CLK
clk => input_matrix[6][2].CLK
clk => input_matrix[6][3].CLK
clk => input_matrix[6][4].CLK
clk => input_matrix[6][5].CLK
clk => input_matrix[6][6].CLK
clk => input_matrix[6][7].CLK
clk => input_matrix[5][0].CLK
clk => input_matrix[5][1].CLK
clk => input_matrix[5][2].CLK
clk => input_matrix[5][3].CLK
clk => input_matrix[5][4].CLK
clk => input_matrix[5][5].CLK
clk => input_matrix[5][6].CLK
clk => input_matrix[5][7].CLK
clk => input_matrix[4][0].CLK
clk => input_matrix[4][1].CLK
clk => input_matrix[4][2].CLK
clk => input_matrix[4][3].CLK
clk => input_matrix[4][4].CLK
clk => input_matrix[4][5].CLK
clk => input_matrix[4][6].CLK
clk => input_matrix[4][7].CLK
clk => input_matrix[3][0].CLK
clk => input_matrix[3][1].CLK
clk => input_matrix[3][2].CLK
clk => input_matrix[3][3].CLK
clk => input_matrix[3][4].CLK
clk => input_matrix[3][5].CLK
clk => input_matrix[3][6].CLK
clk => input_matrix[3][7].CLK
clk => input_matrix[2][0].CLK
clk => input_matrix[2][1].CLK
clk => input_matrix[2][2].CLK
clk => input_matrix[2][3].CLK
clk => input_matrix[2][4].CLK
clk => input_matrix[2][5].CLK
clk => input_matrix[2][6].CLK
clk => input_matrix[2][7].CLK
clk => input_matrix[1][0].CLK
clk => input_matrix[1][1].CLK
clk => input_matrix[1][2].CLK
clk => input_matrix[1][3].CLK
clk => input_matrix[1][4].CLK
clk => input_matrix[1][5].CLK
clk => input_matrix[1][6].CLK
clk => input_matrix[1][7].CLK
clk => input_matrix[0][0].CLK
clk => input_matrix[0][1].CLK
clk => input_matrix[0][2].CLK
clk => input_matrix[0][3].CLK
clk => input_matrix[0][4].CLK
clk => input_matrix[0][5].CLK
clk => input_matrix[0][6].CLK
clk => input_matrix[0][7].CLK
clk => filter_address_b[0].CLK
clk => filter_address_b[1].CLK
clk => filter_address_b[2].CLK
clk => filter_address_b[3].CLK
clk => filter_address_b[4].CLK
clk => filter_address_a[0].CLK
clk => filter_address_a[1].CLK
clk => filter_address_a[2].CLK
clk => filter_address_a[3].CLK
clk => filter_address_a[4].CLK
clk => img_address_b[0].CLK
clk => img_address_b[1].CLK
clk => img_address_b[2].CLK
clk => img_address_b[3].CLK
clk => img_address_b[4].CLK
clk => img_address_a[0].CLK
clk => img_address_a[1].CLK
clk => img_address_a[2].CLK
clk => img_address_a[3].CLK
clk => img_address_a[4].CLK
clk => \convolution:delay[0].CLK
clk => \convolution:delay[1].CLK
clk => \convolution:cont_clock[0].CLK
clk => \convolution:cont_clock[1].CLK
clk => \convolution:cont_clock[2].CLK
clk => \convolution:enable_buffer_filter.CLK
clk => \convolution:index_matrix[0].CLK
clk => \convolution:index_matrix[1].CLK
clk => \convolution:index_matrix[2].CLK
clk => \convolution:index_matrix[3].CLK
clk => img:rom_img.clock
clk => filter:rom_filter1.clock
clk => filter:rom_filter2.clock
cv_n_o[0] <= convolution_1_pixel:cv_1.cv_o[0]
cv_n_o[1] <= convolution_1_pixel:cv_1.cv_o[1]
cv_n_o[2] <= convolution_1_pixel:cv_1.cv_o[2]
cv_n_o[3] <= convolution_1_pixel:cv_1.cv_o[3]
cv_n_o[4] <= convolution_1_pixel:cv_1.cv_o[4]
cv_n_o[5] <= convolution_1_pixel:cv_1.cv_o[5]
cv_n_o[6] <= convolution_1_pixel:cv_1.cv_o[6]
cv_n_o[7] <= convolution_1_pixel:cv_1.cv_o[7]
reset => index_matrix.OUTPUTSELECT
reset => index_matrix.OUTPUTSELECT
reset => index_matrix.OUTPUTSELECT
reset => index_matrix.OUTPUTSELECT
reset => enable_buffer_filter.OUTPUTSELECT
reset => img_address_a.OUTPUTSELECT
reset => img_address_a.OUTPUTSELECT
reset => img_address_a.OUTPUTSELECT
reset => img_address_a.OUTPUTSELECT
reset => img_address_b.OUTPUTSELECT
reset => img_address_b.OUTPUTSELECT
reset => img_address_b.OUTPUTSELECT
reset => img_address_b.OUTPUTSELECT
reset => filter_address_a.OUTPUTSELECT
reset => filter_address_a.OUTPUTSELECT
reset => filter_address_a.OUTPUTSELECT
reset => filter_address_a.OUTPUTSELECT
reset => filter_address_b.OUTPUTSELECT
reset => filter_address_b.OUTPUTSELECT
reset => filter_address_b.OUTPUTSELECT
reset => filter_address_b.OUTPUTSELECT
reset => cont_clock.OUTPUTSELECT
reset => cont_clock.OUTPUTSELECT
reset => cont_clock.OUTPUTSELECT
reset => input_filter[15][3].ENA
reset => input_filter[15][2].ENA
reset => input_filter[15][1].ENA
reset => input_filter[15][0].ENA
reset => input_filter[16][8].ENA
reset => input_filter[16][7].ENA
reset => input_filter[16][6].ENA
reset => input_filter[16][5].ENA
reset => input_filter[16][4].ENA
reset => input_filter[16][3].ENA
reset => input_filter[16][2].ENA
reset => input_filter[16][1].ENA
reset => input_filter[16][0].ENA
reset => input_filter[17][8].ENA
reset => input_filter[17][7].ENA
reset => input_filter[17][6].ENA
reset => input_filter[17][5].ENA
reset => input_filter[17][4].ENA
reset => input_filter[17][3].ENA
reset => input_filter[17][2].ENA
reset => input_filter[17][1].ENA
reset => input_filter[17][0].ENA
reset => input_filter[15][4].ENA
reset => input_filter[15][5].ENA
reset => input_filter[15][6].ENA
reset => input_filter[15][7].ENA
reset => input_filter[15][8].ENA
reset => input_filter[14][0].ENA
reset => input_filter[14][1].ENA
reset => input_filter[14][2].ENA
reset => input_filter[14][3].ENA
reset => input_filter[14][4].ENA
reset => input_filter[14][5].ENA
reset => input_filter[14][6].ENA
reset => input_filter[14][7].ENA
reset => input_filter[14][8].ENA
reset => input_filter[13][0].ENA
reset => input_filter[13][1].ENA
reset => input_filter[13][2].ENA
reset => input_filter[13][3].ENA
reset => input_filter[13][4].ENA
reset => input_filter[13][5].ENA
reset => input_filter[13][6].ENA
reset => input_filter[13][7].ENA
reset => input_filter[13][8].ENA
reset => input_filter[12][0].ENA
reset => input_filter[12][1].ENA
reset => input_filter[12][2].ENA
reset => input_filter[12][3].ENA
reset => input_filter[12][4].ENA
reset => input_filter[12][5].ENA
reset => input_filter[12][6].ENA
reset => input_filter[12][7].ENA
reset => input_filter[12][8].ENA
reset => input_filter[11][0].ENA
reset => input_filter[11][1].ENA
reset => input_filter[11][2].ENA
reset => input_filter[11][3].ENA
reset => input_filter[11][4].ENA
reset => input_filter[11][5].ENA
reset => input_filter[11][6].ENA
reset => input_filter[11][7].ENA
reset => input_filter[11][8].ENA
reset => input_filter[10][0].ENA
reset => input_filter[10][1].ENA
reset => input_filter[10][2].ENA
reset => input_filter[10][3].ENA
reset => input_filter[10][4].ENA
reset => input_filter[10][5].ENA
reset => input_filter[10][6].ENA
reset => input_filter[10][7].ENA
reset => input_filter[10][8].ENA
reset => input_filter[9][0].ENA
reset => input_filter[9][1].ENA
reset => input_filter[9][2].ENA
reset => input_filter[9][3].ENA
reset => input_filter[9][4].ENA
reset => input_filter[9][5].ENA
reset => input_filter[9][6].ENA
reset => input_filter[9][7].ENA
reset => input_filter[9][8].ENA
reset => input_filter[8][0].ENA
reset => input_filter[8][1].ENA
reset => input_filter[8][2].ENA
reset => input_filter[8][3].ENA
reset => input_filter[8][4].ENA
reset => input_filter[8][5].ENA
reset => input_filter[8][6].ENA
reset => input_filter[8][7].ENA
reset => input_filter[8][8].ENA
reset => input_filter[7][0].ENA
reset => input_filter[7][1].ENA
reset => input_filter[7][2].ENA
reset => input_filter[7][3].ENA
reset => input_filter[7][4].ENA
reset => input_filter[7][5].ENA
reset => input_filter[7][6].ENA
reset => input_filter[7][7].ENA
reset => input_filter[7][8].ENA
reset => input_filter[6][0].ENA
reset => input_filter[6][1].ENA
reset => input_filter[6][2].ENA
reset => input_filter[6][3].ENA
reset => input_filter[6][4].ENA
reset => input_filter[6][5].ENA
reset => input_filter[6][6].ENA
reset => input_filter[6][7].ENA
reset => input_filter[6][8].ENA
reset => input_filter[5][0].ENA
reset => input_filter[5][1].ENA
reset => input_filter[5][2].ENA
reset => input_filter[5][3].ENA
reset => input_filter[5][4].ENA
reset => input_filter[5][5].ENA
reset => input_filter[5][6].ENA
reset => input_filter[5][7].ENA
reset => input_filter[5][8].ENA
reset => input_filter[4][0].ENA
reset => input_filter[4][1].ENA
reset => input_filter[4][2].ENA
reset => input_filter[4][3].ENA
reset => input_filter[4][4].ENA
reset => input_filter[4][5].ENA
reset => input_filter[4][6].ENA
reset => input_filter[4][7].ENA
reset => input_filter[4][8].ENA
reset => input_filter[3][0].ENA
reset => input_filter[3][1].ENA
reset => input_filter[3][2].ENA
reset => input_filter[3][3].ENA
reset => input_filter[3][4].ENA
reset => input_filter[3][5].ENA
reset => input_filter[3][6].ENA
reset => input_filter[3][7].ENA
reset => input_filter[3][8].ENA
reset => input_filter[2][0].ENA
reset => input_filter[2][1].ENA
reset => input_filter[2][2].ENA
reset => input_filter[2][3].ENA
reset => input_filter[2][4].ENA
reset => input_filter[2][5].ENA
reset => input_filter[2][6].ENA
reset => input_filter[2][7].ENA
reset => input_filter[2][8].ENA
reset => input_filter[1][0].ENA
reset => input_filter[1][1].ENA
reset => input_filter[1][2].ENA
reset => input_filter[1][3].ENA
reset => input_filter[1][4].ENA
reset => input_filter[1][5].ENA
reset => input_filter[1][6].ENA
reset => input_filter[1][7].ENA
reset => input_filter[1][8].ENA
reset => input_filter[0][0].ENA
reset => input_filter[0][1].ENA
reset => input_filter[0][2].ENA
reset => input_filter[0][3].ENA
reset => input_filter[0][4].ENA
reset => input_filter[0][5].ENA
reset => input_filter[0][6].ENA
reset => input_filter[0][7].ENA
reset => input_filter[0][8].ENA
reset => input_matrix[8][0].ENA
reset => input_matrix[8][1].ENA
reset => input_matrix[8][2].ENA
reset => input_matrix[8][3].ENA
reset => input_matrix[8][4].ENA
reset => input_matrix[8][5].ENA
reset => input_matrix[8][6].ENA
reset => input_matrix[8][7].ENA
reset => input_matrix[7][0].ENA
reset => input_matrix[7][1].ENA
reset => input_matrix[7][2].ENA
reset => input_matrix[7][3].ENA
reset => input_matrix[7][4].ENA
reset => input_matrix[7][5].ENA
reset => input_matrix[7][6].ENA
reset => input_matrix[7][7].ENA
reset => input_matrix[6][0].ENA
reset => input_matrix[6][1].ENA
reset => input_matrix[6][2].ENA
reset => input_matrix[6][3].ENA
reset => input_matrix[6][4].ENA
reset => input_matrix[6][5].ENA
reset => input_matrix[6][6].ENA
reset => input_matrix[6][7].ENA
reset => input_matrix[5][0].ENA
reset => input_matrix[5][1].ENA
reset => input_matrix[5][2].ENA
reset => input_matrix[5][3].ENA
reset => input_matrix[5][4].ENA
reset => input_matrix[5][5].ENA
reset => input_matrix[5][6].ENA
reset => input_matrix[5][7].ENA
reset => input_matrix[4][0].ENA
reset => input_matrix[4][1].ENA
reset => input_matrix[4][2].ENA
reset => input_matrix[4][3].ENA
reset => input_matrix[4][4].ENA
reset => input_matrix[4][5].ENA
reset => input_matrix[4][6].ENA
reset => input_matrix[4][7].ENA
reset => input_matrix[3][0].ENA
reset => input_matrix[3][1].ENA
reset => input_matrix[3][2].ENA
reset => input_matrix[3][3].ENA
reset => input_matrix[3][4].ENA
reset => input_matrix[3][5].ENA
reset => input_matrix[3][6].ENA
reset => input_matrix[3][7].ENA
reset => input_matrix[2][0].ENA
reset => input_matrix[2][1].ENA
reset => input_matrix[2][2].ENA
reset => input_matrix[2][3].ENA
reset => input_matrix[2][4].ENA
reset => input_matrix[2][5].ENA
reset => input_matrix[2][6].ENA
reset => input_matrix[2][7].ENA
reset => input_matrix[1][0].ENA
reset => input_matrix[1][1].ENA
reset => input_matrix[1][2].ENA
reset => input_matrix[1][3].ENA
reset => input_matrix[1][4].ENA
reset => input_matrix[1][5].ENA
reset => input_matrix[1][6].ENA
reset => input_matrix[1][7].ENA
reset => input_matrix[0][0].ENA
reset => input_matrix[0][1].ENA
reset => input_matrix[0][2].ENA
reset => input_matrix[0][3].ENA
reset => input_matrix[0][4].ENA
reset => input_matrix[0][5].ENA
reset => input_matrix[0][6].ENA
reset => input_matrix[0][7].ENA
reset => filter_address_b[0].ENA
reset => filter_address_a[0].ENA
reset => img_address_b[0].ENA
reset => img_address_a[0].ENA
reset => \convolution:delay[0].ENA
reset => \convolution:delay[1].ENA


|convolution_n_pixels|convolution_1_pixel:cv_1
clk => cv_o[0]~reg0.CLK
clk => cv_o[1]~reg0.CLK
clk => cv_o[2]~reg0.CLK
clk => cv_o[3]~reg0.CLK
clk => cv_o[4]~reg0.CLK
clk => cv_o[5]~reg0.CLK
clk => cv_o[6]~reg0.CLK
clk => cv_o[7]~reg0.CLK
i1[0] => Mult0.IN9
i1[0] => Mult9.IN9
i1[1] => Mult0.IN8
i1[1] => Mult9.IN8
i1[2] => Mult0.IN7
i1[2] => Mult9.IN7
i1[3] => Mult0.IN6
i1[3] => Mult9.IN6
i1[4] => Mult0.IN5
i1[4] => Mult9.IN5
i1[5] => Mult0.IN4
i1[5] => Mult9.IN4
i1[6] => Mult0.IN3
i1[6] => Mult9.IN3
i1[7] => Mult0.IN2
i1[7] => Mult9.IN2
i2[0] => Mult1.IN9
i2[0] => Mult10.IN9
i2[1] => Mult1.IN8
i2[1] => Mult10.IN8
i2[2] => Mult1.IN7
i2[2] => Mult10.IN7
i2[3] => Mult1.IN6
i2[3] => Mult10.IN6
i2[4] => Mult1.IN5
i2[4] => Mult10.IN5
i2[5] => Mult1.IN4
i2[5] => Mult10.IN4
i2[6] => Mult1.IN3
i2[6] => Mult10.IN3
i2[7] => Mult1.IN2
i2[7] => Mult10.IN2
i3[0] => Mult2.IN9
i3[0] => Mult11.IN9
i3[1] => Mult2.IN8
i3[1] => Mult11.IN8
i3[2] => Mult2.IN7
i3[2] => Mult11.IN7
i3[3] => Mult2.IN6
i3[3] => Mult11.IN6
i3[4] => Mult2.IN5
i3[4] => Mult11.IN5
i3[5] => Mult2.IN4
i3[5] => Mult11.IN4
i3[6] => Mult2.IN3
i3[6] => Mult11.IN3
i3[7] => Mult2.IN2
i3[7] => Mult11.IN2
i4[0] => Mult3.IN9
i4[0] => Mult12.IN9
i4[1] => Mult3.IN8
i4[1] => Mult12.IN8
i4[2] => Mult3.IN7
i4[2] => Mult12.IN7
i4[3] => Mult3.IN6
i4[3] => Mult12.IN6
i4[4] => Mult3.IN5
i4[4] => Mult12.IN5
i4[5] => Mult3.IN4
i4[5] => Mult12.IN4
i4[6] => Mult3.IN3
i4[6] => Mult12.IN3
i4[7] => Mult3.IN2
i4[7] => Mult12.IN2
i5[0] => Mult4.IN9
i5[0] => Mult13.IN9
i5[1] => Mult4.IN8
i5[1] => Mult13.IN8
i5[2] => Mult4.IN7
i5[2] => Mult13.IN7
i5[3] => Mult4.IN6
i5[3] => Mult13.IN6
i5[4] => Mult4.IN5
i5[4] => Mult13.IN5
i5[5] => Mult4.IN4
i5[5] => Mult13.IN4
i5[6] => Mult4.IN3
i5[6] => Mult13.IN3
i5[7] => Mult4.IN2
i5[7] => Mult13.IN2
i6[0] => Mult5.IN9
i6[0] => Mult14.IN9
i6[1] => Mult5.IN8
i6[1] => Mult14.IN8
i6[2] => Mult5.IN7
i6[2] => Mult14.IN7
i6[3] => Mult5.IN6
i6[3] => Mult14.IN6
i6[4] => Mult5.IN5
i6[4] => Mult14.IN5
i6[5] => Mult5.IN4
i6[5] => Mult14.IN4
i6[6] => Mult5.IN3
i6[6] => Mult14.IN3
i6[7] => Mult5.IN2
i6[7] => Mult14.IN2
i7[0] => Mult6.IN9
i7[0] => Mult15.IN9
i7[1] => Mult6.IN8
i7[1] => Mult15.IN8
i7[2] => Mult6.IN7
i7[2] => Mult15.IN7
i7[3] => Mult6.IN6
i7[3] => Mult15.IN6
i7[4] => Mult6.IN5
i7[4] => Mult15.IN5
i7[5] => Mult6.IN4
i7[5] => Mult15.IN4
i7[6] => Mult6.IN3
i7[6] => Mult15.IN3
i7[7] => Mult6.IN2
i7[7] => Mult15.IN2
i8[0] => Mult7.IN9
i8[0] => Mult16.IN9
i8[1] => Mult7.IN8
i8[1] => Mult16.IN8
i8[2] => Mult7.IN7
i8[2] => Mult16.IN7
i8[3] => Mult7.IN6
i8[3] => Mult16.IN6
i8[4] => Mult7.IN5
i8[4] => Mult16.IN5
i8[5] => Mult7.IN4
i8[5] => Mult16.IN4
i8[6] => Mult7.IN3
i8[6] => Mult16.IN3
i8[7] => Mult7.IN2
i8[7] => Mult16.IN2
i9[0] => Mult8.IN9
i9[0] => Mult17.IN9
i9[1] => Mult8.IN8
i9[1] => Mult17.IN8
i9[2] => Mult8.IN7
i9[2] => Mult17.IN7
i9[3] => Mult8.IN6
i9[3] => Mult17.IN6
i9[4] => Mult8.IN5
i9[4] => Mult17.IN5
i9[5] => Mult8.IN4
i9[5] => Mult17.IN4
i9[6] => Mult8.IN3
i9[6] => Mult17.IN3
i9[7] => Mult8.IN2
i9[7] => Mult17.IN2
f1[0] => Mult0.IN18
f1[1] => Mult0.IN17
f1[2] => Mult0.IN16
f1[3] => Mult0.IN15
f1[4] => Mult0.IN14
f1[5] => Mult0.IN13
f1[6] => Mult0.IN12
f1[7] => Mult0.IN11
f1[8] => Mult0.IN10
f2[0] => Mult1.IN18
f2[1] => Mult1.IN17
f2[2] => Mult1.IN16
f2[3] => Mult1.IN15
f2[4] => Mult1.IN14
f2[5] => Mult1.IN13
f2[6] => Mult1.IN12
f2[7] => Mult1.IN11
f2[8] => Mult1.IN10
f3[0] => Mult2.IN18
f3[1] => Mult2.IN17
f3[2] => Mult2.IN16
f3[3] => Mult2.IN15
f3[4] => Mult2.IN14
f3[5] => Mult2.IN13
f3[6] => Mult2.IN12
f3[7] => Mult2.IN11
f3[8] => Mult2.IN10
f4[0] => Mult3.IN18
f4[1] => Mult3.IN17
f4[2] => Mult3.IN16
f4[3] => Mult3.IN15
f4[4] => Mult3.IN14
f4[5] => Mult3.IN13
f4[6] => Mult3.IN12
f4[7] => Mult3.IN11
f4[8] => Mult3.IN10
f5[0] => Mult4.IN18
f5[1] => Mult4.IN17
f5[2] => Mult4.IN16
f5[3] => Mult4.IN15
f5[4] => Mult4.IN14
f5[5] => Mult4.IN13
f5[6] => Mult4.IN12
f5[7] => Mult4.IN11
f5[8] => Mult4.IN10
f6[0] => Mult5.IN18
f6[1] => Mult5.IN17
f6[2] => Mult5.IN16
f6[3] => Mult5.IN15
f6[4] => Mult5.IN14
f6[5] => Mult5.IN13
f6[6] => Mult5.IN12
f6[7] => Mult5.IN11
f6[8] => Mult5.IN10
f7[0] => Mult6.IN18
f7[1] => Mult6.IN17
f7[2] => Mult6.IN16
f7[3] => Mult6.IN15
f7[4] => Mult6.IN14
f7[5] => Mult6.IN13
f7[6] => Mult6.IN12
f7[7] => Mult6.IN11
f7[8] => Mult6.IN10
f8[0] => Mult7.IN18
f8[1] => Mult7.IN17
f8[2] => Mult7.IN16
f8[3] => Mult7.IN15
f8[4] => Mult7.IN14
f8[5] => Mult7.IN13
f8[6] => Mult7.IN12
f8[7] => Mult7.IN11
f8[8] => Mult7.IN10
f9[0] => Mult8.IN18
f9[1] => Mult8.IN17
f9[2] => Mult8.IN16
f9[3] => Mult8.IN15
f9[4] => Mult8.IN14
f9[5] => Mult8.IN13
f9[6] => Mult8.IN12
f9[7] => Mult8.IN11
f9[8] => Mult8.IN10
f10[0] => Mult9.IN18
f10[1] => Mult9.IN17
f10[2] => Mult9.IN16
f10[3] => Mult9.IN15
f10[4] => Mult9.IN14
f10[5] => Mult9.IN13
f10[6] => Mult9.IN12
f10[7] => Mult9.IN11
f10[8] => Mult9.IN10
f11[0] => Mult10.IN18
f11[1] => Mult10.IN17
f11[2] => Mult10.IN16
f11[3] => Mult10.IN15
f11[4] => Mult10.IN14
f11[5] => Mult10.IN13
f11[6] => Mult10.IN12
f11[7] => Mult10.IN11
f11[8] => Mult10.IN10
f12[0] => Mult11.IN18
f12[1] => Mult11.IN17
f12[2] => Mult11.IN16
f12[3] => Mult11.IN15
f12[4] => Mult11.IN14
f12[5] => Mult11.IN13
f12[6] => Mult11.IN12
f12[7] => Mult11.IN11
f12[8] => Mult11.IN10
f13[0] => Mult12.IN18
f13[1] => Mult12.IN17
f13[2] => Mult12.IN16
f13[3] => Mult12.IN15
f13[4] => Mult12.IN14
f13[5] => Mult12.IN13
f13[6] => Mult12.IN12
f13[7] => Mult12.IN11
f13[8] => Mult12.IN10
f14[0] => Mult13.IN18
f14[1] => Mult13.IN17
f14[2] => Mult13.IN16
f14[3] => Mult13.IN15
f14[4] => Mult13.IN14
f14[5] => Mult13.IN13
f14[6] => Mult13.IN12
f14[7] => Mult13.IN11
f14[8] => Mult13.IN10
f15[0] => Mult14.IN18
f15[1] => Mult14.IN17
f15[2] => Mult14.IN16
f15[3] => Mult14.IN15
f15[4] => Mult14.IN14
f15[5] => Mult14.IN13
f15[6] => Mult14.IN12
f15[7] => Mult14.IN11
f15[8] => Mult14.IN10
f16[0] => Mult15.IN18
f16[1] => Mult15.IN17
f16[2] => Mult15.IN16
f16[3] => Mult15.IN15
f16[4] => Mult15.IN14
f16[5] => Mult15.IN13
f16[6] => Mult15.IN12
f16[7] => Mult15.IN11
f16[8] => Mult15.IN10
f17[0] => Mult16.IN18
f17[1] => Mult16.IN17
f17[2] => Mult16.IN16
f17[3] => Mult16.IN15
f17[4] => Mult16.IN14
f17[5] => Mult16.IN13
f17[6] => Mult16.IN12
f17[7] => Mult16.IN11
f17[8] => Mult16.IN10
f18[0] => Mult17.IN18
f18[1] => Mult17.IN17
f18[2] => Mult17.IN16
f18[3] => Mult17.IN15
f18[4] => Mult17.IN14
f18[5] => Mult17.IN13
f18[6] => Mult17.IN12
f18[7] => Mult17.IN11
f18[8] => Mult17.IN10
cv_o[0] <= cv_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cv_o[1] <= cv_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cv_o[2] <= cv_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cv_o[3] <= cv_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cv_o[4] <= cv_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cv_o[5] <= cv_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cv_o[6] <= cv_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cv_o[7] <= cv_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|convolution_n_pixels|img:rom_img
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|convolution_n_pixels|img:rom_img|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2b04:auto_generated.data_a[0]
data_a[1] => altsyncram_2b04:auto_generated.data_a[1]
data_a[2] => altsyncram_2b04:auto_generated.data_a[2]
data_a[3] => altsyncram_2b04:auto_generated.data_a[3]
data_a[4] => altsyncram_2b04:auto_generated.data_a[4]
data_a[5] => altsyncram_2b04:auto_generated.data_a[5]
data_a[6] => altsyncram_2b04:auto_generated.data_a[6]
data_a[7] => altsyncram_2b04:auto_generated.data_a[7]
data_b[0] => altsyncram_2b04:auto_generated.data_b[0]
data_b[1] => altsyncram_2b04:auto_generated.data_b[1]
data_b[2] => altsyncram_2b04:auto_generated.data_b[2]
data_b[3] => altsyncram_2b04:auto_generated.data_b[3]
data_b[4] => altsyncram_2b04:auto_generated.data_b[4]
data_b[5] => altsyncram_2b04:auto_generated.data_b[5]
data_b[6] => altsyncram_2b04:auto_generated.data_b[6]
data_b[7] => altsyncram_2b04:auto_generated.data_b[7]
address_a[0] => altsyncram_2b04:auto_generated.address_a[0]
address_a[1] => altsyncram_2b04:auto_generated.address_a[1]
address_a[2] => altsyncram_2b04:auto_generated.address_a[2]
address_a[3] => altsyncram_2b04:auto_generated.address_a[3]
address_a[4] => altsyncram_2b04:auto_generated.address_a[4]
address_b[0] => altsyncram_2b04:auto_generated.address_b[0]
address_b[1] => altsyncram_2b04:auto_generated.address_b[1]
address_b[2] => altsyncram_2b04:auto_generated.address_b[2]
address_b[3] => altsyncram_2b04:auto_generated.address_b[3]
address_b[4] => altsyncram_2b04:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2b04:auto_generated.q_a[0]
q_a[1] <= altsyncram_2b04:auto_generated.q_a[1]
q_a[2] <= altsyncram_2b04:auto_generated.q_a[2]
q_a[3] <= altsyncram_2b04:auto_generated.q_a[3]
q_a[4] <= altsyncram_2b04:auto_generated.q_a[4]
q_a[5] <= altsyncram_2b04:auto_generated.q_a[5]
q_a[6] <= altsyncram_2b04:auto_generated.q_a[6]
q_a[7] <= altsyncram_2b04:auto_generated.q_a[7]
q_b[0] <= altsyncram_2b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_2b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_2b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_2b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_2b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_2b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_2b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_2b04:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|convolution_n_pixels|img:rom_img|altsyncram:altsyncram_component|altsyncram_2b04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT


|convolution_n_pixels|filter:rom_filter1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]


|convolution_n_pixels|filter:rom_filter1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7804:auto_generated.data_a[0]
data_a[1] => altsyncram_7804:auto_generated.data_a[1]
data_a[2] => altsyncram_7804:auto_generated.data_a[2]
data_a[3] => altsyncram_7804:auto_generated.data_a[3]
data_a[4] => altsyncram_7804:auto_generated.data_a[4]
data_a[5] => altsyncram_7804:auto_generated.data_a[5]
data_a[6] => altsyncram_7804:auto_generated.data_a[6]
data_a[7] => altsyncram_7804:auto_generated.data_a[7]
data_a[8] => altsyncram_7804:auto_generated.data_a[8]
data_b[0] => altsyncram_7804:auto_generated.data_b[0]
data_b[1] => altsyncram_7804:auto_generated.data_b[1]
data_b[2] => altsyncram_7804:auto_generated.data_b[2]
data_b[3] => altsyncram_7804:auto_generated.data_b[3]
data_b[4] => altsyncram_7804:auto_generated.data_b[4]
data_b[5] => altsyncram_7804:auto_generated.data_b[5]
data_b[6] => altsyncram_7804:auto_generated.data_b[6]
data_b[7] => altsyncram_7804:auto_generated.data_b[7]
data_b[8] => altsyncram_7804:auto_generated.data_b[8]
address_a[0] => altsyncram_7804:auto_generated.address_a[0]
address_a[1] => altsyncram_7804:auto_generated.address_a[1]
address_a[2] => altsyncram_7804:auto_generated.address_a[2]
address_a[3] => altsyncram_7804:auto_generated.address_a[3]
address_a[4] => altsyncram_7804:auto_generated.address_a[4]
address_b[0] => altsyncram_7804:auto_generated.address_b[0]
address_b[1] => altsyncram_7804:auto_generated.address_b[1]
address_b[2] => altsyncram_7804:auto_generated.address_b[2]
address_b[3] => altsyncram_7804:auto_generated.address_b[3]
address_b[4] => altsyncram_7804:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7804:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7804:auto_generated.q_a[0]
q_a[1] <= altsyncram_7804:auto_generated.q_a[1]
q_a[2] <= altsyncram_7804:auto_generated.q_a[2]
q_a[3] <= altsyncram_7804:auto_generated.q_a[3]
q_a[4] <= altsyncram_7804:auto_generated.q_a[4]
q_a[5] <= altsyncram_7804:auto_generated.q_a[5]
q_a[6] <= altsyncram_7804:auto_generated.q_a[6]
q_a[7] <= altsyncram_7804:auto_generated.q_a[7]
q_a[8] <= altsyncram_7804:auto_generated.q_a[8]
q_b[0] <= altsyncram_7804:auto_generated.q_b[0]
q_b[1] <= altsyncram_7804:auto_generated.q_b[1]
q_b[2] <= altsyncram_7804:auto_generated.q_b[2]
q_b[3] <= altsyncram_7804:auto_generated.q_b[3]
q_b[4] <= altsyncram_7804:auto_generated.q_b[4]
q_b[5] <= altsyncram_7804:auto_generated.q_b[5]
q_b[6] <= altsyncram_7804:auto_generated.q_b[6]
q_b[7] <= altsyncram_7804:auto_generated.q_b[7]
q_b[8] <= altsyncram_7804:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|convolution_n_pixels|filter:rom_filter1|altsyncram:altsyncram_component|altsyncram_7804:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT


|convolution_n_pixels|filter:rom_filter2
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]


|convolution_n_pixels|filter:rom_filter2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7804:auto_generated.data_a[0]
data_a[1] => altsyncram_7804:auto_generated.data_a[1]
data_a[2] => altsyncram_7804:auto_generated.data_a[2]
data_a[3] => altsyncram_7804:auto_generated.data_a[3]
data_a[4] => altsyncram_7804:auto_generated.data_a[4]
data_a[5] => altsyncram_7804:auto_generated.data_a[5]
data_a[6] => altsyncram_7804:auto_generated.data_a[6]
data_a[7] => altsyncram_7804:auto_generated.data_a[7]
data_a[8] => altsyncram_7804:auto_generated.data_a[8]
data_b[0] => altsyncram_7804:auto_generated.data_b[0]
data_b[1] => altsyncram_7804:auto_generated.data_b[1]
data_b[2] => altsyncram_7804:auto_generated.data_b[2]
data_b[3] => altsyncram_7804:auto_generated.data_b[3]
data_b[4] => altsyncram_7804:auto_generated.data_b[4]
data_b[5] => altsyncram_7804:auto_generated.data_b[5]
data_b[6] => altsyncram_7804:auto_generated.data_b[6]
data_b[7] => altsyncram_7804:auto_generated.data_b[7]
data_b[8] => altsyncram_7804:auto_generated.data_b[8]
address_a[0] => altsyncram_7804:auto_generated.address_a[0]
address_a[1] => altsyncram_7804:auto_generated.address_a[1]
address_a[2] => altsyncram_7804:auto_generated.address_a[2]
address_a[3] => altsyncram_7804:auto_generated.address_a[3]
address_a[4] => altsyncram_7804:auto_generated.address_a[4]
address_b[0] => altsyncram_7804:auto_generated.address_b[0]
address_b[1] => altsyncram_7804:auto_generated.address_b[1]
address_b[2] => altsyncram_7804:auto_generated.address_b[2]
address_b[3] => altsyncram_7804:auto_generated.address_b[3]
address_b[4] => altsyncram_7804:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7804:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7804:auto_generated.q_a[0]
q_a[1] <= altsyncram_7804:auto_generated.q_a[1]
q_a[2] <= altsyncram_7804:auto_generated.q_a[2]
q_a[3] <= altsyncram_7804:auto_generated.q_a[3]
q_a[4] <= altsyncram_7804:auto_generated.q_a[4]
q_a[5] <= altsyncram_7804:auto_generated.q_a[5]
q_a[6] <= altsyncram_7804:auto_generated.q_a[6]
q_a[7] <= altsyncram_7804:auto_generated.q_a[7]
q_a[8] <= altsyncram_7804:auto_generated.q_a[8]
q_b[0] <= altsyncram_7804:auto_generated.q_b[0]
q_b[1] <= altsyncram_7804:auto_generated.q_b[1]
q_b[2] <= altsyncram_7804:auto_generated.q_b[2]
q_b[3] <= altsyncram_7804:auto_generated.q_b[3]
q_b[4] <= altsyncram_7804:auto_generated.q_b[4]
q_b[5] <= altsyncram_7804:auto_generated.q_b[5]
q_b[6] <= altsyncram_7804:auto_generated.q_b[6]
q_b[7] <= altsyncram_7804:auto_generated.q_b[7]
q_b[8] <= altsyncram_7804:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|convolution_n_pixels|filter:rom_filter2|altsyncram:altsyncram_component|altsyncram_7804:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT


