// Seed: 3089302703
module module_0;
  logic [7:0][-1][1 'b0] id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    id_4,
    inout wor id_2
);
  assign id_0 = id_2;
  xnor primCall (id_0, id_2, id_4);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  module_3 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
