// Seed: 3809154637
module module_2 (
    input tri0 id_0,
    input uwire id_1,
    input tri id_2,
    output tri id_3,
    output supply0 id_4,
    input wor id_5,
    output tri0 id_6,
    input supply1 module_0,
    output tri1 id_8,
    input tri1 id_9
);
  assign id_6 = 1;
  wire id_11;
  wire id_12;
  assign id_3 = 1;
  wire id_13;
endmodule
module module_1 (
    input wire id_0,
    inout wand id_1,
    input tri id_2,
    output uwire id_3,
    input wand id_4,
    input supply1 id_5,
    output supply1 id_6,
    output tri id_7,
    output uwire id_8,
    input uwire id_9,
    output uwire id_10,
    output tri1 id_11
    , id_35,
    output wor id_12
    , id_36,
    input tri0 id_13,
    input uwire id_14,
    output uwire id_15,
    input wire id_16,
    input wand id_17,
    output uwire id_18,
    input tri0 id_19,
    output wire id_20,
    input tri1 id_21,
    output uwire id_22,
    input tri1 id_23,
    input supply0 id_24,
    output wire id_25,
    output wor id_26,
    input tri0 id_27,
    output wand id_28,
    output supply0 id_29,
    input uwire id_30
    , id_37, id_38,
    input wire id_31,
    output wire id_32,
    input supply0 id_33
);
  wire id_39;
  wire id_40;
  module_0(
      id_14, id_14, id_4, id_20, id_20, id_19, id_1, id_21, id_15, id_2
  );
endmodule
