;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @-207, <-128
	ADD @121, 400
	SUB @-207, <-128
	ADD @121, 400
	JMZ 0, 900
	CMP -207, <-120
	MOV -1, <-26
	SUB @-127, 100
	JMP -1, @-20
	JMP -1, @-20
	SUB @-127, 100
	SUB 12, @15
	SUB @121, 103
	MOV -1, <-26
	MOV @240, @62
	MOV -1, <-26
	CMP @121, 103
	CMP @121, 103
	SUB -207, <-120
	MOV -4, <-20
	CMP @121, 103
	SUB @121, 103
	JMZ @12, #600
	ADD 30, 9
	ADD @-127, 100
	ADD 210, 60
	JMP -1, @-20
	SUB @-127, 100
	SUB -207, <-120
	MOV @121, 106
	SUB @121, 103
	MOV -1, <-20
	SUB 12, @15
	MOV -1, <-26
	SUB 12, @15
	SUB -207, <-120
	SPL 0, <402
	SUB -207, <-120
	SPL 0, <402
	MOV -1, <-26
	CMP -207, <-122
	MOV -1, <-26
	CMP -207, <-122
	CMP -207, <-122
	SUB #270, <1
	CMP -207, <-122
	MOV -1, <-26
