
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /ece/Xilinx/2014.1/Vivado/2014.1/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1520.727 ; gain = 440.469
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/lcd/U0'
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/lcd/U0'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/lcd/U0'
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/lcd/U0'
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc]
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/constrs_1/imports/Artix7/Nexys4_Master.xdc]
Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 139 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1530.734 ; gain = 714.664
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1535.746 ; gain = 4.984

Starting Logic Optimization Task
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f286afed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1535.746 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 47 inverter(s).
INFO: [Opt 31-10] Eliminated 92 cells.
Phase 2 Constant Propagation | Checksum: 25b1af89f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1535.746 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 834 unconnected nets.
INFO: [Opt 31-11] Eliminated 4787 unconnected cells.
Phase 3 Sweep | Checksum: c573beb3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1535.746 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c573beb3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1535.746 ; gain = 0.000
Implement Debug Cores | Checksum: 17b92dafd
Logic Optimization | Checksum: 17b92dafd

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: c573beb3

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1535.746 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending Power Optimization Task | Checksum: c573beb3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1638.762 ; gain = 103.016
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1638.762 ; gain = 108.027
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1638.770 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1638.797 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.797 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 6fd677dd

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1638.797 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 6fd677dd

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1638.797 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 6fd677dd

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1638.797 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: cc46bcc6

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1708.789 ; gain = 69.992
Phase 1.1.4 Build Shapes/ HD Config | Checksum: cc46bcc6

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1708.789 ; gain = 69.992

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 5cfb993e

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1708.789 ; gain = 69.992

Phase 1.1.5.2 Implementation Feasibility check
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 5cfb993e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1708.789 ; gain = 69.992
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 5cfb993e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1708.789 ; gain = 69.992
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad2253a0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1708.789 ; gain = 69.992

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 18772acca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1708.789 ; gain = 69.992
Phase 1.1.6.1 Place Init Design | Checksum: 14ee0bd62

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1708.789 ; gain = 69.992
Phase 1.1.6 Build Placer Netlist Model | Checksum: 14ee0bd62

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1708.789 ; gain = 69.992

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 14ee0bd62

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1708.789 ; gain = 69.992
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 14ee0bd62

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1708.789 ; gain = 69.992
Phase 1.1 Placer Initialization Core | Checksum: 14ee0bd62

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1708.789 ; gain = 69.992
Phase 1 Placer Initialization | Checksum: 14ee0bd62

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1708.789 ; gain = 69.992

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1479896f3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.789 ; gain = 69.992

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1479896f3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.789 ; gain = 69.992

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19d5fd7fa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 1708.789 ; gain = 69.992

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bfd9e9de

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 1708.789 ; gain = 69.992

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1dccf8309

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.789 ; gain = 69.992

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: fd620fd0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.801 ; gain = 100.004

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fd620fd0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.801 ; gain = 100.004
Phase 3 Detail Placement | Checksum: fd620fd0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.801 ; gain = 100.004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1eca21525

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.801 ; gain = 100.004

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.502. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 18abd93eb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 1738.801 ; gain = 100.004
Phase 4.2 Post Placement Optimization | Checksum: 18abd93eb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 1738.801 ; gain = 100.004

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 18abd93eb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 1738.801 ; gain = 100.004

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 18abd93eb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 1738.801 ; gain = 100.004
Phase 4.4 Placer Reporting | Checksum: 18abd93eb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 1738.801 ; gain = 100.004

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 16868c3e2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 1738.801 ; gain = 100.004
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16868c3e2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 1738.801 ; gain = 100.004
Ending Placer Task | Checksum: 10986fc86

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 1738.801 ; gain = 100.004
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 1738.801 ; gain = 100.031
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1738.809 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1738.809 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13e1d52bb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1866.488 ; gain = 127.652

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13e1d52bb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1866.488 ; gain = 127.652
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 72a96446

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1871.738 ; gain = 132.902
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.56   | TNS=0      | WHS=-0.224 | THS=-119   |

Phase 2 Router Initialization | Checksum: 72a96446

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1871.738 ; gain = 132.902

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 122611438

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1888.738 ; gain = 149.902

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 434
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 86aa74cc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1888.738 ; gain = 149.902
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.15   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f57f05e2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1888.738 ; gain = 149.902
Phase 4 Rip-up And Reroute | Checksum: f57f05e2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1888.738 ; gain = 149.902

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: f57f05e2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1888.738 ; gain = 149.902
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.23   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: f57f05e2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1888.738 ; gain = 149.902

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: f57f05e2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1888.738 ; gain = 149.902

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: f57f05e2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1888.738 ; gain = 149.902
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.23   | TNS=0      | WHS=0.0296 | THS=0      |

Phase 7 Post Hold Fix | Checksum: f57f05e2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1888.738 ; gain = 149.902

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.711755 %
  Global Horizontal Routing Utilization  = 0.944231 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: f57f05e2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1888.738 ; gain = 149.902

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: f57f05e2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1888.738 ; gain = 149.902

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 183cea965

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1888.738 ; gain = 149.902

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.23   | TNS=0      | WHS=0.0296 | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 183cea965

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 1888.738 ; gain = 149.902
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 183cea965

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 1888.738 ; gain = 149.902

Routing Is Done.

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 1888.738 ; gain = 149.902
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 1888.738 ; gain = 149.930
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1888.738 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /usr9/research/chsegal/Documents/ECE153A/Artix7/lab3/backlitLCD/backlitLCD.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 

Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.672 ; gain = 283.934
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 15:59:54 2014...
