{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681985297359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681985297365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 18:08:17 2023 " "Processing started: Thu Apr 20 18:08:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681985297365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985297365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_protocol -c vga_protocol_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985297365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681985297794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681985297794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/vga_protocol/src/data_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/src/data_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_generate " "Found entity 1: data_generate" {  } { { "../src/data_generate.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681985306279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985306279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/vga_protocol/src/vga_contro.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/src/vga_contro.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_contro " "Found entity 1: vga_contro" {  } { { "../src/vga_contro.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/vga_contro.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681985306284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985306284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/vga_protocol/src/vga_param.v 0 0 " "Found 0 design units, including 0 entities, in source file /code-file/fpga/vga_protocol/src/vga_param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985306286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/vga_protocol/src/vga_protocol_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/src/vga_protocol_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_protocol_top " "Found entity 1: vga_protocol_top" {  } { { "../src/vga_protocol_top.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/vga_protocol_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681985306288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985306288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/vga_protocol/src/vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/src/vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "../src/vga_tb.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/vga_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681985306293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985306293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/vga_protocol/src/counter25m.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/src/counter25m.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter25M " "Found entity 1: counter25M" {  } { { "../src/counter25M.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/counter25M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681985306298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985306298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/vga_protocol/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/vga_protocol/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rom.v" "" { Text "D:/code-file/FPGA/vga_protocol/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681985306300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985306300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_25M vga_protocol_top.v(19) " "Verilog HDL Implicit Net warning at vga_protocol_top.v(19): created implicit net for \"clk_25M\"" {  } { { "../src/vga_protocol_top.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/vga_protocol_top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985306301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_protocol_top " "Elaborating entity \"vga_protocol_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681985306441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter25M counter25M:u_counter25M " "Elaborating entity \"counter25M\" for hierarchy \"counter25M:u_counter25M\"" {  } { { "../src/vga_protocol_top.v" "u_counter25M" { Text "D:/code-file/FPGA/vga_protocol/src/vga_protocol_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985306450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_contro vga_contro:u_vga_contro " "Elaborating entity \"vga_contro\" for hierarchy \"vga_contro:u_vga_contro\"" {  } { { "../src/vga_protocol_top.v" "u_vga_contro" { Text "D:/code-file/FPGA/vga_protocol/src/vga_protocol_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985306455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_contro.v(103) " "Verilog HDL assignment warning at vga_contro.v(103): truncated value with size 32 to match size of target (11)" {  } { { "../src/vga_contro.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/vga_contro.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681985306456 "|vga_protocol_top|vga_contro:u_vga_contro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_contro.v(114) " "Verilog HDL assignment warning at vga_contro.v(114): truncated value with size 32 to match size of target (11)" {  } { { "../src/vga_contro.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/vga_contro.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681985306457 "|vga_protocol_top|vga_contro:u_vga_contro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_generate data_generate:u_data_generate " "Elaborating entity \"data_generate\" for hierarchy \"data_generate:u_data_generate\"" {  } { { "../src/vga_protocol_top.v" "u_data_generate" { Text "D:/code-file/FPGA/vga_protocol/src/vga_protocol_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985306465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_generate.v(40) " "Verilog HDL assignment warning at data_generate.v(40): truncated value with size 32 to match size of target (16)" {  } { { "../src/data_generate.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681985306472 "|vga_protocol_top|data_generate:u_data_generate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom data_generate:u_data_generate\|rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"data_generate:u_data_generate\|rom:rom_inst\"" {  } { { "../src/data_generate.v" "rom_inst" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985306477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../rom.v" "altsyncram_component" { Text "D:/code-file/FPGA/vga_protocol/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985306574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../rom.v" "" { Text "D:/code-file/FPGA/vga_protocol/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985306582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../CrazyBird.mif " "Parameter \"init_file\" = \"../CrazyBird.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985306582 ""}  } { { "../rom.v" "" { Text "D:/code-file/FPGA/vga_protocol/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681985306582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ja1 " "Found entity 1: altsyncram_0ja1" {  } { { "db/altsyncram_0ja1.tdf" "" { Text "D:/code-file/FPGA/vga_protocol/prj/db/altsyncram_0ja1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681985306632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985306632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ja1 data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ja1:auto_generated " "Elaborating entity \"altsyncram_0ja1\" for hierarchy \"data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ja1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985306633 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "CrazyBird.mif 0 " "Width of data items in \"CrazyBird.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "D:/code-file/FPGA/vga_protocol/CrazyBird.mif" "" { Text "D:/code-file/FPGA/vga_protocol/CrazyBird.mif" 9 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1681985306637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "D:/code-file/FPGA/vga_protocol/prj/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681985306875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985306875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ja1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ja1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_0ja1.tdf" "rden_decode" { Text "D:/code-file/FPGA/vga_protocol/prj/db/altsyncram_0ja1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985306875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kob " "Found entity 1: mux_kob" {  } { { "db/mux_kob.tdf" "" { Text "D:/code-file/FPGA/vga_protocol/prj/db/mux_kob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681985306919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985306919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kob data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ja1:auto_generated\|mux_kob:mux2 " "Elaborating entity \"mux_kob\" for hierarchy \"data_generate:u_data_generate\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_0ja1:auto_generated\|mux_kob:mux2\"" {  } { { "db/altsyncram_0ja1.tdf" "mux2" { Text "D:/code-file/FPGA/vga_protocol/prj/db/altsyncram_0ja1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985306919 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1681985306973 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1681985306973 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1681985306973 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "data_generate:u_data_generate\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_generate:u_data_generate\|Mult0\"" {  } { { "../src/data_generate.v" "Mult0" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681985307268 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1681985307268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_generate:u_data_generate\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\"" {  } { { "../src/data_generate.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985307336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_generate:u_data_generate\|lpm_mult:Mult0 " "Instantiated megafunction \"data_generate:u_data_generate\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985307336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985307336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985307336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985307336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985307336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985307336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985307336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985307336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681985307336 ""}  } { { "../src/data_generate.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681985307336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_generate:u_data_generate\|lpm_mult:Mult0\|multcore:mult_core data_generate:u_data_generate\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/data_generate.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985307380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_generate:u_data_generate\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder data_generate:u_data_generate\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../src/data_generate.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985307410 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_generate:u_data_generate\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] data_generate:u_data_generate\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../src/data_generate.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985307445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/code-file/FPGA/vga_protocol/prj/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681985307495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985307495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_generate:u_data_generate\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add data_generate:u_data_generate\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../src/data_generate.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985307512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_generate:u_data_generate\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] data_generate:u_data_generate\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../src/data_generate.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985307537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "D:/code-file/FPGA/vga_protocol/prj/db/add_sub_pgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681985307580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985307580 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_generate:u_data_generate\|lpm_mult:Mult0\|altshift:external_latency_ffs data_generate:u_data_generate\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"data_generate:u_data_generate\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/data_generate.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681985307606 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681985307818 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1681985307826 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/data_generate.v" "" { Text "D:/code-file/FPGA/vga_protocol/src/data_generate.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1681985307830 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1681985307831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681985308043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "383 " "Implemented 383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681985308758 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681985308758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681985308758 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681985308758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681985308758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681985308894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 18:08:28 2023 " "Processing ended: Thu Apr 20 18:08:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681985308894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681985308894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681985308894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681985308894 ""}
