LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

entity ps2 is
	port( 	keyboard_clk, keyboard_data, clock_50MHz ,
			reset : in std_logic;--, read : in std_logic;
			scan_code : out std_logic_vector( 7 downto 0 );
			scan_readyo : out std_logic;
			hist3 : out std_logic_vector(7 downto 0);
			hist2 : out std_logic_vector(7 downto 0);
			hist1 : out std_logic_vector(7 downto 0);
			hist0 : out std_logic_vector(7 downto 0);
			print : out std_logic_vector(41 downto 0);
			speed1,speed2 : out std_logic_vector(1 downto 0)
		);
end entity ps2;


architecture structural of ps2 is

component keyboard IS
	PORT( 	keyboard_clk, keyboard_data, clock_50MHz ,
			reset, read : IN STD_LOGIC;
			scan_code : OUT STD_LOGIC_VECTOR( 7 DOWNTO 0 );
			scan_ready : OUT STD_LOGIC);
end component keyboard;

component oneshot is
port(
	pulse_out : out std_logic;
	trigger_in : in std_logic; 
	clk: in std_logic );
end component oneshot;

component leddcd is
	port(
		 data_in : in std_logic_vector(3 downto 0);
		 segments_out : out std_logic_vector(6 downto 0)
		);
end component leddcd;

signal scan2 : std_logic;
signal scan_code2 : std_logic_vector( 7 downto 0 );
signal history3 : std_logic_vector(7 downto 0);
signal history2 : std_logic_vector(7 downto 0);
signal history1 : std_logic_vector(7 downto 0);
signal history0 : std_logic_vector(7 downto 0);
signal read : std_logic;
signal sp1,sp2 : std_logic_vector(1 downto 0);

begin

u1: keyboard port map(	
				keyboard_clk => keyboard_clk,
				keyboard_data => keyboard_data,
				clock_50MHz => clock_50MHz,
				reset => reset,
				read => read,
				scan_code => scan_code2,
				scan_ready => scan2
			);

pulser: oneshot port map(
   pulse_out => read,
   trigger_in => scan2,
   clk => clock_50MHz
			);

scan_readyo <= scan2;
scan_code <= scan_code2;

hist0<=history0;
hist1<=history1;
hist2<=history2;
hist3<=history3;

speed1<=sp1;
speed2<=sp2;

d1: leddcd port map(history1(3 downto 0),print(6 downto 0));
d2: leddcd port map(history1(7 downto 4),print(13 downto 7));
d3: leddcd port map(history2(3 downto 0),print(20 downto 14));
d4: leddcd port map(history2(7 downto 4),print(27 downto 21));
d5: leddcd port map(history3(3 downto 0),print(34 downto 28));
d6: leddcd port map(history3(7 downto 4),print(41 downto 35));

a1 : process(scan2)
begin
	if(rising_edge(scan2)) then
	history3 <= history2;
	history2 <= history1;
	history1 <= history0;
	history0 <= scan_code2;
	end if;
end process a1;

speed : process(scan2,reset)
begin
	if (reset='0')then
		sp1<="00";
		sp2<="00";
	
	elsif(rising_edge(scan2)) then
		if(scan_code2=X"1C")then
			sp1<="00";
		elsif(scan_code2=X"1B")then
			sp1<="01";
		elsif(scan_code2=X"23")then
			sp1<="10";
		elsif(scan_code2=X"3B")then
			sp2<="00";
		elsif(scan_code2=X"42")then
			sp2<="01";
		elsif(scan_code2=X"4B")then
			sp2<="10";
		end if;
	end if;
end process speed;

end architecture structural;