# do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:16 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:06:16 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:16 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 15:06:16 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:16 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:06:17 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 15:06:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:06:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:06:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(102): (vlog-2730) Undefined variable: 'beq_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(109): (vlog-2730) Undefined variable: 'bne_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(116): (vlog-2730) Undefined variable: 'blt_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(123): (vlog-2730) Undefined variable: 'bge_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(130): (vlog-2730) Undefined variable: 'bltu_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(137): (vlog-2730) Undefined variable: 'bgeu_inst'.
# End time: 15:06:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 2
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:19 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:11:19 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:19 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 15:11:19 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:19 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:11:19 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:19 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 15:11:19 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:19 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:11:19 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:19 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(109): (vlog-2730) Undefined variable: 'bne_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(116): (vlog-2730) Undefined variable: 'blt_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(123): (vlog-2730) Undefined variable: 'bge_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(130): (vlog-2730) Undefined variable: 'bltu_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(137): (vlog-2730) Undefined variable: 'bgeu_inst'.
# End time: 15:11:19 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 2
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:10 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:12:10 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:10 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 15:12:10 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:10 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:12:10 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:10 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 15:12:10 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:10 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:12:10 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:10 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(102): Field/method name (beq_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(109): Field/method name (bne_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(116): Field/method name (blt_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(123): Field/method name (bge_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(130): Field/method name (bltu_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(137): Field/method name (bgeu_inst) not in 'branch_op'
# End time: 15:12:10 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 2
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:45 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:12:45 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:45 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 15:12:45 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:45 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:12:45 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:45 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 15:12:45 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:45 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:12:45 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:12:45 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(102): near ".": syntax error, unexpected '.', expecting '\''.
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(109): near ".": syntax error, unexpected '.', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER or '='.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(112): Illegal declaration after the statement near line '100'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(116): near ":": syntax error, unexpected ':', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 15:12:45 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 2
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:13:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 15:13:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:13:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 15:13:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:13:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(102):  Failed to find the name 'beq_inst' in scope '#enum#' at ../../HardwareDescription/FetchUnit/BranchPredictionUnit/../../Constants/constants.sv(127).
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(109):  Failed to find the name 'bne_inst' in scope '#enum#' at ../../HardwareDescription/FetchUnit/BranchPredictionUnit/../../Constants/constants.sv(127).
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(116):  Failed to find the name 'blt_inst' in scope '#enum#' at ../../HardwareDescription/FetchUnit/BranchPredictionUnit/../../Constants/constants.sv(127).
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(123):  Failed to find the name 'bge_inst' in scope '#enum#' at ../../HardwareDescription/FetchUnit/BranchPredictionUnit/../../Constants/constants.sv(127).
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(130):  Failed to find the name 'bltu_inst' in scope '#enum#' at ../../HardwareDescription/FetchUnit/BranchPredictionUnit/../../Constants/constants.sv(127).
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(137):  Failed to find the name 'bgeu_inst' in scope '#enum#' at ../../HardwareDescription/FetchUnit/BranchPredictionUnit/../../Constants/constants.sv(127).
# End time: 15:13:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 2
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# 
# Top level modules:
# 	bpu
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(4)
# ** at ../../HardwareDescription/FetchUnit/../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(4)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 15:16:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# -- Importing package constants
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(4)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 15:16:18 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vsim -t ns work.riscv_tester 
# Start time: 15:16:18 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# ** Error: (vsim-13) Recompile work.bpu because work.constants has changed.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../Bin/compile.tcl PAUSED at line 58
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:20 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:18:20 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:20 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(29): External function 'log2' may not be used in a constant expression.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(29): Range must be bounded by constant expressions.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(36): External function 'log2' may not be used in a constant expression.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(36): Range must be bounded by constant expressions.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(55): External function 'log2' may not be used in a constant expression.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(55): Range must be bounded by constant expressions.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(60): External function 'log2' may not be used in a constant expression.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(60): Range must be bounded by constant expressions.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(63): External function 'log2' may not be used in a constant expression.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(63): Range must be bounded by constant expressions.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(73): External function 'log2' may not be used in a constant expression.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(73): Range must be bounded by constant expressions.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(73): External function 'log2' may not be used in a constant expression.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(73): Range must be bounded by constant expressions.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(93): External function 'log2' may not be used in a constant expression.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(93): Range must be bounded by constant expressions.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(120): External function 'log2' may not be used in a constant expression.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(120): Range must be bounded by constant expressions.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(121): External function 'log2' may not be used in a constant expression.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(121): Range must be bounded by constant expressions.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(124): External function 'log2' may not be used in a constant expression.
# ** Error: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(124): Range must be bounded by constant expressions.
# End time: 15:18:20 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 22, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 12
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/BranchPredictionUnit/bpu.sv"
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:08 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:19:08 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:08 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:19:08 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:08 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:19:08 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:08 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# 
# Top level modules:
# 	i_cache
# End time: 15:19:08 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:08 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Importing package constants
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:19:09 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# ** Warning: ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv(2): (vlog-13233) Design unit "fetch_unit_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 15:19:09 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:19:09 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:19:09 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 15:19:09 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 15:19:09 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 15:19:09 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 15:19:09 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# ** Warning: ../../HardwareDescription/RISCVCore/../FetchUnit/BranchPredictionUnit/bpu.sv(2): (vlog-13233) Design unit "riscv_core_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 15:19:09 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# ** Warning: ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchPredictionUnit/bpu.sv(2): (vlog-13233) Design unit "riscv_tester_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 15:19:09 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 15:16:18 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
run 4500ns
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:23:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 15:23:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:23:29 on Aug 21,2019, Elapsed time: 0:07:11
# Errors: 1, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 15:23:29 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:24:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:24:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:24:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:24:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:24:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:17 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(102): (vlog-2730) Undefined variable: 'beq_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(109): (vlog-2730) Undefined variable: 'bne_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(116): (vlog-2730) Undefined variable: 'blt_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(123): (vlog-2730) Undefined variable: 'bge_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(130): (vlog-2730) Undefined variable: 'bltu_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(137): (vlog-2730) Undefined variable: 'bgeu_inst'.
# End time: 15:24:17 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:30 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:25:30 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:30 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:25:30 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:30 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:25:30 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:30 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:25:30 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:30 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:25:30 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:30 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(5): near "::": syntax error, unexpected ::, expecting ';' or ','.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(103): (vlog-2730) Undefined variable: 'beq_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(110): (vlog-2730) Undefined variable: 'bne_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(117): (vlog-2730) Undefined variable: 'blt_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(124): (vlog-2730) Undefined variable: 'bge_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(131): (vlog-2730) Undefined variable: 'bltu_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(138): (vlog-2730) Undefined variable: 'bgeu_inst'.
# End time: 15:25:30 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:28:07 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:28:07 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:28:07 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:28:07 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:28:07 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:07 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(5): near ".": syntax error, unexpected '.', expecting ';' or ','.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(103): (vlog-2730) Undefined variable: 'beq_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(110): (vlog-2730) Undefined variable: 'bne_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(117): (vlog-2730) Undefined variable: 'blt_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(124): (vlog-2730) Undefined variable: 'bge_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(131): (vlog-2730) Undefined variable: 'bltu_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(138): (vlog-2730) Undefined variable: 'bgeu_inst'.
# End time: 15:28:07 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:35 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:28:35 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:35 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:28:35 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:35 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:28:35 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:35 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:28:35 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:35 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:28:35 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:35 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(103): (vlog-2163) Macro `beq_inst is undefined.
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(103): near ":": syntax error, unexpected ':'.
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(144): near "endcase": syntax error, unexpected endcase.
# End time: 15:28:35 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:28:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:28:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:28:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:28:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:50 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:28:50 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:50 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(103): near ".": syntax error, unexpected '.', expecting '\''.
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(144): near "endcase": syntax error, unexpected endcase.
# End time: 15:28:50 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:29:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:29:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:29:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:29:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:29:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(103):  Failed to find the name 'beq_inst' in scope '#enum#' at ../../HardwareDescription/FetchUnit/BranchPredictionUnit/../../Constants/constants.sv(127).
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(110): (vlog-2730) Undefined variable: 'bne_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(117): (vlog-2730) Undefined variable: 'blt_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(124): (vlog-2730) Undefined variable: 'bge_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(131): (vlog-2730) Undefined variable: 'bltu_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(138): (vlog-2730) Undefined variable: 'bgeu_inst'.
# End time: 15:29:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:23 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:35:23 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:23 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:35:23 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:23 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:35:23 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:23 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:35:23 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:23 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:35:23 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:23 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(110): (vlog-2730) Undefined variable: 'bne_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(117): (vlog-2730) Undefined variable: 'blt_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(124): (vlog-2730) Undefined variable: 'bge_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(131): (vlog-2730) Undefined variable: 'bltu_inst'.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(138): (vlog-2730) Undefined variable: 'bgeu_inst'.
# End time: 15:35:23 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:36:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:36:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:36:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:36:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:36:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(103): Field/method name (beq_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(110): Field/method name (bne_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(117): Field/method name (blt_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(124): Field/method name (bge_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(131): Field/method name (bltu_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(138): Field/method name (bgeu_inst) not in 'branch_op'
# End time: 15:36:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:40 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:37:40 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:40 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:37:40 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:40 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:37:40 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:40 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:37:40 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:40 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:37:40 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:40 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(103): near ".": syntax error, unexpected '.', expecting '\''.
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(110): near ":": syntax error, unexpected ':'.
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(117): near ":": syntax error, unexpected ':', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 15:37:40 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:38:06 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:38:06 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:38:06 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:38:06 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:38:06 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:06 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(103): near ".": syntax error, unexpected '.', expecting '\''.
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(103): (vlog-2163) Macro `beq_inst is undefined.
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(110): near ":": syntax error, unexpected ':'.
# ** Error: (vlog-13069) ../../HardwareDescription/FetchUnit/fetch_unit.sv(117): near ":": syntax error, unexpected ':', expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 15:38:06 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:40:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:40:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:40:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:40:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:40:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(110): Field/method name (bne_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(117): Field/method name (blt_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(124): Field/method name (bge_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(131): Field/method name (bltu_inst) not in 'branch_op'
# ** Error: ../../HardwareDescription/FetchUnit/fetch_unit.sv(138): Field/method name (bgeu_inst) not in 'branch_op'
# End time: 15:40:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 22
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/FetchUnit/fetch_unit.sv"
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 15:41:28 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 15:41:29 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 15:41:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:41:29 on Aug 21,2019, Elapsed time: 0:18:00
# Errors: 87, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 15:41:29 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 15:43:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 15:43:05 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:43:05 on Aug 21,2019, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 15:43:05 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:47:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:47:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:47:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:47:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:47:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 15:47:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:47:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:47:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 15:47:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 15:47:49 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:49 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 15:47:50 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:50 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 15:47:50 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:50 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 15:47:50 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:50 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 15:47:50 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:47:51 on Aug 21,2019, Elapsed time: 0:04:46
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 15:47:51 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:03 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 15:55:03 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:03 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling package bpu_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 15:55:03 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:03 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 15:55:03 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:03 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling package i_cache_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 15:55:03 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:03 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling package icache_controller_sv_unit
# -- Importing package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 15:55:04 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 15:55:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 15:55:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:55:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 15:55:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 15:55:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 15:55:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 15:55:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 15:55:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:04 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module bpu
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 15:55:04 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:55:05 on Aug 21,2019, Elapsed time: 0:07:14
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 15:55:05 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
# End time: 15:56:53 on Aug 21,2019, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
