\hypertarget{struct_o_p_a_m_p___type_def}{}\doxysection{OPAMP\+\_\+\+Type\+Def Struct Reference}
\label{struct_o_p_a_m_p___type_def}\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}}


Operational Amplifier (OPAMP)  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_aee1965a09d6cc2fb09c330f9f766d4f3}{RESERVED}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a60c5f2c242a5400123f2ef1c65af686f}{TCMR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Operational Amplifier (OPAMP) 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

OPAMP control/status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_o_p_a_m_p___type_def_aee1965a09d6cc2fb09c330f9f766d4f3}\label{struct_o_p_a_m_p___type_def_aee1965a09d6cc2fb09c330f9f766d4f3}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED\mbox{[}5\mbox{]}}

OPAMP offset trimming register for normal mode, Address offset\+: 0x04 \mbox{\Hypertarget{struct_o_p_a_m_p___type_def_a60c5f2c242a5400123f2ef1c65af686f}\label{struct_o_p_a_m_p___type_def_a60c5f2c242a5400123f2ef1c65af686f}} 
\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!TCMR@{TCMR}}
\index{TCMR@{TCMR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TCMR}{TCMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCMR}

OPAMP timer controlled mux mode register, Address offset\+: 0x18 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
