// Seed: 92931749
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4
);
  assign id_2 = id_1;
  reg id_5;
  always @(posedge 1)
    if (1)
      if (1'd0 / 1'b0) begin
        id_5 <= !id_5;
      end
  logic id_6;
  logic id_7;
  type_14 id_8 (
      .id_0(1'b0),
      .id_1(id_6),
      .id_2(id_5 + id_1),
      .id_3(1),
      .id_4(id_6),
      .id_5(1)
  );
  type_15 id_9 (
      .id_0(1),
      .id_1(id_8)
  );
endmodule
