<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>xpcc: xpcc::stm32::fsmc::NorSram Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">xpcc
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram-members.html">List of all members</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">xpcc::stm32::fsmc::NorSram Class Reference<div class="ingroups"><a class="el" href="group__architecture.html">Architecture</a> &raquo; <a class="el" href="group__platform.html">Supported Platforms</a> &raquo; <a class="el" href="group__stm32f407vg.html">Stm32f407vg</a> &raquo; <a class="el" href="group__stm32f407vg__fsmc.html">FSMC</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Configure NOR-Flash or (P)SRAM.  
 <a href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#details">More...</a></p>

<p><code>#include &lt;driver/fsmc/stm32/fsmc.hpp&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_asynchronous_timing"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_asynchronous_timing">AsynchronousTiming</a></td></tr>
<tr class="memdesc:structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_asynchronous_timing"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing for asynchronous access.  <a href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_asynchronous_timing">More...</a><br /></td></tr>
<tr class="separator:structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_asynchronous_timing"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_synchronous_timing"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_synchronous_timing">SynchronousTiming</a></td></tr>
<tr class="memdesc:structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_synchronous_timing"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing for synchronous access.  <a href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_synchronous_timing">More...</a><br /></td></tr>
<tr class="separator:structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_synchronous_timing"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ae2abb7e5ceeaa024431a4db124a8f46a"><td class="memItemLeft" align="right" valign="top"><a id="ae2abb7e5ceeaa024431a4db124a8f46a"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46a">Region</a> { <br />
&#160;&#160;<b>CHIP_SELECT_1</b>, 
<br />
&#160;&#160;<b>CHIP_SELECT_2</b>, 
<br />
&#160;&#160;<b>CHIP_SELECT_3</b>, 
<br />
&#160;&#160;<b>CHIP_SELECT_4</b>
<br />
 }<tr class="memdesc:ae2abb7e5ceeaa024431a4db124a8f46a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Corresponds to NE1..4. <br /></td></tr>
</td></tr>
<tr class="separator:ae2abb7e5ceeaa024431a4db124a8f46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f434e55cdc614b60c77afa7fe26b8fe"><td class="memItemLeft" align="right" valign="top"><a id="a2f434e55cdc614b60c77afa7fe26b8fe"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>WaitPolarity</b> { <br />
&#160;&#160;<b>WAIT_HIGH_ACTIVE</b>, 
<br />
&#160;&#160;<b>WAIT_LOW_ACTIVE</b>
<br />
 }</td></tr>
<tr class="separator:a2f434e55cdc614b60c77afa7fe26b8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33944f2e4dc97619d11dc72cedc98ce3"><td class="memItemLeft" align="right" valign="top"><a id="a33944f2e4dc97619d11dc72cedc98ce3"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>BusType</b> { <br />
&#160;&#160;<b>NO_MULTIPLEX_8BIT</b>, 
<br />
&#160;&#160;<b>NO_MULTIPLEX_16BIT</b>, 
<br />
&#160;&#160;<b>ADDRESS_DATA_MULIPLEX_8BIT</b>, 
<br />
&#160;&#160;<b>ADDRESS_DATA_MULIPLEX_16BIT</b>
<br />
 }</td></tr>
<tr class="separator:a33944f2e4dc97619d11dc72cedc98ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad54f20cf64c8871b8bfb007b73225e04"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ad54f20cf64c8871b8bfb007b73225e04">MemoryType</a> { <br />
&#160;&#160;<b>SRAM_ROM</b>, 
<br />
&#160;&#160;<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ad54f20cf64c8871b8bfb007b73225e04ad6bbf2a30d2362c741ee18ae195cb54d">PSRAM</a>, 
<br />
&#160;&#160;<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ad54f20cf64c8871b8bfb007b73225e04a776abe4d6fce6dda6ffee5fb31fb949f">NOR</a>
<br />
 }</td></tr>
<tr class="separator:ad54f20cf64c8871b8bfb007b73225e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eef2ee926cc90664bebae8369565935"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935">AccessMode</a> { <br />
&#160;&#160;<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935a704ce9bb55755236e8da1f1183466807">MODE_A</a>, 
<br />
&#160;&#160;<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935ad0184541679a6f3ddaa78bc82e454c5e">MODE_B</a>, 
<br />
&#160;&#160;<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935a78cbe2576651cdd2ae49ce4a98ac9a02">MODE_C</a>, 
<br />
&#160;&#160;<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935abc8042ee1d6259c0b44251c0ec4e09ac">MODE_D</a>
<br />
 }</td></tr>
<tr class="separator:a7eef2ee926cc90664bebae8369565935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1f719b6f10c8cd4b9189ee0d02b49f"><td class="memItemLeft" align="right" valign="top"><a id="adb1f719b6f10c8cd4b9189ee0d02b49f"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>ExtendedMode</b> : uint32_t { <br />
&#160;&#160;<b>Disable</b>, 
<br />
&#160;&#160;<b>Enable</b>
<br />
 }</td></tr>
<tr class="separator:adb1f719b6f10c8cd4b9189ee0d02b49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a0d779b37e36b02859ec40c2e0e7f378b"><td class="memItemLeft" align="right" valign="top"><a id="a0d779b37e36b02859ec40c2e0e7f378b"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>resetRegion</b> (<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46a">Region</a> region)</td></tr>
<tr class="separator:a0d779b37e36b02859ec40c2e0e7f378b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af716899cfdeb59f0b1119a7a72e69b"><td class="memItemLeft" align="right" valign="top"><a id="a9af716899cfdeb59f0b1119a7a72e69b"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>enableRegion</b> (<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46a">Region</a> region, bool enable=true)</td></tr>
<tr class="separator:a9af716899cfdeb59f0b1119a7a72e69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeeeace14e51e19ab328354bfe901393"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#adeeeace14e51e19ab328354bfe901393">configureSynchronousRegion</a> (<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46a">Region</a> region, BusType multiplex, <a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ad54f20cf64c8871b8bfb007b73225e04">MemoryType</a> memoryType, <a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_synchronous_timing">SynchronousTiming</a> timing)</td></tr>
<tr class="memdesc:adeeeace14e51e19ab328354bfe901393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a region of Bank 1 for synchronous access.  <a href="#adeeeace14e51e19ab328354bfe901393">More...</a><br /></td></tr>
<tr class="separator:adeeeace14e51e19ab328354bfe901393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3611f09b308c06a5d2b37ede9ad362a7"><td class="memItemLeft" align="right" valign="top"><a id="a3611f09b308c06a5d2b37ede9ad362a7"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>configureAsynchronousRegion</b> (<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46a">Region</a> region, BusType multiplex, <a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ad54f20cf64c8871b8bfb007b73225e04">MemoryType</a> memoryType, <a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935">AccessMode</a> accessMode, <a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_asynchronous_timing">AsynchronousTiming</a> timing, ExtendedMode extended=ExtendedMode::Enable)</td></tr>
<tr class="separator:a3611f09b308c06a5d2b37ede9ad362a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e302a31c2d9897ee1b08dcac2fdd88"><td class="memItemLeft" align="right" valign="top"><a id="a14e302a31c2d9897ee1b08dcac2fdd88"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>enableAsynchronousWait</b> (<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46a">Region</a> region, WaitPolarity polarity=WAIT_LOW_ACTIVE)</td></tr>
<tr class="separator:a14e302a31c2d9897ee1b08dcac2fdd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fabc1d9105f9057b8e6fe99ca6441fc"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a0fabc1d9105f9057b8e6fe99ca6441fc"><td class="memTemplItemLeft" align="right" valign="top">static constexpr T *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a0fabc1d9105f9057b8e6fe99ca6441fc">getRegionPointer</a> (<a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46a">Region</a> region)</td></tr>
<tr class="memdesc:a0fabc1d9105f9057b8e6fe99ca6441fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get mapped memory address of a region.  <a href="#a0fabc1d9105f9057b8e6fe99ca6441fc">More...</a><br /></td></tr>
<tr class="separator:a0fabc1d9105f9057b8e6fe99ca6441fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>NOR non-multiplexed</p><ul>
<li>CLK</li>
<li>A[25:0]</li>
<li>D[15:0]</li>
<li>NE[x]</li>
<li>NOE</li>
<li>NWE</li>
<li>NL(=NADV)</li>
<li>NWAIT</li>
</ul>
<p>NOR multiplexed</p><ul>
<li>A[25:16]</li>
<li>AD[15:0]</li>
</ul>
<p>(P)SRAM</p><ul>
<li>NBL[1] - Upper byte enable (NUB)</li>
<li>NBL[0] - Lower byte enable (NLB)</li>
</ul>
<p>Options:</p><ul>
<li>multiplexed, non-multiplexed</li>
<li>asynchronous, synchronous</li>
</ul>
<p>Mode 1 (SRAM/CRAM)</p><ul>
<li>NOE directly low</li>
<li>NWE after address setup</li>
<li>Timings: address setup, data phase</li>
</ul>
<p>Mode A (CRAM)</p><ul>
<li>NOE, NWE low after address setup</li>
<li>Timings: address setup, data phase</li>
</ul>
<p>Mode 2/B (NOR Flash)</p><ul>
<li>NADV low during address setup</li>
<li>NOE directly low</li>
<li>Mode 2: NWE low after address setup</li>
<li>Mode B: NWE directly low</li>
</ul>
<p>Mode C (NOR Flash)</p><ul>
<li>NADV low during address setup</li>
<li>NOE, NWE low after address setup</li>
</ul>
<p>Mode D</p><ul>
<li>Mode C with additional address hold step (NADV, NOE, NWE high)</li>
<li>Timings: address setup, address hold, data phase</li>
</ul>
<p>Mode muxed</p><ul>
<li>Mode D with lower address bits on data lanes during address setup step</li>
</ul>
<p>Async wait: only data phase stage is prolonged, address setup and address hold are not affected.</p>
<p>Memory Type (MTYP):</p><ul>
<li>00 SRAM/ROM (asynchronous, non-multiplexed)</li>
<li>01 PSRAM/Cellular RAM: CRAM ((a)synchronous read/write, (non-)multiplexed)</li>
<li>10 NOR Flash/One NAND Flash ((a)synchronous read, (non-)multiplexed)</li>
</ul>
<p>Multiplexed mode only valid for NOR and PSRAM</p>
<p>Synchronous =&gt; burst mode? NOR Flash and burst write? </p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="ad54f20cf64c8871b8bfb007b73225e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad54f20cf64c8871b8bfb007b73225e04">&#9670;&nbsp;</a></span>MemoryType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ad54f20cf64c8871b8bfb007b73225e04">xpcc::stm32::fsmc::NorSram::MemoryType</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad54f20cf64c8871b8bfb007b73225e04ad6bbf2a30d2362c741ee18ae195cb54d"></a>PSRAM&#160;</td><td class="fielddoc"><p>PSRAM (CRAM) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad54f20cf64c8871b8bfb007b73225e04a776abe4d6fce6dda6ffee5fb31fb949f"></a>NOR&#160;</td><td class="fielddoc"><p>NOR Flash/OneNAND Flash. </p>
</td></tr>
</table>

</div>
</div>
<a id="a7eef2ee926cc90664bebae8369565935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eef2ee926cc90664bebae8369565935">&#9670;&nbsp;</a></span>AccessMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#a7eef2ee926cc90664bebae8369565935">xpcc::stm32::fsmc::NorSram::AccessMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7eef2ee926cc90664bebae8369565935a704ce9bb55755236e8da1f1183466807"></a>MODE_A&#160;</td><td class="fielddoc"><p>access mode A </p>
</td></tr>
<tr><td class="fieldname"><a id="a7eef2ee926cc90664bebae8369565935ad0184541679a6f3ddaa78bc82e454c5e"></a>MODE_B&#160;</td><td class="fielddoc"><p>access mode B </p>
</td></tr>
<tr><td class="fieldname"><a id="a7eef2ee926cc90664bebae8369565935a78cbe2576651cdd2ae49ce4a98ac9a02"></a>MODE_C&#160;</td><td class="fielddoc"><p>access mode C </p>
</td></tr>
<tr><td class="fieldname"><a id="a7eef2ee926cc90664bebae8369565935abc8042ee1d6259c0b44251c0ec4e09ac"></a>MODE_D&#160;</td><td class="fielddoc"><p>access mode D </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="adeeeace14e51e19ab328354bfe901393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeeeace14e51e19ab328354bfe901393">&#9670;&nbsp;</a></span>configureSynchronousRegion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void xpcc::stm32::fsmc::NorSram::configureSynchronousRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46a">Region</a>&#160;</td>
          <td class="paramname"><em>region</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">BusType&#160;</td>
          <td class="paramname"><em>multiplex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ad54f20cf64c8871b8bfb007b73225e04">MemoryType</a>&#160;</td>
          <td class="paramname"><em>memoryType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#structxpcc_1_1stm32_1_1fsmc_1_1_nor_sram_1_1_synchronous_timing">SynchronousTiming</a>&#160;</td>
          <td class="paramname"><em>timing</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The region is disabled afterwards and has to be enabled via enableRegion(). </p>

</div>
</div>
<a id="a0fabc1d9105f9057b8e6fe99ca6441fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fabc1d9105f9057b8e6fe99ca6441fc">&#9670;&nbsp;</a></span>getRegionPointer()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static constexpr T* xpcc::stm32::fsmc::NorSram::getRegionPointer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html#ae2abb7e5ceeaa024431a4db124a8f46a">Region</a>&#160;</td>
          <td class="paramname"><em>region</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Each region is 64 MB in size. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>fsmc.hpp</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacexpcc.html">xpcc</a></li><li class="navelem"><b>stm32</b></li><li class="navelem"><b>fsmc</b></li><li class="navelem"><a class="el" href="classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html">NorSram</a></li>
    <li class="footer">Generated on Tue Jun 27 2017 20:03:59 for xpcc by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
