[  {  "BlackBox" :
      { "name" : "Rstn.rstn"
      , "type" :
"rstn
:: HasCallStack    --      ARG[0]
=> Clock dom gated -- clk, ARG[1]
-> Signal dom Bit"
      , "templateD" :
"//RSTN begin
reg [7:0] ~GENSYM[resetn_counter][0] = 0;
wire ~GENSYM[resetn][1];

assign ~SYM[1] = &~SYM[0];
assign ~RESULT = ~SYM[1];

always @(posedge ~ARG[1]) begin
  if (!~SYM[1])
    ~SYM[0] <= ~SYM[0] + 1;
end
//RSTN end"
      }
   }
]
