Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov  5 11:42:13 2023
| Host         : DESKTOP-CB9FMLM running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  8029 |     0 |          0 |    230400 |  3.48 |
|   LUT as Logic             |  6474 |     0 |          0 |    230400 |  2.81 |
|   LUT as Memory            |  1555 |     0 |          0 |    101760 |  1.53 |
|     LUT as Distributed RAM |  1104 |     0 |            |           |       |
|     LUT as Shift Register  |   451 |     0 |            |           |       |
| CLB Registers              | 11833 |     0 |          0 |    460800 |  2.57 |
|   Register as Flip Flop    | 11833 |     0 |          0 |    460800 |  2.57 |
|   Register as Latch        |     0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |    64 |     0 |          0 |     28800 |  0.22 |
| F7 Muxes                   |     8 |     0 |          0 |    115200 | <0.01 |
| F8 Muxes                   |     0 |     0 |          0 |     57600 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 76    |          Yes |           - |          Set |
| 347   |          Yes |           - |        Reset |
| 335   |          Yes |         Set |            - |
| 11075 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  1878 |     0 |          0 |     28800 |  6.52 |
|   CLBL                                     |   927 |     0 |            |           |       |
|   CLBM                                     |   951 |     0 |            |           |       |
| LUT as Logic                               |  6474 |     0 |          0 |    230400 |  2.81 |
|   using O5 output only                     |   371 |       |            |           |       |
|   using O6 output only                     |  4117 |       |            |           |       |
|   using O5 and O6                          |  1986 |       |            |           |       |
| LUT as Memory                              |  1555 |     0 |          0 |    101760 |  1.53 |
|   LUT as Distributed RAM                   |  1104 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     4 |       |            |           |       |
|     using O5 and O6                        |  1100 |       |            |           |       |
|   LUT as Shift Register                    |   451 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   199 |       |            |           |       |
|     using O5 and O6                        |   252 |       |            |           |       |
| CLB Registers                              | 11833 |     0 |          0 |    460800 |  2.57 |
|   Register driven from within the CLB      |  6895 |       |            |           |       |
|   Register driven from outside the CLB     |  4938 |       |            |           |       |
|     LUT in front of the register is unused |  3807 |       |            |           |       |
|     LUT in front of the register is used   |  1131 |       |            |           |       |
| Unique Control Sets                        |   662 |       |          0 |     57600 |  1.15 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 12.5 |     0 |          0 |       312 |  4.01 |
|   RAMB36/FIFO*    |   12 |     0 |          0 |       312 |  3.85 |
|     RAMB36E2 only |   12 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |       624 |  0.16 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    1 |     1 |          0 |       360 |  0.28 |
| HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    1 |     1 |          0 |        24 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       544 |  0.55 |
|   BUFGCE             |    1 |     0 |          0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    2 |     0 |          0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 11075 |            Register |
| LUT6     |  2624 |                 CLB |
| LUT3     |  2009 |                 CLB |
| RAMD32   |  1926 |                 CLB |
| LUT5     |  1385 |                 CLB |
| LUT4     |  1205 |                 CLB |
| LUT2     |   906 |                 CLB |
| SRL16E   |   490 |                 CLB |
| FDCE     |   347 |            Register |
| FDSE     |   335 |            Register |
| LUT1     |   331 |                 CLB |
| RAMS32   |   278 |                 CLB |
| SRLC32E  |   211 |                 CLB |
| FDPE     |    76 |            Register |
| CARRY8   |    64 |                 CLB |
| RAMB36E2 |    12 |            BLOCKRAM |
| MUXF7    |     8 |                 CLB |
| SRLC16E  |     2 |                 CLB |
| BUFG_PS  |     2 |               Clock |
| RAMB18E2 |     1 |            BLOCKRAM |
| PS8      |     1 |            Advanced |
| INBUF    |     1 |                 I/O |
| IBUFCTRL |     1 |              Others |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_1 |    1 |
| design_1_xbar_0              |    1 |
| design_1_rst_ps8_0_100M_0    |    1 |
| design_1_ila_0_0             |    1 |
| design_1_dut_0_0             |    1 |
| design_1_controller_0_0      |    1 |
| design_1_blk_mem_gen_0_2     |    1 |
| design_1_blk_mem_gen_0_1     |    1 |
| design_1_axi_smc_0           |    1 |
| design_1_axi_cdma_0_0        |    1 |
| design_1_axi_bram_ctrl_0_1   |    1 |
| design_1_axi_bram_ctrl_0_0   |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_0           |    1 |
| dbg_hub                      |    1 |
+------------------------------+------+


