
0004_Alarm_Keypad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007760  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ea0  08007930  08007930  00008930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087d0  080087d0  0000a068  2**0
                  CONTENTS
  4 .ARM          00000008  080087d0  080087d0  000097d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080087d8  080087d8  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087d8  080087d8  000097d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080087dc  080087dc  000097dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080087e0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004fe0  20000068  08008848  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005048  08008848  0000b048  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b142  00000000  00000000  0000a098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b69  00000000  00000000  000251da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001850  00000000  00000000  00028d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000130d  00000000  00000000  0002a598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002464d  00000000  00000000  0002b8a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cc14  00000000  00000000  0004fef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de3cc  00000000  00000000  0006cb06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014aed2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c38  00000000  00000000  0014af18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  00151b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007918 	.word	0x08007918

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08007918 	.word	0x08007918

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <Get_Key>:
*/

#include "Keypad4X4.h"
char key;
char Get_Key(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
	int done=1;
 80005b6:	2301      	movs	r3, #1
 80005b8:	607b      	str	r3, [r7, #4]
	while(done)
 80005ba:	e19b      	b.n	80008f4 <Get_Key+0x344>
	{
	//COLUMN 3
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_SET);     // Pull the C0 HIGH
 80005bc:	2201      	movs	r2, #1
 80005be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005c2:	48b3      	ldr	r0, [pc, #716]	@ (8000890 <Get_Key+0x2e0>)
 80005c4:	f001 fc7a 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_RESET);   // Pull the C1 LOW
 80005c8:	2200      	movs	r2, #0
 80005ca:	2110      	movs	r1, #16
 80005cc:	48b0      	ldr	r0, [pc, #704]	@ (8000890 <Get_Key+0x2e0>)
 80005ce:	f001 fc75 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_RESET);   // Pull the C2 LOW
 80005d2:	2200      	movs	r2, #0
 80005d4:	2120      	movs	r1, #32
 80005d6:	48ae      	ldr	r0, [pc, #696]	@ (8000890 <Get_Key+0x2e0>)
 80005d8:	f001 fc70 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_RESET);   // Pull the C3 LOW
 80005dc:	2200      	movs	r2, #0
 80005de:	2108      	movs	r1, #8
 80005e0:	48ab      	ldr	r0, [pc, #684]	@ (8000890 <Get_Key+0x2e0>)
 80005e2:	f001 fc6b 	bl	8001ebc <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 80005e6:	2140      	movs	r1, #64	@ 0x40
 80005e8:	48a9      	ldr	r0, [pc, #676]	@ (8000890 <Get_Key+0x2e0>)
 80005ea:	f001 fc4f 	bl	8001e8c <HAL_GPIO_ReadPin>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d00b      	beq.n	800060c <Get_Key+0x5c>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 80005f4:	bf00      	nop
 80005f6:	2140      	movs	r1, #64	@ 0x40
 80005f8:	48a5      	ldr	r0, [pc, #660]	@ (8000890 <Get_Key+0x2e0>)
 80005fa:	f001 fc47 	bl	8001e8c <HAL_GPIO_ReadPin>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d1f8      	bne.n	80005f6 <Get_Key+0x46>
		key='1';
 8000604:	4ba3      	ldr	r3, [pc, #652]	@ (8000894 <Get_Key+0x2e4>)
 8000606:	2231      	movs	r2, #49	@ 0x31
 8000608:	701a      	strb	r2, [r3, #0]
		break;
 800060a:	e177      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 800060c:	2180      	movs	r1, #128	@ 0x80
 800060e:	48a2      	ldr	r0, [pc, #648]	@ (8000898 <Get_Key+0x2e8>)
 8000610:	f001 fc3c 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d00b      	beq.n	8000632 <Get_Key+0x82>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 800061a:	bf00      	nop
 800061c:	2180      	movs	r1, #128	@ 0x80
 800061e:	489e      	ldr	r0, [pc, #632]	@ (8000898 <Get_Key+0x2e8>)
 8000620:	f001 fc34 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d1f8      	bne.n	800061c <Get_Key+0x6c>
		key='4';
 800062a:	4b9a      	ldr	r3, [pc, #616]	@ (8000894 <Get_Key+0x2e4>)
 800062c:	2234      	movs	r2, #52	@ 0x34
 800062e:	701a      	strb	r2, [r3, #0]
		break;
 8000630:	e164      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 8000632:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000636:	4899      	ldr	r0, [pc, #612]	@ (800089c <Get_Key+0x2ec>)
 8000638:	f001 fc28 	bl	8001e8c <HAL_GPIO_ReadPin>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d00c      	beq.n	800065c <Get_Key+0xac>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 8000642:	bf00      	nop
 8000644:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000648:	4894      	ldr	r0, [pc, #592]	@ (800089c <Get_Key+0x2ec>)
 800064a:	f001 fc1f 	bl	8001e8c <HAL_GPIO_ReadPin>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d1f7      	bne.n	8000644 <Get_Key+0x94>
		key='7';
 8000654:	4b8f      	ldr	r3, [pc, #572]	@ (8000894 <Get_Key+0x2e4>)
 8000656:	2237      	movs	r2, #55	@ 0x37
 8000658:	701a      	strb	r2, [r3, #0]
		break;
 800065a:	e14f      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 800065c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000660:	488e      	ldr	r0, [pc, #568]	@ (800089c <Get_Key+0x2ec>)
 8000662:	f001 fc13 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d00c      	beq.n	8000686 <Get_Key+0xd6>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 800066c:	bf00      	nop
 800066e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000672:	488a      	ldr	r0, [pc, #552]	@ (800089c <Get_Key+0x2ec>)
 8000674:	f001 fc0a 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d1f7      	bne.n	800066e <Get_Key+0xbe>
		key='*';
 800067e:	4b85      	ldr	r3, [pc, #532]	@ (8000894 <Get_Key+0x2e4>)
 8000680:	222a      	movs	r2, #42	@ 0x2a
 8000682:	701a      	strb	r2, [r3, #0]
		break;
 8000684:	e13a      	b.n	80008fc <Get_Key+0x34c>
	}

	//COLUMN 2
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_RESET);   // Pull the C0 LOW  
 8000686:	2200      	movs	r2, #0
 8000688:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800068c:	4880      	ldr	r0, [pc, #512]	@ (8000890 <Get_Key+0x2e0>)
 800068e:	f001 fc15 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_SET);     // Pull the C1 HIGH
 8000692:	2201      	movs	r2, #1
 8000694:	2110      	movs	r1, #16
 8000696:	487e      	ldr	r0, [pc, #504]	@ (8000890 <Get_Key+0x2e0>)
 8000698:	f001 fc10 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_RESET);   // Pull the C2 LOW
 800069c:	2200      	movs	r2, #0
 800069e:	2120      	movs	r1, #32
 80006a0:	487b      	ldr	r0, [pc, #492]	@ (8000890 <Get_Key+0x2e0>)
 80006a2:	f001 fc0b 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_RESET);   // Pull the C3 LOW
 80006a6:	2200      	movs	r2, #0
 80006a8:	2108      	movs	r1, #8
 80006aa:	4879      	ldr	r0, [pc, #484]	@ (8000890 <Get_Key+0x2e0>)
 80006ac:	f001 fc06 	bl	8001ebc <HAL_GPIO_WritePin>
	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 80006b0:	2140      	movs	r1, #64	@ 0x40
 80006b2:	4877      	ldr	r0, [pc, #476]	@ (8000890 <Get_Key+0x2e0>)
 80006b4:	f001 fbea 	bl	8001e8c <HAL_GPIO_ReadPin>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d00b      	beq.n	80006d6 <Get_Key+0x126>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 80006be:	bf00      	nop
 80006c0:	2140      	movs	r1, #64	@ 0x40
 80006c2:	4873      	ldr	r0, [pc, #460]	@ (8000890 <Get_Key+0x2e0>)
 80006c4:	f001 fbe2 	bl	8001e8c <HAL_GPIO_ReadPin>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d1f8      	bne.n	80006c0 <Get_Key+0x110>
		key='2';
 80006ce:	4b71      	ldr	r3, [pc, #452]	@ (8000894 <Get_Key+0x2e4>)
 80006d0:	2232      	movs	r2, #50	@ 0x32
 80006d2:	701a      	strb	r2, [r3, #0]
		break;
 80006d4:	e112      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 80006d6:	2180      	movs	r1, #128	@ 0x80
 80006d8:	486f      	ldr	r0, [pc, #444]	@ (8000898 <Get_Key+0x2e8>)
 80006da:	f001 fbd7 	bl	8001e8c <HAL_GPIO_ReadPin>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d00b      	beq.n	80006fc <Get_Key+0x14c>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 80006e4:	bf00      	nop
 80006e6:	2180      	movs	r1, #128	@ 0x80
 80006e8:	486b      	ldr	r0, [pc, #428]	@ (8000898 <Get_Key+0x2e8>)
 80006ea:	f001 fbcf 	bl	8001e8c <HAL_GPIO_ReadPin>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d1f8      	bne.n	80006e6 <Get_Key+0x136>
		key='5';
 80006f4:	4b67      	ldr	r3, [pc, #412]	@ (8000894 <Get_Key+0x2e4>)
 80006f6:	2235      	movs	r2, #53	@ 0x35
 80006f8:	701a      	strb	r2, [r3, #0]
		break;
 80006fa:	e0ff      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 80006fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000700:	4866      	ldr	r0, [pc, #408]	@ (800089c <Get_Key+0x2ec>)
 8000702:	f001 fbc3 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d00c      	beq.n	8000726 <Get_Key+0x176>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 800070c:	bf00      	nop
 800070e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000712:	4862      	ldr	r0, [pc, #392]	@ (800089c <Get_Key+0x2ec>)
 8000714:	f001 fbba 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d1f7      	bne.n	800070e <Get_Key+0x15e>
		key='8';
 800071e:	4b5d      	ldr	r3, [pc, #372]	@ (8000894 <Get_Key+0x2e4>)
 8000720:	2238      	movs	r2, #56	@ 0x38
 8000722:	701a      	strb	r2, [r3, #0]
		break;
 8000724:	e0ea      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 8000726:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800072a:	485c      	ldr	r0, [pc, #368]	@ (800089c <Get_Key+0x2ec>)
 800072c:	f001 fbae 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d00c      	beq.n	8000750 <Get_Key+0x1a0>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 8000736:	bf00      	nop
 8000738:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800073c:	4857      	ldr	r0, [pc, #348]	@ (800089c <Get_Key+0x2ec>)
 800073e:	f001 fba5 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d1f7      	bne.n	8000738 <Get_Key+0x188>
		key='0';
 8000748:	4b52      	ldr	r3, [pc, #328]	@ (8000894 <Get_Key+0x2e4>)
 800074a:	2230      	movs	r2, #48	@ 0x30
 800074c:	701a      	strb	r2, [r3, #0]
		break;
 800074e:	e0d5      	b.n	80008fc <Get_Key+0x34c>
	}
	//COLUMN 1
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_RESET);  // Pull the C0 LOW  
 8000750:	2200      	movs	r2, #0
 8000752:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000756:	484e      	ldr	r0, [pc, #312]	@ (8000890 <Get_Key+0x2e0>)
 8000758:	f001 fbb0 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_RESET);  // Pull the C1 LOW
 800075c:	2200      	movs	r2, #0
 800075e:	2110      	movs	r1, #16
 8000760:	484b      	ldr	r0, [pc, #300]	@ (8000890 <Get_Key+0x2e0>)
 8000762:	f001 fbab 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_SET);    // Pull the C2 HIGH
 8000766:	2201      	movs	r2, #1
 8000768:	2120      	movs	r1, #32
 800076a:	4849      	ldr	r0, [pc, #292]	@ (8000890 <Get_Key+0x2e0>)
 800076c:	f001 fba6 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_RESET);  // Pull the C3 LOW
 8000770:	2200      	movs	r2, #0
 8000772:	2108      	movs	r1, #8
 8000774:	4846      	ldr	r0, [pc, #280]	@ (8000890 <Get_Key+0x2e0>)
 8000776:	f001 fba1 	bl	8001ebc <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 800077a:	2140      	movs	r1, #64	@ 0x40
 800077c:	4844      	ldr	r0, [pc, #272]	@ (8000890 <Get_Key+0x2e0>)
 800077e:	f001 fb85 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d00b      	beq.n	80007a0 <Get_Key+0x1f0>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 8000788:	bf00      	nop
 800078a:	2140      	movs	r1, #64	@ 0x40
 800078c:	4840      	ldr	r0, [pc, #256]	@ (8000890 <Get_Key+0x2e0>)
 800078e:	f001 fb7d 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d1f8      	bne.n	800078a <Get_Key+0x1da>
		key='3';
 8000798:	4b3e      	ldr	r3, [pc, #248]	@ (8000894 <Get_Key+0x2e4>)
 800079a:	2233      	movs	r2, #51	@ 0x33
 800079c:	701a      	strb	r2, [r3, #0]
		break;
 800079e:	e0ad      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 80007a0:	2180      	movs	r1, #128	@ 0x80
 80007a2:	483d      	ldr	r0, [pc, #244]	@ (8000898 <Get_Key+0x2e8>)
 80007a4:	f001 fb72 	bl	8001e8c <HAL_GPIO_ReadPin>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d00b      	beq.n	80007c6 <Get_Key+0x216>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 80007ae:	bf00      	nop
 80007b0:	2180      	movs	r1, #128	@ 0x80
 80007b2:	4839      	ldr	r0, [pc, #228]	@ (8000898 <Get_Key+0x2e8>)
 80007b4:	f001 fb6a 	bl	8001e8c <HAL_GPIO_ReadPin>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d1f8      	bne.n	80007b0 <Get_Key+0x200>
		key='6';
 80007be:	4b35      	ldr	r3, [pc, #212]	@ (8000894 <Get_Key+0x2e4>)
 80007c0:	2236      	movs	r2, #54	@ 0x36
 80007c2:	701a      	strb	r2, [r3, #0]
		break;
 80007c4:	e09a      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 80007c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007ca:	4834      	ldr	r0, [pc, #208]	@ (800089c <Get_Key+0x2ec>)
 80007cc:	f001 fb5e 	bl	8001e8c <HAL_GPIO_ReadPin>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d00c      	beq.n	80007f0 <Get_Key+0x240>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 80007d6:	bf00      	nop
 80007d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007dc:	482f      	ldr	r0, [pc, #188]	@ (800089c <Get_Key+0x2ec>)
 80007de:	f001 fb55 	bl	8001e8c <HAL_GPIO_ReadPin>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d1f7      	bne.n	80007d8 <Get_Key+0x228>
		key='9';
 80007e8:	4b2a      	ldr	r3, [pc, #168]	@ (8000894 <Get_Key+0x2e4>)
 80007ea:	2239      	movs	r2, #57	@ 0x39
 80007ec:	701a      	strb	r2, [r3, #0]
		break;
 80007ee:	e085      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 80007f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007f4:	4829      	ldr	r0, [pc, #164]	@ (800089c <Get_Key+0x2ec>)
 80007f6:	f001 fb49 	bl	8001e8c <HAL_GPIO_ReadPin>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d00c      	beq.n	800081a <Get_Key+0x26a>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 8000800:	bf00      	nop
 8000802:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000806:	4825      	ldr	r0, [pc, #148]	@ (800089c <Get_Key+0x2ec>)
 8000808:	f001 fb40 	bl	8001e8c <HAL_GPIO_ReadPin>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d1f7      	bne.n	8000802 <Get_Key+0x252>
		key='#';
 8000812:	4b20      	ldr	r3, [pc, #128]	@ (8000894 <Get_Key+0x2e4>)
 8000814:	2223      	movs	r2, #35	@ 0x23
 8000816:	701a      	strb	r2, [r3, #0]
		break;
 8000818:	e070      	b.n	80008fc <Get_Key+0x34c>
	}
	//COLUMN 0
	HAL_GPIO_WritePin (KC0_GPIO_Port, KC0_Pin, GPIO_PIN_RESET);   // Pull the C0 LOW  
 800081a:	2200      	movs	r2, #0
 800081c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000820:	481b      	ldr	r0, [pc, #108]	@ (8000890 <Get_Key+0x2e0>)
 8000822:	f001 fb4b 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC1_GPIO_Port, KC1_Pin, GPIO_PIN_RESET);   // Pull the C1 LOW
 8000826:	2200      	movs	r2, #0
 8000828:	2110      	movs	r1, #16
 800082a:	4819      	ldr	r0, [pc, #100]	@ (8000890 <Get_Key+0x2e0>)
 800082c:	f001 fb46 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC2_GPIO_Port, KC2_Pin, GPIO_PIN_RESET);   // Pull the C2 LOW
 8000830:	2200      	movs	r2, #0
 8000832:	2120      	movs	r1, #32
 8000834:	4816      	ldr	r0, [pc, #88]	@ (8000890 <Get_Key+0x2e0>)
 8000836:	f001 fb41 	bl	8001ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (KC3_GPIO_Port, KC3_Pin, GPIO_PIN_SET);     // Pull the C3 HIGH
 800083a:	2201      	movs	r2, #1
 800083c:	2108      	movs	r1, #8
 800083e:	4814      	ldr	r0, [pc, #80]	@ (8000890 <Get_Key+0x2e0>)
 8000840:	f001 fb3c 	bl	8001ebc <HAL_GPIO_WritePin>

	if ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)))   // if R0 is HIGH
 8000844:	2140      	movs	r1, #64	@ 0x40
 8000846:	4812      	ldr	r0, [pc, #72]	@ (8000890 <Get_Key+0x2e0>)
 8000848:	f001 fb20 	bl	8001e8c <HAL_GPIO_ReadPin>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d00b      	beq.n	800086a <Get_Key+0x2ba>
	{
		while ((HAL_GPIO_ReadPin (KR0_GPIO_Port, KR0_Pin)));   // wait till the button is pressed
 8000852:	bf00      	nop
 8000854:	2140      	movs	r1, #64	@ 0x40
 8000856:	480e      	ldr	r0, [pc, #56]	@ (8000890 <Get_Key+0x2e0>)
 8000858:	f001 fb18 	bl	8001e8c <HAL_GPIO_ReadPin>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d1f8      	bne.n	8000854 <Get_Key+0x2a4>
		key='A';
 8000862:	4b0c      	ldr	r3, [pc, #48]	@ (8000894 <Get_Key+0x2e4>)
 8000864:	2241      	movs	r2, #65	@ 0x41
 8000866:	701a      	strb	r2, [r3, #0]
		break;
 8000868:	e048      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)))   // if  R1 is HIGH
 800086a:	2180      	movs	r1, #128	@ 0x80
 800086c:	480a      	ldr	r0, [pc, #40]	@ (8000898 <Get_Key+0x2e8>)
 800086e:	f001 fb0d 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d013      	beq.n	80008a0 <Get_Key+0x2f0>
	{
		while ((HAL_GPIO_ReadPin (KR1_GPIO_Port, KR1_Pin)));   // wait till the button is pressed
 8000878:	bf00      	nop
 800087a:	2180      	movs	r1, #128	@ 0x80
 800087c:	4806      	ldr	r0, [pc, #24]	@ (8000898 <Get_Key+0x2e8>)
 800087e:	f001 fb05 	bl	8001e8c <HAL_GPIO_ReadPin>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d1f8      	bne.n	800087a <Get_Key+0x2ca>
		key='B';
 8000888:	4b02      	ldr	r3, [pc, #8]	@ (8000894 <Get_Key+0x2e4>)
 800088a:	2242      	movs	r2, #66	@ 0x42
 800088c:	701a      	strb	r2, [r3, #0]
		break;
 800088e:	e035      	b.n	80008fc <Get_Key+0x34c>
 8000890:	40020400 	.word	0x40020400
 8000894:	20000084 	.word	0x20000084
 8000898:	40020800 	.word	0x40020800
 800089c:	40020000 	.word	0x40020000
	}

	if ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)))   // if R2 is HIGH
 80008a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008a4:	481a      	ldr	r0, [pc, #104]	@ (8000910 <Get_Key+0x360>)
 80008a6:	f001 faf1 	bl	8001e8c <HAL_GPIO_ReadPin>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d00c      	beq.n	80008ca <Get_Key+0x31a>
	{
		while ((HAL_GPIO_ReadPin (KR2_GPIO_Port, KR2_Pin)));   // wait till the button is pressed
 80008b0:	bf00      	nop
 80008b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008b6:	4816      	ldr	r0, [pc, #88]	@ (8000910 <Get_Key+0x360>)
 80008b8:	f001 fae8 	bl	8001e8c <HAL_GPIO_ReadPin>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d1f7      	bne.n	80008b2 <Get_Key+0x302>
		key='C';
 80008c2:	4b14      	ldr	r3, [pc, #80]	@ (8000914 <Get_Key+0x364>)
 80008c4:	2243      	movs	r2, #67	@ 0x43
 80008c6:	701a      	strb	r2, [r3, #0]
		break;
 80008c8:	e018      	b.n	80008fc <Get_Key+0x34c>
	}

	if ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)))   // if R3 is HIGH
 80008ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008ce:	4810      	ldr	r0, [pc, #64]	@ (8000910 <Get_Key+0x360>)
 80008d0:	f001 fadc 	bl	8001e8c <HAL_GPIO_ReadPin>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d00c      	beq.n	80008f4 <Get_Key+0x344>
	{
		while ((HAL_GPIO_ReadPin (KR3_GPIO_Port, KR3_Pin)));   // wait till the button is pressed
 80008da:	bf00      	nop
 80008dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008e0:	480b      	ldr	r0, [pc, #44]	@ (8000910 <Get_Key+0x360>)
 80008e2:	f001 fad3 	bl	8001e8c <HAL_GPIO_ReadPin>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d1f7      	bne.n	80008dc <Get_Key+0x32c>
		key='D';
 80008ec:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <Get_Key+0x364>)
 80008ee:	2244      	movs	r2, #68	@ 0x44
 80008f0:	701a      	strb	r2, [r3, #0]
		break;
 80008f2:	e003      	b.n	80008fc <Get_Key+0x34c>
	while(done)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	f47f ae60 	bne.w	80005bc <Get_Key+0xc>
	}
}
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80008fc:	2120      	movs	r1, #32
 80008fe:	4804      	ldr	r0, [pc, #16]	@ (8000910 <Get_Key+0x360>)
 8000900:	f001 faf5 	bl	8001eee <HAL_GPIO_TogglePin>
	return(key);
 8000904:	4b03      	ldr	r3, [pc, #12]	@ (8000914 <Get_Key+0x364>)
 8000906:	781b      	ldrb	r3, [r3, #0]
}
 8000908:	4618      	mov	r0, r3
 800090a:	3708      	adds	r7, #8
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40020000 	.word	0x40020000
 8000914:	20000084 	.word	0x20000084

08000918 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800091c:	f000 ffda 	bl	80018d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000920:	f000 f890 	bl	8000a44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000924:	f000 f954 	bl	8000bd0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000928:	f000 f928 	bl	8000b7c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800092c:	f000 f8f8 	bl	8000b20 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */
    SSD1306_Init();
 8000930:	f000 fb3a 	bl	8000fa8 <SSD1306_Init>
    SSD1306_GotoXY (0,0);
 8000934:	2100      	movs	r1, #0
 8000936:	2000      	movs	r0, #0
 8000938:	f000 fca0 	bl	800127c <SSD1306_GotoXY>
    //SSD1306_Puts ("Voltage:", &Font_11x18, 1);
    SSD1306_Puts ("Lab 3:", &Font_11x18, 1);
 800093c:	2201      	movs	r2, #1
 800093e:	492f      	ldr	r1, [pc, #188]	@ (80009fc <main+0xe4>)
 8000940:	482f      	ldr	r0, [pc, #188]	@ (8000a00 <main+0xe8>)
 8000942:	f000 fd2f 	bl	80013a4 <SSD1306_Puts>
    SSD1306_GotoXY (0, 30);
 8000946:	211e      	movs	r1, #30
 8000948:	2000      	movs	r0, #0
 800094a:	f000 fc97 	bl	800127c <SSD1306_GotoXY>
    SSD1306_UpdateScreen();
 800094e:	f000 fbef 	bl	8001130 <SSD1306_UpdateScreen>
    SSD1306_UpdateScreen();
 8000952:	f000 fbed 	bl	8001130 <SSD1306_UpdateScreen>
    HAL_Delay (500);
 8000956:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800095a:	f000 fffd 	bl	8001958 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800095e:	f003 fdb9 	bl	80044d4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000962:	4a28      	ldr	r2, [pc, #160]	@ (8000a04 <main+0xec>)
 8000964:	2100      	movs	r1, #0
 8000966:	4828      	ldr	r0, [pc, #160]	@ (8000a08 <main+0xf0>)
 8000968:	f003 fdfe 	bl	8004568 <osThreadNew>
 800096c:	4603      	mov	r3, r0
 800096e:	4a27      	ldr	r2, [pc, #156]	@ (8000a0c <main+0xf4>)
 8000970:	6013      	str	r3, [r2, #0]

  /* creation of keypadTast */
  keypadTastHandle = osThreadNew(StartKeypadTask, NULL, &keypadTast_attributes);
 8000972:	4a27      	ldr	r2, [pc, #156]	@ (8000a10 <main+0xf8>)
 8000974:	2100      	movs	r1, #0
 8000976:	4827      	ldr	r0, [pc, #156]	@ (8000a14 <main+0xfc>)
 8000978:	f003 fdf6 	bl	8004568 <osThreadNew>
 800097c:	4603      	mov	r3, r0
 800097e:	4a26      	ldr	r2, [pc, #152]	@ (8000a18 <main+0x100>)
 8000980:	6013      	str	r3, [r2, #0]

  /* creation of motionTask */
  motionTaskHandle = osThreadNew(StartMotionSensor, NULL, &motionTask_attributes);
 8000982:	4a26      	ldr	r2, [pc, #152]	@ (8000a1c <main+0x104>)
 8000984:	2100      	movs	r1, #0
 8000986:	4826      	ldr	r0, [pc, #152]	@ (8000a20 <main+0x108>)
 8000988:	f003 fdee 	bl	8004568 <osThreadNew>
 800098c:	4603      	mov	r3, r0
 800098e:	4a25      	ldr	r2, [pc, #148]	@ (8000a24 <main+0x10c>)
 8000990:	6013      	str	r3, [r2, #0]

  /* creation of outputTask */
  outputTaskHandle = osThreadNew(StartOutputTask, NULL, &outputTask_attributes);
 8000992:	4a25      	ldr	r2, [pc, #148]	@ (8000a28 <main+0x110>)
 8000994:	2100      	movs	r1, #0
 8000996:	4825      	ldr	r0, [pc, #148]	@ (8000a2c <main+0x114>)
 8000998:	f003 fde6 	bl	8004568 <osThreadNew>
 800099c:	4603      	mov	r3, r0
 800099e:	4a24      	ldr	r2, [pc, #144]	@ (8000a30 <main+0x118>)
 80009a0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80009a2:	f003 fdbb 	bl	800451c <osKernelStart>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	/* D10 to D7 as input pins for row 0 to row 3. D6 to D3 as output for column pins C1 to C3*/
	  key = Get_Key();
 80009a6:	f7ff fe03 	bl	80005b0 <Get_Key>
 80009aa:	4603      	mov	r3, r0
 80009ac:	461a      	mov	r2, r3
 80009ae:	4b21      	ldr	r3, [pc, #132]	@ (8000a34 <main+0x11c>)
 80009b0:	701a      	strb	r2, [r3, #0]
	  sprintf(hold, "%c", key);
 80009b2:	4b20      	ldr	r3, [pc, #128]	@ (8000a34 <main+0x11c>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	461a      	mov	r2, r3
 80009b8:	491f      	ldr	r1, [pc, #124]	@ (8000a38 <main+0x120>)
 80009ba:	4820      	ldr	r0, [pc, #128]	@ (8000a3c <main+0x124>)
 80009bc:	f006 fb0c 	bl	8006fd8 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t *)hold, strlen(hold), 100);
 80009c0:	481e      	ldr	r0, [pc, #120]	@ (8000a3c <main+0x124>)
 80009c2:	f7ff fc25 	bl	8000210 <strlen>
 80009c6:	4603      	mov	r3, r0
 80009c8:	b29a      	uxth	r2, r3
 80009ca:	2364      	movs	r3, #100	@ 0x64
 80009cc:	491b      	ldr	r1, [pc, #108]	@ (8000a3c <main+0x124>)
 80009ce:	481c      	ldr	r0, [pc, #112]	@ (8000a40 <main+0x128>)
 80009d0:	f003 f980 	bl	8003cd4 <HAL_UART_Transmit>
	  SSD1306_GotoXY (0, 30);
 80009d4:	211e      	movs	r1, #30
 80009d6:	2000      	movs	r0, #0
 80009d8:	f000 fc50 	bl	800127c <SSD1306_GotoXY>
	  SSD1306_UpdateScreen();
 80009dc:	f000 fba8 	bl	8001130 <SSD1306_UpdateScreen>
	  SSD1306_Puts (hold, &Font_11x18, 1);
 80009e0:	2201      	movs	r2, #1
 80009e2:	4906      	ldr	r1, [pc, #24]	@ (80009fc <main+0xe4>)
 80009e4:	4815      	ldr	r0, [pc, #84]	@ (8000a3c <main+0x124>)
 80009e6:	f000 fcdd 	bl	80013a4 <SSD1306_Puts>
	  SSD1306_UpdateScreen();
 80009ea:	f000 fba1 	bl	8001130 <SSD1306_UpdateScreen>
	  HAL_Delay (500);
 80009ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009f2:	f000 ffb1 	bl	8001958 <HAL_Delay>
	  key = Get_Key();
 80009f6:	bf00      	nop
 80009f8:	e7d5      	b.n	80009a6 <main+0x8e>
 80009fa:	bf00      	nop
 80009fc:	20000000 	.word	0x20000000
 8000a00:	08007960 	.word	0x08007960
 8000a04:	080086f4 	.word	0x080086f4
 8000a08:	08000d09 	.word	0x08000d09
 8000a0c:	20000124 	.word	0x20000124
 8000a10:	08008718 	.word	0x08008718
 8000a14:	08000d19 	.word	0x08000d19
 8000a18:	20000128 	.word	0x20000128
 8000a1c:	0800873c 	.word	0x0800873c
 8000a20:	08000ead 	.word	0x08000ead
 8000a24:	2000012c 	.word	0x2000012c
 8000a28:	08008760 	.word	0x08008760
 8000a2c:	08000ebd 	.word	0x08000ebd
 8000a30:	20000130 	.word	0x20000130
 8000a34:	20000084 	.word	0x20000084
 8000a38:	08007968 	.word	0x08007968
 8000a3c:	20000148 	.word	0x20000148
 8000a40:	200000dc 	.word	0x200000dc

08000a44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b094      	sub	sp, #80	@ 0x50
 8000a48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a4a:	f107 031c 	add.w	r3, r7, #28
 8000a4e:	2234      	movs	r2, #52	@ 0x34
 8000a50:	2100      	movs	r1, #0
 8000a52:	4618      	mov	r0, r3
 8000a54:	f006 fae0 	bl	8007018 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a58:	f107 0308 	add.w	r3, r7, #8
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]
 8000a64:	60da      	str	r2, [r3, #12]
 8000a66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a68:	2300      	movs	r3, #0
 8000a6a:	607b      	str	r3, [r7, #4]
 8000a6c:	4b2a      	ldr	r3, [pc, #168]	@ (8000b18 <SystemClock_Config+0xd4>)
 8000a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a70:	4a29      	ldr	r2, [pc, #164]	@ (8000b18 <SystemClock_Config+0xd4>)
 8000a72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a76:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a78:	4b27      	ldr	r3, [pc, #156]	@ (8000b18 <SystemClock_Config+0xd4>)
 8000a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a80:	607b      	str	r3, [r7, #4]
 8000a82:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a84:	2300      	movs	r3, #0
 8000a86:	603b      	str	r3, [r7, #0]
 8000a88:	4b24      	ldr	r3, [pc, #144]	@ (8000b1c <SystemClock_Config+0xd8>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a90:	4a22      	ldr	r2, [pc, #136]	@ (8000b1c <SystemClock_Config+0xd8>)
 8000a92:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a96:	6013      	str	r3, [r2, #0]
 8000a98:	4b20      	ldr	r3, [pc, #128]	@ (8000b1c <SystemClock_Config+0xd8>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000aa0:	603b      	str	r3, [r7, #0]
 8000aa2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aac:	2310      	movs	r3, #16
 8000aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ab8:	2310      	movs	r3, #16
 8000aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000abc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ac0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ac2:	2304      	movs	r3, #4
 8000ac4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000aca:	2302      	movs	r3, #2
 8000acc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ace:	f107 031c 	add.w	r3, r7, #28
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f002 fb6e 	bl	80031b4 <HAL_RCC_OscConfig>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000ade:	f000 fa5d 	bl	8000f9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ae2:	230f      	movs	r3, #15
 8000ae4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aea:	2300      	movs	r3, #0
 8000aec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000aee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000af2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000af8:	f107 0308 	add.w	r3, r7, #8
 8000afc:	2102      	movs	r1, #2
 8000afe:	4618      	mov	r0, r3
 8000b00:	f001 ffdc 	bl	8002abc <HAL_RCC_ClockConfig>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000b0a:	f000 fa47 	bl	8000f9c <Error_Handler>
  }
}
 8000b0e:	bf00      	nop
 8000b10:	3750      	adds	r7, #80	@ 0x50
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40023800 	.word	0x40023800
 8000b1c:	40007000 	.word	0x40007000

08000b20 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b24:	4b12      	ldr	r3, [pc, #72]	@ (8000b70 <MX_I2C1_Init+0x50>)
 8000b26:	4a13      	ldr	r2, [pc, #76]	@ (8000b74 <MX_I2C1_Init+0x54>)
 8000b28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000b2a:	4b11      	ldr	r3, [pc, #68]	@ (8000b70 <MX_I2C1_Init+0x50>)
 8000b2c:	4a12      	ldr	r2, [pc, #72]	@ (8000b78 <MX_I2C1_Init+0x58>)
 8000b2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b30:	4b0f      	ldr	r3, [pc, #60]	@ (8000b70 <MX_I2C1_Init+0x50>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b36:	4b0e      	ldr	r3, [pc, #56]	@ (8000b70 <MX_I2C1_Init+0x50>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <MX_I2C1_Init+0x50>)
 8000b3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b42:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b44:	4b0a      	ldr	r3, [pc, #40]	@ (8000b70 <MX_I2C1_Init+0x50>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b4a:	4b09      	ldr	r3, [pc, #36]	@ (8000b70 <MX_I2C1_Init+0x50>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b50:	4b07      	ldr	r3, [pc, #28]	@ (8000b70 <MX_I2C1_Init+0x50>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b56:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <MX_I2C1_Init+0x50>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b5c:	4804      	ldr	r0, [pc, #16]	@ (8000b70 <MX_I2C1_Init+0x50>)
 8000b5e:	f001 f9e1 	bl	8001f24 <HAL_I2C_Init>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b68:	f000 fa18 	bl	8000f9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	20000088 	.word	0x20000088
 8000b74:	40005400 	.word	0x40005400
 8000b78:	00061a80 	.word	0x00061a80

08000b7c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b80:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <MX_USART2_UART_Init+0x4c>)
 8000b82:	4a12      	ldr	r2, [pc, #72]	@ (8000bcc <MX_USART2_UART_Init+0x50>)
 8000b84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000b86:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <MX_USART2_UART_Init+0x4c>)
 8000b88:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000b8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc8 <MX_USART2_UART_Init+0x4c>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b94:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc8 <MX_USART2_UART_Init+0x4c>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc8 <MX_USART2_UART_Init+0x4c>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ba0:	4b09      	ldr	r3, [pc, #36]	@ (8000bc8 <MX_USART2_UART_Init+0x4c>)
 8000ba2:	220c      	movs	r2, #12
 8000ba4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ba6:	4b08      	ldr	r3, [pc, #32]	@ (8000bc8 <MX_USART2_UART_Init+0x4c>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bac:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <MX_USART2_UART_Init+0x4c>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bb2:	4805      	ldr	r0, [pc, #20]	@ (8000bc8 <MX_USART2_UART_Init+0x4c>)
 8000bb4:	f003 f83e 	bl	8003c34 <HAL_UART_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bbe:	f000 f9ed 	bl	8000f9c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	200000dc 	.word	0x200000dc
 8000bcc:	40004400 	.word	0x40004400

08000bd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b08a      	sub	sp, #40	@ 0x28
 8000bd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]
 8000be2:	60da      	str	r2, [r3, #12]
 8000be4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	613b      	str	r3, [r7, #16]
 8000bea:	4b43      	ldr	r3, [pc, #268]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	4a42      	ldr	r2, [pc, #264]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000bf0:	f043 0304 	orr.w	r3, r3, #4
 8000bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf6:	4b40      	ldr	r3, [pc, #256]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	f003 0304 	and.w	r3, r3, #4
 8000bfe:	613b      	str	r3, [r7, #16]
 8000c00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	4b3c      	ldr	r3, [pc, #240]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a3b      	ldr	r2, [pc, #236]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000c0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c12:	4b39      	ldr	r3, [pc, #228]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60bb      	str	r3, [r7, #8]
 8000c22:	4b35      	ldr	r3, [pc, #212]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	4a34      	ldr	r2, [pc, #208]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000c28:	f043 0301 	orr.w	r3, r3, #1
 8000c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2e:	4b32      	ldr	r3, [pc, #200]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c32:	f003 0301 	and.w	r3, r3, #1
 8000c36:	60bb      	str	r3, [r7, #8]
 8000c38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	607b      	str	r3, [r7, #4]
 8000c3e:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	4a2d      	ldr	r2, [pc, #180]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000c44:	f043 0302 	orr.w	r3, r3, #2
 8000c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4a:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf8 <MX_GPIO_Init+0x128>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	607b      	str	r3, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c56:	2200      	movs	r2, #0
 8000c58:	2120      	movs	r1, #32
 8000c5a:	4828      	ldr	r0, [pc, #160]	@ (8000cfc <MX_GPIO_Init+0x12c>)
 8000c5c:	f001 f92e 	bl	8001ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KC0_Pin|GPIO_PIN_13|GPIO_PIN_14|KC3_Pin
 8000c60:	2200      	movs	r2, #0
 8000c62:	f246 4138 	movw	r1, #25656	@ 0x6438
 8000c66:	4826      	ldr	r0, [pc, #152]	@ (8000d00 <MX_GPIO_Init+0x130>)
 8000c68:	f001 f928 	bl	8001ebc <HAL_GPIO_WritePin>
                          |KC1_Pin|KC2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c6c:	2320      	movs	r3, #32
 8000c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c70:	2301      	movs	r3, #1
 8000c72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7c:	f107 0314 	add.w	r3, r7, #20
 8000c80:	4619      	mov	r1, r3
 8000c82:	481e      	ldr	r0, [pc, #120]	@ (8000cfc <MX_GPIO_Init+0x12c>)
 8000c84:	f000 ff6e 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : KC0_Pin PB13 PB14 KC3_Pin
                           KC1_Pin KC2_Pin */
  GPIO_InitStruct.Pin = KC0_Pin|GPIO_PIN_13|GPIO_PIN_14|KC3_Pin
 8000c88:	f246 4338 	movw	r3, #25656	@ 0x6438
 8000c8c:	617b      	str	r3, [r7, #20]
                          |KC1_Pin|KC2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c96:	2300      	movs	r3, #0
 8000c98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c9a:	f107 0314 	add.w	r3, r7, #20
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4817      	ldr	r0, [pc, #92]	@ (8000d00 <MX_GPIO_Init+0x130>)
 8000ca2:	f000 ff5f 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : KR1_Pin */
  GPIO_InitStruct.Pin = KR1_Pin;
 8000ca6:	2380      	movs	r3, #128	@ 0x80
 8000ca8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000caa:	2300      	movs	r3, #0
 8000cac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KR1_GPIO_Port, &GPIO_InitStruct);
 8000cb2:	f107 0314 	add.w	r3, r7, #20
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4812      	ldr	r0, [pc, #72]	@ (8000d04 <MX_GPIO_Init+0x134>)
 8000cba:	f000 ff53 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : KR3_Pin KR2_Pin */
  GPIO_InitStruct.Pin = KR3_Pin|KR2_Pin;
 8000cbe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	480a      	ldr	r0, [pc, #40]	@ (8000cfc <MX_GPIO_Init+0x12c>)
 8000cd4:	f000 ff46 	bl	8001b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : KR0_Pin */
  GPIO_InitStruct.Pin = KR0_Pin;
 8000cd8:	2340      	movs	r3, #64	@ 0x40
 8000cda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KR0_GPIO_Port, &GPIO_InitStruct);
 8000ce4:	f107 0314 	add.w	r3, r7, #20
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4805      	ldr	r0, [pc, #20]	@ (8000d00 <MX_GPIO_Init+0x130>)
 8000cec:	f000 ff3a 	bl	8001b64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cf0:	bf00      	nop
 8000cf2:	3728      	adds	r7, #40	@ 0x28
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020000 	.word	0x40020000
 8000d00:	40020400 	.word	0x40020400
 8000d04:	40020800 	.word	0x40020800

08000d08 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000d10:	2001      	movs	r0, #1
 8000d12:	f003 fcbb 	bl	800468c <osDelay>
 8000d16:	e7fb      	b.n	8000d10 <StartDefaultTask+0x8>

08000d18 <StartKeypadTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartKeypadTask */
void StartKeypadTask(void *argument)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b088      	sub	sp, #32
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartKeypadTask */
  /* Infinite loop */
  for(;;)
  {
	 key = Get_Key();
 8000d20:	f7ff fc46 	bl	80005b0 <Get_Key>
 8000d24:	4603      	mov	r3, r0
 8000d26:	461a      	mov	r2, r3
 8000d28:	4b59      	ldr	r3, [pc, #356]	@ (8000e90 <StartKeypadTask+0x178>)
 8000d2a:	701a      	strb	r2, [r3, #0]


	 if (armed == 0) {
 8000d2c:	4b59      	ldr	r3, [pc, #356]	@ (8000e94 <StartKeypadTask+0x17c>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d122      	bne.n	8000d7a <StartKeypadTask+0x62>

		 if (key == '*') { // Submitted
 8000d34:	4b56      	ldr	r3, [pc, #344]	@ (8000e90 <StartKeypadTask+0x178>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d3a:	d10d      	bne.n	8000d58 <StartKeypadTask+0x40>
			if (masterlen >= 4 && masterlen <= 6) {
 8000d3c:	4b56      	ldr	r3, [pc, #344]	@ (8000e98 <StartKeypadTask+0x180>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2b03      	cmp	r3, #3
 8000d42:	f340 80a3 	ble.w	8000e8c <StartKeypadTask+0x174>
 8000d46:	4b54      	ldr	r3, [pc, #336]	@ (8000e98 <StartKeypadTask+0x180>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	2b06      	cmp	r3, #6
 8000d4c:	f300 809e 	bgt.w	8000e8c <StartKeypadTask+0x174>
				armed = 1;
 8000d50:	4b50      	ldr	r3, [pc, #320]	@ (8000e94 <StartKeypadTask+0x17c>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	e095      	b.n	8000e84 <StartKeypadTask+0x16c>
			} else {
				continue;
			}
		 } else if (masterlen < 6) {
 8000d58:	4b4f      	ldr	r3, [pc, #316]	@ (8000e98 <StartKeypadTask+0x180>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2b05      	cmp	r3, #5
 8000d5e:	f300 8091 	bgt.w	8000e84 <StartKeypadTask+0x16c>
			masterkey[masterlen] = key;
 8000d62:	4b4d      	ldr	r3, [pc, #308]	@ (8000e98 <StartKeypadTask+0x180>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a4a      	ldr	r2, [pc, #296]	@ (8000e90 <StartKeypadTask+0x178>)
 8000d68:	7811      	ldrb	r1, [r2, #0]
 8000d6a:	4a4c      	ldr	r2, [pc, #304]	@ (8000e9c <StartKeypadTask+0x184>)
 8000d6c:	54d1      	strb	r1, [r2, r3]
			masterlen++;
 8000d6e:	4b4a      	ldr	r3, [pc, #296]	@ (8000e98 <StartKeypadTask+0x180>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	3301      	adds	r3, #1
 8000d74:	4a48      	ldr	r2, [pc, #288]	@ (8000e98 <StartKeypadTask+0x180>)
 8000d76:	6013      	str	r3, [r2, #0]
 8000d78:	e084      	b.n	8000e84 <StartKeypadTask+0x16c>
		 }

	 } else {

		 if (key == '*') { // Submitted
 8000d7a:	4b45      	ldr	r3, [pc, #276]	@ (8000e90 <StartKeypadTask+0x178>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d80:	d16c      	bne.n	8000e5c <StartKeypadTask+0x144>
			 int match = 1;
 8000d82:	2301      	movs	r3, #1
 8000d84:	61fb      	str	r3, [r7, #28]
			 if (masterlen != holdlen) {
 8000d86:	4b44      	ldr	r3, [pc, #272]	@ (8000e98 <StartKeypadTask+0x180>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	4b45      	ldr	r3, [pc, #276]	@ (8000ea0 <StartKeypadTask+0x188>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d002      	beq.n	8000d98 <StartKeypadTask+0x80>
				 match = 0;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61fb      	str	r3, [r7, #28]
 8000d96:	e016      	b.n	8000dc6 <StartKeypadTask+0xae>
			 } else {
				 for (int i=0;i<masterlen;i++){
 8000d98:	2300      	movs	r3, #0
 8000d9a:	61bb      	str	r3, [r7, #24]
 8000d9c:	e00e      	b.n	8000dbc <StartKeypadTask+0xa4>
					 if (masterkey[i] != hold[i]) {
 8000d9e:	4a3f      	ldr	r2, [pc, #252]	@ (8000e9c <StartKeypadTask+0x184>)
 8000da0:	69bb      	ldr	r3, [r7, #24]
 8000da2:	4413      	add	r3, r2
 8000da4:	781a      	ldrb	r2, [r3, #0]
 8000da6:	493f      	ldr	r1, [pc, #252]	@ (8000ea4 <StartKeypadTask+0x18c>)
 8000da8:	69bb      	ldr	r3, [r7, #24]
 8000daa:	440b      	add	r3, r1
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d001      	beq.n	8000db6 <StartKeypadTask+0x9e>
						 match = 0;
 8000db2:	2300      	movs	r3, #0
 8000db4:	61fb      	str	r3, [r7, #28]
				 for (int i=0;i<masterlen;i++){
 8000db6:	69bb      	ldr	r3, [r7, #24]
 8000db8:	3301      	adds	r3, #1
 8000dba:	61bb      	str	r3, [r7, #24]
 8000dbc:	4b36      	ldr	r3, [pc, #216]	@ (8000e98 <StartKeypadTask+0x180>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	69ba      	ldr	r2, [r7, #24]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	dbeb      	blt.n	8000d9e <StartKeypadTask+0x86>
					 }
				 }
			 }

			 if (match == 1) {
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d12e      	bne.n	8000e2a <StartKeypadTask+0x112>
				 armed = 0;
 8000dcc:	4b31      	ldr	r3, [pc, #196]	@ (8000e94 <StartKeypadTask+0x17c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
				 //Clear master
				 for (int i=0;i<masterlen;i++){
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	617b      	str	r3, [r7, #20]
 8000dd6:	e007      	b.n	8000de8 <StartKeypadTask+0xd0>
					 masterkey[i] = ' ';
 8000dd8:	4a30      	ldr	r2, [pc, #192]	@ (8000e9c <StartKeypadTask+0x184>)
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	4413      	add	r3, r2
 8000dde:	2220      	movs	r2, #32
 8000de0:	701a      	strb	r2, [r3, #0]
				 for (int i=0;i<masterlen;i++){
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	3301      	adds	r3, #1
 8000de6:	617b      	str	r3, [r7, #20]
 8000de8:	4b2b      	ldr	r3, [pc, #172]	@ (8000e98 <StartKeypadTask+0x180>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	697a      	ldr	r2, [r7, #20]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	dbf2      	blt.n	8000dd8 <StartKeypadTask+0xc0>
				 }
				 masterlen = 0;
 8000df2:	4b29      	ldr	r3, [pc, #164]	@ (8000e98 <StartKeypadTask+0x180>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
				 //Clear hold
				 for (int i=0;i<holdlen;i++){
 8000df8:	2300      	movs	r3, #0
 8000dfa:	613b      	str	r3, [r7, #16]
 8000dfc:	e00c      	b.n	8000e18 <StartKeypadTask+0x100>
					 hold[i] = ' ';
 8000dfe:	4a29      	ldr	r2, [pc, #164]	@ (8000ea4 <StartKeypadTask+0x18c>)
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	4413      	add	r3, r2
 8000e04:	2220      	movs	r2, #32
 8000e06:	701a      	strb	r2, [r3, #0]
					 asterisk[i] = ' ';
 8000e08:	4a27      	ldr	r2, [pc, #156]	@ (8000ea8 <StartKeypadTask+0x190>)
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	2220      	movs	r2, #32
 8000e10:	701a      	strb	r2, [r3, #0]
				 for (int i=0;i<holdlen;i++){
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	3301      	adds	r3, #1
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	4b21      	ldr	r3, [pc, #132]	@ (8000ea0 <StartKeypadTask+0x188>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	dbed      	blt.n	8000dfe <StartKeypadTask+0xe6>
				 }
				 holdlen = 0;
 8000e22:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea0 <StartKeypadTask+0x188>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	e02c      	b.n	8000e84 <StartKeypadTask+0x16c>

			 } else {
				 //Clear hold
				 for (int i=0;i<holdlen;i++){
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	e00c      	b.n	8000e4a <StartKeypadTask+0x132>
					 hold[i] = ' ';
 8000e30:	4a1c      	ldr	r2, [pc, #112]	@ (8000ea4 <StartKeypadTask+0x18c>)
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	4413      	add	r3, r2
 8000e36:	2220      	movs	r2, #32
 8000e38:	701a      	strb	r2, [r3, #0]
					 asterisk[i] = ' ';
 8000e3a:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea8 <StartKeypadTask+0x190>)
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	4413      	add	r3, r2
 8000e40:	2220      	movs	r2, #32
 8000e42:	701a      	strb	r2, [r3, #0]
				 for (int i=0;i<holdlen;i++){
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	3301      	adds	r3, #1
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ea0 <StartKeypadTask+0x188>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	dbed      	blt.n	8000e30 <StartKeypadTask+0x118>
				 }
				 holdlen = 0;
 8000e54:	4b12      	ldr	r3, [pc, #72]	@ (8000ea0 <StartKeypadTask+0x188>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	601a      	str	r2, [r3, #0]
 8000e5a:	e013      	b.n	8000e84 <StartKeypadTask+0x16c>
			 }
		 } else if (holdlen < 6) {
 8000e5c:	4b10      	ldr	r3, [pc, #64]	@ (8000ea0 <StartKeypadTask+0x188>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2b05      	cmp	r3, #5
 8000e62:	dc0f      	bgt.n	8000e84 <StartKeypadTask+0x16c>
			 hold[holdlen] = key;
 8000e64:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea0 <StartKeypadTask+0x188>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a09      	ldr	r2, [pc, #36]	@ (8000e90 <StartKeypadTask+0x178>)
 8000e6a:	7811      	ldrb	r1, [r2, #0]
 8000e6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea4 <StartKeypadTask+0x18c>)
 8000e6e:	54d1      	strb	r1, [r2, r3]
			 asterisk[holdlen] = '*';
 8000e70:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea0 <StartKeypadTask+0x188>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea8 <StartKeypadTask+0x190>)
 8000e76:	212a      	movs	r1, #42	@ 0x2a
 8000e78:	54d1      	strb	r1, [r2, r3]
			 holdlen++;
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <StartKeypadTask+0x188>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	4a07      	ldr	r2, [pc, #28]	@ (8000ea0 <StartKeypadTask+0x188>)
 8000e82:	6013      	str	r3, [r2, #0]
		 }
	 }

	 HAL_Delay(100);
 8000e84:	2064      	movs	r0, #100	@ 0x64
 8000e86:	f000 fd67 	bl	8001958 <HAL_Delay>
 8000e8a:	e749      	b.n	8000d20 <StartKeypadTask+0x8>
				continue;
 8000e8c:	bf00      	nop
	 key = Get_Key();
 8000e8e:	e747      	b.n	8000d20 <StartKeypadTask+0x8>
 8000e90:	20000084 	.word	0x20000084
 8000e94:	20000154 	.word	0x20000154
 8000e98:	2000013c 	.word	0x2000013c
 8000e9c:	20000134 	.word	0x20000134
 8000ea0:	20000150 	.word	0x20000150
 8000ea4:	20000148 	.word	0x20000148
 8000ea8:	20000140 	.word	0x20000140

08000eac <StartMotionSensor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotionSensor */
void StartMotionSensor(void *argument)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotionSensor */
  /* Infinite loop */
  for(;;)
  {
    HAL_Delay(1);
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	f000 fd4f 	bl	8001958 <HAL_Delay>
 8000eba:	e7fb      	b.n	8000eb4 <StartMotionSensor+0x8>

08000ebc <StartOutputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOutputTask */
void StartOutputTask(void *argument)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOutputTask */
  /* Infinite loop */
  for(;;)
  {

	SSD1306_Clear();
 8000ec4:	f000 fa93 	bl	80013ee <SSD1306_Clear>

	if (armed == 0) {
 8000ec8:	4b24      	ldr	r3, [pc, #144]	@ (8000f5c <StartOutputTask+0xa0>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d120      	bne.n	8000f12 <StartOutputTask+0x56>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ed6:	4822      	ldr	r0, [pc, #136]	@ (8000f60 <StartOutputTask+0xa4>)
 8000ed8:	f000 fff0 	bl	8001ebc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ee2:	481f      	ldr	r0, [pc, #124]	@ (8000f60 <StartOutputTask+0xa4>)
 8000ee4:	f000 ffea 	bl	8001ebc <HAL_GPIO_WritePin>

		SSD1306_GotoXY(0,0);
 8000ee8:	2100      	movs	r1, #0
 8000eea:	2000      	movs	r0, #0
 8000eec:	f000 f9c6 	bl	800127c <SSD1306_GotoXY>
		SSD1306_Puts("NOT ARMED", &Font_11x18,1);
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	491c      	ldr	r1, [pc, #112]	@ (8000f64 <StartOutputTask+0xa8>)
 8000ef4:	481c      	ldr	r0, [pc, #112]	@ (8000f68 <StartOutputTask+0xac>)
 8000ef6:	f000 fa55 	bl	80013a4 <SSD1306_Puts>
		SSD1306_GotoXY(0,30);
 8000efa:	211e      	movs	r1, #30
 8000efc:	2000      	movs	r0, #0
 8000efe:	f000 f9bd 	bl	800127c <SSD1306_GotoXY>
		SSD1306_Puts(masterkey, &Font_11x18,1);
 8000f02:	2201      	movs	r2, #1
 8000f04:	4917      	ldr	r1, [pc, #92]	@ (8000f64 <StartOutputTask+0xa8>)
 8000f06:	4819      	ldr	r0, [pc, #100]	@ (8000f6c <StartOutputTask+0xb0>)
 8000f08:	f000 fa4c 	bl	80013a4 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8000f0c:	f000 f910 	bl	8001130 <SSD1306_UpdateScreen>
 8000f10:	e01f      	b.n	8000f52 <StartOutputTask+0x96>

	} else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8000f12:	2201      	movs	r2, #1
 8000f14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f18:	4811      	ldr	r0, [pc, #68]	@ (8000f60 <StartOutputTask+0xa4>)
 8000f1a:	f000 ffcf 	bl	8001ebc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f24:	480e      	ldr	r0, [pc, #56]	@ (8000f60 <StartOutputTask+0xa4>)
 8000f26:	f000 ffc9 	bl	8001ebc <HAL_GPIO_WritePin>

		SSD1306_GotoXY(0,0);
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	f000 f9a5 	bl	800127c <SSD1306_GotoXY>
		SSD1306_Puts("ARMED", &Font_11x18,1);
 8000f32:	2201      	movs	r2, #1
 8000f34:	490b      	ldr	r1, [pc, #44]	@ (8000f64 <StartOutputTask+0xa8>)
 8000f36:	480e      	ldr	r0, [pc, #56]	@ (8000f70 <StartOutputTask+0xb4>)
 8000f38:	f000 fa34 	bl	80013a4 <SSD1306_Puts>
		SSD1306_GotoXY(0,30);
 8000f3c:	211e      	movs	r1, #30
 8000f3e:	2000      	movs	r0, #0
 8000f40:	f000 f99c 	bl	800127c <SSD1306_GotoXY>
		SSD1306_Puts(asterisk, &Font_11x18,1);
 8000f44:	2201      	movs	r2, #1
 8000f46:	4907      	ldr	r1, [pc, #28]	@ (8000f64 <StartOutputTask+0xa8>)
 8000f48:	480a      	ldr	r0, [pc, #40]	@ (8000f74 <StartOutputTask+0xb8>)
 8000f4a:	f000 fa2b 	bl	80013a4 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8000f4e:	f000 f8ef 	bl	8001130 <SSD1306_UpdateScreen>

	}
	HAL_Delay(500);
 8000f52:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f56:	f000 fcff 	bl	8001958 <HAL_Delay>
	SSD1306_Clear();
 8000f5a:	e7b3      	b.n	8000ec4 <StartOutputTask+0x8>
 8000f5c:	20000154 	.word	0x20000154
 8000f60:	40020400 	.word	0x40020400
 8000f64:	20000000 	.word	0x20000000
 8000f68:	0800796c 	.word	0x0800796c
 8000f6c:	20000134 	.word	0x20000134
 8000f70:	08007978 	.word	0x08007978
 8000f74:	20000140 	.word	0x20000140

08000f78 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a04      	ldr	r2, [pc, #16]	@ (8000f98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d101      	bne.n	8000f8e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f8a:	f000 fcc5 	bl	8001918 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40001000 	.word	0x40001000

08000f9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa0:	b672      	cpsid	i
}
 8000fa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fa4:	bf00      	nop
 8000fa6:	e7fd      	b.n	8000fa4 <Error_Handler+0x8>

08000fa8 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000fae:	f000 fa27 	bl	8001400 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000fb2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2178      	movs	r1, #120	@ 0x78
 8000fba:	485b      	ldr	r0, [pc, #364]	@ (8001128 <SSD1306_Init+0x180>)
 8000fbc:	f001 f9f4 	bl	80023a8 <HAL_I2C_IsDeviceReady>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	e0a9      	b.n	800111e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8000fca:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8000fce:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000fd0:	e002      	b.n	8000fd8 <SSD1306_Init+0x30>
		p--;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	3b01      	subs	r3, #1
 8000fd6:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d1f9      	bne.n	8000fd2 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000fde:	22ae      	movs	r2, #174	@ 0xae
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	2078      	movs	r0, #120	@ 0x78
 8000fe4:	f000 fa88 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8000fe8:	2220      	movs	r2, #32
 8000fea:	2100      	movs	r1, #0
 8000fec:	2078      	movs	r0, #120	@ 0x78
 8000fee:	f000 fa83 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000ff2:	2210      	movs	r2, #16
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2078      	movs	r0, #120	@ 0x78
 8000ff8:	f000 fa7e 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000ffc:	22b0      	movs	r2, #176	@ 0xb0
 8000ffe:	2100      	movs	r1, #0
 8001000:	2078      	movs	r0, #120	@ 0x78
 8001002:	f000 fa79 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001006:	22c8      	movs	r2, #200	@ 0xc8
 8001008:	2100      	movs	r1, #0
 800100a:	2078      	movs	r0, #120	@ 0x78
 800100c:	f000 fa74 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001010:	2200      	movs	r2, #0
 8001012:	2100      	movs	r1, #0
 8001014:	2078      	movs	r0, #120	@ 0x78
 8001016:	f000 fa6f 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800101a:	2210      	movs	r2, #16
 800101c:	2100      	movs	r1, #0
 800101e:	2078      	movs	r0, #120	@ 0x78
 8001020:	f000 fa6a 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001024:	2240      	movs	r2, #64	@ 0x40
 8001026:	2100      	movs	r1, #0
 8001028:	2078      	movs	r0, #120	@ 0x78
 800102a:	f000 fa65 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800102e:	2281      	movs	r2, #129	@ 0x81
 8001030:	2100      	movs	r1, #0
 8001032:	2078      	movs	r0, #120	@ 0x78
 8001034:	f000 fa60 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001038:	22ff      	movs	r2, #255	@ 0xff
 800103a:	2100      	movs	r1, #0
 800103c:	2078      	movs	r0, #120	@ 0x78
 800103e:	f000 fa5b 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001042:	22a1      	movs	r2, #161	@ 0xa1
 8001044:	2100      	movs	r1, #0
 8001046:	2078      	movs	r0, #120	@ 0x78
 8001048:	f000 fa56 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800104c:	22a6      	movs	r2, #166	@ 0xa6
 800104e:	2100      	movs	r1, #0
 8001050:	2078      	movs	r0, #120	@ 0x78
 8001052:	f000 fa51 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001056:	22a8      	movs	r2, #168	@ 0xa8
 8001058:	2100      	movs	r1, #0
 800105a:	2078      	movs	r0, #120	@ 0x78
 800105c:	f000 fa4c 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001060:	223f      	movs	r2, #63	@ 0x3f
 8001062:	2100      	movs	r1, #0
 8001064:	2078      	movs	r0, #120	@ 0x78
 8001066:	f000 fa47 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800106a:	22a4      	movs	r2, #164	@ 0xa4
 800106c:	2100      	movs	r1, #0
 800106e:	2078      	movs	r0, #120	@ 0x78
 8001070:	f000 fa42 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001074:	22d3      	movs	r2, #211	@ 0xd3
 8001076:	2100      	movs	r1, #0
 8001078:	2078      	movs	r0, #120	@ 0x78
 800107a:	f000 fa3d 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800107e:	2200      	movs	r2, #0
 8001080:	2100      	movs	r1, #0
 8001082:	2078      	movs	r0, #120	@ 0x78
 8001084:	f000 fa38 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001088:	22d5      	movs	r2, #213	@ 0xd5
 800108a:	2100      	movs	r1, #0
 800108c:	2078      	movs	r0, #120	@ 0x78
 800108e:	f000 fa33 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001092:	22f0      	movs	r2, #240	@ 0xf0
 8001094:	2100      	movs	r1, #0
 8001096:	2078      	movs	r0, #120	@ 0x78
 8001098:	f000 fa2e 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800109c:	22d9      	movs	r2, #217	@ 0xd9
 800109e:	2100      	movs	r1, #0
 80010a0:	2078      	movs	r0, #120	@ 0x78
 80010a2:	f000 fa29 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80010a6:	2222      	movs	r2, #34	@ 0x22
 80010a8:	2100      	movs	r1, #0
 80010aa:	2078      	movs	r0, #120	@ 0x78
 80010ac:	f000 fa24 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80010b0:	22da      	movs	r2, #218	@ 0xda
 80010b2:	2100      	movs	r1, #0
 80010b4:	2078      	movs	r0, #120	@ 0x78
 80010b6:	f000 fa1f 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80010ba:	2212      	movs	r2, #18
 80010bc:	2100      	movs	r1, #0
 80010be:	2078      	movs	r0, #120	@ 0x78
 80010c0:	f000 fa1a 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80010c4:	22db      	movs	r2, #219	@ 0xdb
 80010c6:	2100      	movs	r1, #0
 80010c8:	2078      	movs	r0, #120	@ 0x78
 80010ca:	f000 fa15 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80010ce:	2220      	movs	r2, #32
 80010d0:	2100      	movs	r1, #0
 80010d2:	2078      	movs	r0, #120	@ 0x78
 80010d4:	f000 fa10 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80010d8:	228d      	movs	r2, #141	@ 0x8d
 80010da:	2100      	movs	r1, #0
 80010dc:	2078      	movs	r0, #120	@ 0x78
 80010de:	f000 fa0b 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80010e2:	2214      	movs	r2, #20
 80010e4:	2100      	movs	r1, #0
 80010e6:	2078      	movs	r0, #120	@ 0x78
 80010e8:	f000 fa06 	bl	80014f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80010ec:	22af      	movs	r2, #175	@ 0xaf
 80010ee:	2100      	movs	r1, #0
 80010f0:	2078      	movs	r0, #120	@ 0x78
 80010f2:	f000 fa01 	bl	80014f8 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80010f6:	222e      	movs	r2, #46	@ 0x2e
 80010f8:	2100      	movs	r1, #0
 80010fa:	2078      	movs	r0, #120	@ 0x78
 80010fc:	f000 f9fc 	bl	80014f8 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001100:	2000      	movs	r0, #0
 8001102:	f000 f843 	bl	800118c <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001106:	f000 f813 	bl	8001130 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800110a:	4b08      	ldr	r3, [pc, #32]	@ (800112c <SSD1306_Init+0x184>)
 800110c:	2200      	movs	r2, #0
 800110e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <SSD1306_Init+0x184>)
 8001112:	2200      	movs	r2, #0
 8001114:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001116:	4b05      	ldr	r3, [pc, #20]	@ (800112c <SSD1306_Init+0x184>)
 8001118:	2201      	movs	r2, #1
 800111a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800111c:	2301      	movs	r3, #1
}
 800111e:	4618      	mov	r0, r3
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000088 	.word	0x20000088
 800112c:	20000558 	.word	0x20000558

08001130 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001136:	2300      	movs	r3, #0
 8001138:	71fb      	strb	r3, [r7, #7]
 800113a:	e01d      	b.n	8001178 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	3b50      	subs	r3, #80	@ 0x50
 8001140:	b2db      	uxtb	r3, r3
 8001142:	461a      	mov	r2, r3
 8001144:	2100      	movs	r1, #0
 8001146:	2078      	movs	r0, #120	@ 0x78
 8001148:	f000 f9d6 	bl	80014f8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800114c:	2200      	movs	r2, #0
 800114e:	2100      	movs	r1, #0
 8001150:	2078      	movs	r0, #120	@ 0x78
 8001152:	f000 f9d1 	bl	80014f8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001156:	2210      	movs	r2, #16
 8001158:	2100      	movs	r1, #0
 800115a:	2078      	movs	r0, #120	@ 0x78
 800115c:	f000 f9cc 	bl	80014f8 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	01db      	lsls	r3, r3, #7
 8001164:	4a08      	ldr	r2, [pc, #32]	@ (8001188 <SSD1306_UpdateScreen+0x58>)
 8001166:	441a      	add	r2, r3
 8001168:	2380      	movs	r3, #128	@ 0x80
 800116a:	2140      	movs	r1, #64	@ 0x40
 800116c:	2078      	movs	r0, #120	@ 0x78
 800116e:	f000 f95d 	bl	800142c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	3301      	adds	r3, #1
 8001176:	71fb      	strb	r3, [r7, #7]
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	2b07      	cmp	r3, #7
 800117c:	d9de      	bls.n	800113c <SSD1306_UpdateScreen+0xc>
	}
}
 800117e:	bf00      	nop
 8001180:	bf00      	nop
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000158 	.word	0x20000158

0800118c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d101      	bne.n	80011a0 <SSD1306_Fill+0x14>
 800119c:	2300      	movs	r3, #0
 800119e:	e000      	b.n	80011a2 <SSD1306_Fill+0x16>
 80011a0:	23ff      	movs	r3, #255	@ 0xff
 80011a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011a6:	4619      	mov	r1, r3
 80011a8:	4803      	ldr	r0, [pc, #12]	@ (80011b8 <SSD1306_Fill+0x2c>)
 80011aa:	f005 ff35 	bl	8007018 <memset>
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000158 	.word	0x20000158

080011bc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	80fb      	strh	r3, [r7, #6]
 80011c6:	460b      	mov	r3, r1
 80011c8:	80bb      	strh	r3, [r7, #4]
 80011ca:	4613      	mov	r3, r2
 80011cc:	70fb      	strb	r3, [r7, #3]
	if (
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80011d2:	d848      	bhi.n	8001266 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80011d4:	88bb      	ldrh	r3, [r7, #4]
 80011d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80011d8:	d845      	bhi.n	8001266 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80011da:	4b26      	ldr	r3, [pc, #152]	@ (8001274 <SSD1306_DrawPixel+0xb8>)
 80011dc:	791b      	ldrb	r3, [r3, #4]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d006      	beq.n	80011f0 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80011e2:	78fb      	ldrb	r3, [r7, #3]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	bf0c      	ite	eq
 80011e8:	2301      	moveq	r3, #1
 80011ea:	2300      	movne	r3, #0
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80011f0:	78fb      	ldrb	r3, [r7, #3]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d11a      	bne.n	800122c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80011f6:	88fa      	ldrh	r2, [r7, #6]
 80011f8:	88bb      	ldrh	r3, [r7, #4]
 80011fa:	08db      	lsrs	r3, r3, #3
 80011fc:	b298      	uxth	r0, r3
 80011fe:	4603      	mov	r3, r0
 8001200:	01db      	lsls	r3, r3, #7
 8001202:	4413      	add	r3, r2
 8001204:	4a1c      	ldr	r2, [pc, #112]	@ (8001278 <SSD1306_DrawPixel+0xbc>)
 8001206:	5cd3      	ldrb	r3, [r2, r3]
 8001208:	b25a      	sxtb	r2, r3
 800120a:	88bb      	ldrh	r3, [r7, #4]
 800120c:	f003 0307 	and.w	r3, r3, #7
 8001210:	2101      	movs	r1, #1
 8001212:	fa01 f303 	lsl.w	r3, r1, r3
 8001216:	b25b      	sxtb	r3, r3
 8001218:	4313      	orrs	r3, r2
 800121a:	b259      	sxtb	r1, r3
 800121c:	88fa      	ldrh	r2, [r7, #6]
 800121e:	4603      	mov	r3, r0
 8001220:	01db      	lsls	r3, r3, #7
 8001222:	4413      	add	r3, r2
 8001224:	b2c9      	uxtb	r1, r1
 8001226:	4a14      	ldr	r2, [pc, #80]	@ (8001278 <SSD1306_DrawPixel+0xbc>)
 8001228:	54d1      	strb	r1, [r2, r3]
 800122a:	e01d      	b.n	8001268 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800122c:	88fa      	ldrh	r2, [r7, #6]
 800122e:	88bb      	ldrh	r3, [r7, #4]
 8001230:	08db      	lsrs	r3, r3, #3
 8001232:	b298      	uxth	r0, r3
 8001234:	4603      	mov	r3, r0
 8001236:	01db      	lsls	r3, r3, #7
 8001238:	4413      	add	r3, r2
 800123a:	4a0f      	ldr	r2, [pc, #60]	@ (8001278 <SSD1306_DrawPixel+0xbc>)
 800123c:	5cd3      	ldrb	r3, [r2, r3]
 800123e:	b25a      	sxtb	r2, r3
 8001240:	88bb      	ldrh	r3, [r7, #4]
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	2101      	movs	r1, #1
 8001248:	fa01 f303 	lsl.w	r3, r1, r3
 800124c:	b25b      	sxtb	r3, r3
 800124e:	43db      	mvns	r3, r3
 8001250:	b25b      	sxtb	r3, r3
 8001252:	4013      	ands	r3, r2
 8001254:	b259      	sxtb	r1, r3
 8001256:	88fa      	ldrh	r2, [r7, #6]
 8001258:	4603      	mov	r3, r0
 800125a:	01db      	lsls	r3, r3, #7
 800125c:	4413      	add	r3, r2
 800125e:	b2c9      	uxtb	r1, r1
 8001260:	4a05      	ldr	r2, [pc, #20]	@ (8001278 <SSD1306_DrawPixel+0xbc>)
 8001262:	54d1      	strb	r1, [r2, r3]
 8001264:	e000      	b.n	8001268 <SSD1306_DrawPixel+0xac>
		return;
 8001266:	bf00      	nop
	}
}
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	20000558 	.word	0x20000558
 8001278:	20000158 	.word	0x20000158

0800127c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	460a      	mov	r2, r1
 8001286:	80fb      	strh	r3, [r7, #6]
 8001288:	4613      	mov	r3, r2
 800128a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800128c:	4a05      	ldr	r2, [pc, #20]	@ (80012a4 <SSD1306_GotoXY+0x28>)
 800128e:	88fb      	ldrh	r3, [r7, #6]
 8001290:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001292:	4a04      	ldr	r2, [pc, #16]	@ (80012a4 <SSD1306_GotoXY+0x28>)
 8001294:	88bb      	ldrh	r3, [r7, #4]
 8001296:	8053      	strh	r3, [r2, #2]
}
 8001298:	bf00      	nop
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	20000558 	.word	0x20000558

080012a8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	6039      	str	r1, [r7, #0]
 80012b2:	71fb      	strb	r3, [r7, #7]
 80012b4:	4613      	mov	r3, r2
 80012b6:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80012b8:	4b39      	ldr	r3, [pc, #228]	@ (80013a0 <SSD1306_Putc+0xf8>)
 80012ba:	881b      	ldrh	r3, [r3, #0]
 80012bc:	461a      	mov	r2, r3
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	4413      	add	r3, r2
	if (
 80012c4:	2b7f      	cmp	r3, #127	@ 0x7f
 80012c6:	dc07      	bgt.n	80012d8 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80012c8:	4b35      	ldr	r3, [pc, #212]	@ (80013a0 <SSD1306_Putc+0xf8>)
 80012ca:	885b      	ldrh	r3, [r3, #2]
 80012cc:	461a      	mov	r2, r3
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	785b      	ldrb	r3, [r3, #1]
 80012d2:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80012d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80012d6:	dd01      	ble.n	80012dc <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	e05d      	b.n	8001398 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	e04b      	b.n	800137a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685a      	ldr	r2, [r3, #4]
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	3b20      	subs	r3, #32
 80012ea:	6839      	ldr	r1, [r7, #0]
 80012ec:	7849      	ldrb	r1, [r1, #1]
 80012ee:	fb01 f303 	mul.w	r3, r1, r3
 80012f2:	4619      	mov	r1, r3
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	440b      	add	r3, r1
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	4413      	add	r3, r2
 80012fc:	881b      	ldrh	r3, [r3, #0]
 80012fe:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001300:	2300      	movs	r3, #0
 8001302:	613b      	str	r3, [r7, #16]
 8001304:	e030      	b.n	8001368 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	fa02 f303 	lsl.w	r3, r2, r3
 800130e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d010      	beq.n	8001338 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001316:	4b22      	ldr	r3, [pc, #136]	@ (80013a0 <SSD1306_Putc+0xf8>)
 8001318:	881a      	ldrh	r2, [r3, #0]
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	b29b      	uxth	r3, r3
 800131e:	4413      	add	r3, r2
 8001320:	b298      	uxth	r0, r3
 8001322:	4b1f      	ldr	r3, [pc, #124]	@ (80013a0 <SSD1306_Putc+0xf8>)
 8001324:	885a      	ldrh	r2, [r3, #2]
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	b29b      	uxth	r3, r3
 800132a:	4413      	add	r3, r2
 800132c:	b29b      	uxth	r3, r3
 800132e:	79ba      	ldrb	r2, [r7, #6]
 8001330:	4619      	mov	r1, r3
 8001332:	f7ff ff43 	bl	80011bc <SSD1306_DrawPixel>
 8001336:	e014      	b.n	8001362 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001338:	4b19      	ldr	r3, [pc, #100]	@ (80013a0 <SSD1306_Putc+0xf8>)
 800133a:	881a      	ldrh	r2, [r3, #0]
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	b29b      	uxth	r3, r3
 8001340:	4413      	add	r3, r2
 8001342:	b298      	uxth	r0, r3
 8001344:	4b16      	ldr	r3, [pc, #88]	@ (80013a0 <SSD1306_Putc+0xf8>)
 8001346:	885a      	ldrh	r2, [r3, #2]
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	b29b      	uxth	r3, r3
 800134c:	4413      	add	r3, r2
 800134e:	b299      	uxth	r1, r3
 8001350:	79bb      	ldrb	r3, [r7, #6]
 8001352:	2b00      	cmp	r3, #0
 8001354:	bf0c      	ite	eq
 8001356:	2301      	moveq	r3, #1
 8001358:	2300      	movne	r3, #0
 800135a:	b2db      	uxtb	r3, r3
 800135c:	461a      	mov	r2, r3
 800135e:	f7ff ff2d 	bl	80011bc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	3301      	adds	r3, #1
 8001366:	613b      	str	r3, [r7, #16]
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	461a      	mov	r2, r3
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	4293      	cmp	r3, r2
 8001372:	d3c8      	bcc.n	8001306 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	3301      	adds	r3, #1
 8001378:	617b      	str	r3, [r7, #20]
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	785b      	ldrb	r3, [r3, #1]
 800137e:	461a      	mov	r2, r3
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	4293      	cmp	r3, r2
 8001384:	d3ad      	bcc.n	80012e2 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001386:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <SSD1306_Putc+0xf8>)
 8001388:	881b      	ldrh	r3, [r3, #0]
 800138a:	683a      	ldr	r2, [r7, #0]
 800138c:	7812      	ldrb	r2, [r2, #0]
 800138e:	4413      	add	r3, r2
 8001390:	b29a      	uxth	r2, r3
 8001392:	4b03      	ldr	r3, [pc, #12]	@ (80013a0 <SSD1306_Putc+0xf8>)
 8001394:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001396:	79fb      	ldrb	r3, [r7, #7]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3718      	adds	r7, #24
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000558 	.word	0x20000558

080013a4 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	4613      	mov	r3, r2
 80013b0:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80013b2:	e012      	b.n	80013da <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	79fa      	ldrb	r2, [r7, #7]
 80013ba:	68b9      	ldr	r1, [r7, #8]
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff ff73 	bl	80012a8 <SSD1306_Putc>
 80013c2:	4603      	mov	r3, r0
 80013c4:	461a      	mov	r2, r3
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d002      	beq.n	80013d4 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	e008      	b.n	80013e6 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	3301      	adds	r3, #1
 80013d8:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1e8      	bne.n	80013b4 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	781b      	ldrb	r3, [r3, #0]
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80013f2:	2000      	movs	r0, #0
 80013f4:	f7ff feca 	bl	800118c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80013f8:	f7ff fe9a 	bl	8001130 <SSD1306_UpdateScreen>
}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}

08001400 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001406:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <ssd1306_I2C_Init+0x28>)
 8001408:	607b      	str	r3, [r7, #4]
	while(p>0)
 800140a:	e002      	b.n	8001412 <ssd1306_I2C_Init+0x12>
		p--;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	3b01      	subs	r3, #1
 8001410:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d1f9      	bne.n	800140c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001418:	bf00      	nop
 800141a:	bf00      	nop
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	0003d090 	.word	0x0003d090

0800142c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800142c:	b590      	push	{r4, r7, lr}
 800142e:	b0c7      	sub	sp, #284	@ 0x11c
 8001430:	af02      	add	r7, sp, #8
 8001432:	4604      	mov	r4, r0
 8001434:	4608      	mov	r0, r1
 8001436:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800143a:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800143e:	600a      	str	r2, [r1, #0]
 8001440:	4619      	mov	r1, r3
 8001442:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001446:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800144a:	4622      	mov	r2, r4
 800144c:	701a      	strb	r2, [r3, #0]
 800144e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001452:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001456:	4602      	mov	r2, r0
 8001458:	701a      	strb	r2, [r3, #0]
 800145a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800145e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001462:	460a      	mov	r2, r1
 8001464:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001466:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800146a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800146e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001472:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001476:	7812      	ldrb	r2, [r2, #0]
 8001478:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800147a:	2300      	movs	r3, #0
 800147c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001480:	e015      	b.n	80014ae <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001482:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001486:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800148a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800148e:	6812      	ldr	r2, [r2, #0]
 8001490:	441a      	add	r2, r3
 8001492:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001496:	3301      	adds	r3, #1
 8001498:	7811      	ldrb	r1, [r2, #0]
 800149a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800149e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80014a2:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80014a4:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014a8:	3301      	adds	r3, #1
 80014aa:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80014ae:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80014b8:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80014bc:	8812      	ldrh	r2, [r2, #0]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d8df      	bhi.n	8001482 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80014c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80014c6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	b299      	uxth	r1, r3
 80014ce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80014d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80014d6:	881b      	ldrh	r3, [r3, #0]
 80014d8:	3301      	adds	r3, #1
 80014da:	b29b      	uxth	r3, r3
 80014dc:	f107 020c 	add.w	r2, r7, #12
 80014e0:	200a      	movs	r0, #10
 80014e2:	9000      	str	r0, [sp, #0]
 80014e4:	4803      	ldr	r0, [pc, #12]	@ (80014f4 <ssd1306_I2C_WriteMulti+0xc8>)
 80014e6:	f000 fe61 	bl	80021ac <HAL_I2C_Master_Transmit>
}
 80014ea:	bf00      	nop
 80014ec:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd90      	pop	{r4, r7, pc}
 80014f4:	20000088 	.word	0x20000088

080014f8 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af02      	add	r7, sp, #8
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
 8001502:	460b      	mov	r3, r1
 8001504:	71bb      	strb	r3, [r7, #6]
 8001506:	4613      	mov	r3, r2
 8001508:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800150a:	79bb      	ldrb	r3, [r7, #6]
 800150c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800150e:	797b      	ldrb	r3, [r7, #5]
 8001510:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	b299      	uxth	r1, r3
 8001516:	f107 020c 	add.w	r2, r7, #12
 800151a:	230a      	movs	r3, #10
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2302      	movs	r3, #2
 8001520:	4803      	ldr	r0, [pc, #12]	@ (8001530 <ssd1306_I2C_Write+0x38>)
 8001522:	f000 fe43 	bl	80021ac <HAL_I2C_Master_Transmit>
}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000088 	.word	0x20000088

08001534 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	4b12      	ldr	r3, [pc, #72]	@ (8001588 <HAL_MspInit+0x54>)
 8001540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001542:	4a11      	ldr	r2, [pc, #68]	@ (8001588 <HAL_MspInit+0x54>)
 8001544:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001548:	6453      	str	r3, [r2, #68]	@ 0x44
 800154a:	4b0f      	ldr	r3, [pc, #60]	@ (8001588 <HAL_MspInit+0x54>)
 800154c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800154e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	603b      	str	r3, [r7, #0]
 800155a:	4b0b      	ldr	r3, [pc, #44]	@ (8001588 <HAL_MspInit+0x54>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155e:	4a0a      	ldr	r2, [pc, #40]	@ (8001588 <HAL_MspInit+0x54>)
 8001560:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001564:	6413      	str	r3, [r2, #64]	@ 0x40
 8001566:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <HAL_MspInit+0x54>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800156e:	603b      	str	r3, [r7, #0]
 8001570:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001572:	2200      	movs	r2, #0
 8001574:	210f      	movs	r1, #15
 8001576:	f06f 0001 	mvn.w	r0, #1
 800157a:	f000 fac9 	bl	8001b10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800157e:	bf00      	nop
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40023800 	.word	0x40023800

0800158c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08a      	sub	sp, #40	@ 0x28
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
 80015a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a19      	ldr	r2, [pc, #100]	@ (8001610 <HAL_I2C_MspInit+0x84>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d12c      	bne.n	8001608 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	613b      	str	r3, [r7, #16]
 80015b2:	4b18      	ldr	r3, [pc, #96]	@ (8001614 <HAL_I2C_MspInit+0x88>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	4a17      	ldr	r2, [pc, #92]	@ (8001614 <HAL_I2C_MspInit+0x88>)
 80015b8:	f043 0302 	orr.w	r3, r3, #2
 80015bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015be:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <HAL_I2C_MspInit+0x88>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80015ca:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80015ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015d0:	2312      	movs	r3, #18
 80015d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d8:	2303      	movs	r3, #3
 80015da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015dc:	2304      	movs	r3, #4
 80015de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	4619      	mov	r1, r3
 80015e6:	480c      	ldr	r0, [pc, #48]	@ (8001618 <HAL_I2C_MspInit+0x8c>)
 80015e8:	f000 fabc 	bl	8001b64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015ec:	2300      	movs	r3, #0
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <HAL_I2C_MspInit+0x88>)
 80015f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f4:	4a07      	ldr	r2, [pc, #28]	@ (8001614 <HAL_I2C_MspInit+0x88>)
 80015f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80015fc:	4b05      	ldr	r3, [pc, #20]	@ (8001614 <HAL_I2C_MspInit+0x88>)
 80015fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001600:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001608:	bf00      	nop
 800160a:	3728      	adds	r7, #40	@ 0x28
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40005400 	.word	0x40005400
 8001614:	40023800 	.word	0x40023800
 8001618:	40020400 	.word	0x40020400

0800161c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08a      	sub	sp, #40	@ 0x28
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a19      	ldr	r2, [pc, #100]	@ (80016a0 <HAL_UART_MspInit+0x84>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d12b      	bne.n	8001696 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
 8001642:	4b18      	ldr	r3, [pc, #96]	@ (80016a4 <HAL_UART_MspInit+0x88>)
 8001644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001646:	4a17      	ldr	r2, [pc, #92]	@ (80016a4 <HAL_UART_MspInit+0x88>)
 8001648:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800164c:	6413      	str	r3, [r2, #64]	@ 0x40
 800164e:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <HAL_UART_MspInit+0x88>)
 8001650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001656:	613b      	str	r3, [r7, #16]
 8001658:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	4b11      	ldr	r3, [pc, #68]	@ (80016a4 <HAL_UART_MspInit+0x88>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	4a10      	ldr	r2, [pc, #64]	@ (80016a4 <HAL_UART_MspInit+0x88>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6313      	str	r3, [r2, #48]	@ 0x30
 800166a:	4b0e      	ldr	r3, [pc, #56]	@ (80016a4 <HAL_UART_MspInit+0x88>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001676:	230c      	movs	r3, #12
 8001678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167a:	2302      	movs	r3, #2
 800167c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001682:	2303      	movs	r3, #3
 8001684:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001686:	2307      	movs	r3, #7
 8001688:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168a:	f107 0314 	add.w	r3, r7, #20
 800168e:	4619      	mov	r1, r3
 8001690:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <HAL_UART_MspInit+0x8c>)
 8001692:	f000 fa67 	bl	8001b64 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001696:	bf00      	nop
 8001698:	3728      	adds	r7, #40	@ 0x28
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40004400 	.word	0x40004400
 80016a4:	40023800 	.word	0x40023800
 80016a8:	40020000 	.word	0x40020000

080016ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08e      	sub	sp, #56	@ 0x38
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80016b4:	2300      	movs	r3, #0
 80016b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80016b8:	2300      	movs	r3, #0
 80016ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80016bc:	2300      	movs	r3, #0
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	4b33      	ldr	r3, [pc, #204]	@ (8001790 <HAL_InitTick+0xe4>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c4:	4a32      	ldr	r2, [pc, #200]	@ (8001790 <HAL_InitTick+0xe4>)
 80016c6:	f043 0310 	orr.w	r3, r3, #16
 80016ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80016cc:	4b30      	ldr	r3, [pc, #192]	@ (8001790 <HAL_InitTick+0xe4>)
 80016ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d0:	f003 0310 	and.w	r3, r3, #16
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016d8:	f107 0210 	add.w	r2, r7, #16
 80016dc:	f107 0314 	add.w	r3, r7, #20
 80016e0:	4611      	mov	r1, r2
 80016e2:	4618      	mov	r0, r3
 80016e4:	f001 fb04 	bl	8002cf0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80016e8:	6a3b      	ldr	r3, [r7, #32]
 80016ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80016ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d103      	bne.n	80016fa <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80016f2:	f001 fad5 	bl	8002ca0 <HAL_RCC_GetPCLK1Freq>
 80016f6:	6378      	str	r0, [r7, #52]	@ 0x34
 80016f8:	e004      	b.n	8001704 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80016fa:	f001 fad1 	bl	8002ca0 <HAL_RCC_GetPCLK1Freq>
 80016fe:	4603      	mov	r3, r0
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001706:	4a23      	ldr	r2, [pc, #140]	@ (8001794 <HAL_InitTick+0xe8>)
 8001708:	fba2 2303 	umull	r2, r3, r2, r3
 800170c:	0c9b      	lsrs	r3, r3, #18
 800170e:	3b01      	subs	r3, #1
 8001710:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001712:	4b21      	ldr	r3, [pc, #132]	@ (8001798 <HAL_InitTick+0xec>)
 8001714:	4a21      	ldr	r2, [pc, #132]	@ (800179c <HAL_InitTick+0xf0>)
 8001716:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001718:	4b1f      	ldr	r3, [pc, #124]	@ (8001798 <HAL_InitTick+0xec>)
 800171a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800171e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001720:	4a1d      	ldr	r2, [pc, #116]	@ (8001798 <HAL_InitTick+0xec>)
 8001722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001724:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001726:	4b1c      	ldr	r3, [pc, #112]	@ (8001798 <HAL_InitTick+0xec>)
 8001728:	2200      	movs	r2, #0
 800172a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172c:	4b1a      	ldr	r3, [pc, #104]	@ (8001798 <HAL_InitTick+0xec>)
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001732:	4b19      	ldr	r3, [pc, #100]	@ (8001798 <HAL_InitTick+0xec>)
 8001734:	2200      	movs	r2, #0
 8001736:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001738:	4817      	ldr	r0, [pc, #92]	@ (8001798 <HAL_InitTick+0xec>)
 800173a:	f001 ffd9 	bl	80036f0 <HAL_TIM_Base_Init>
 800173e:	4603      	mov	r3, r0
 8001740:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001744:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001748:	2b00      	cmp	r3, #0
 800174a:	d11b      	bne.n	8001784 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800174c:	4812      	ldr	r0, [pc, #72]	@ (8001798 <HAL_InitTick+0xec>)
 800174e:	f002 f829 	bl	80037a4 <HAL_TIM_Base_Start_IT>
 8001752:	4603      	mov	r3, r0
 8001754:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001758:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800175c:	2b00      	cmp	r3, #0
 800175e:	d111      	bne.n	8001784 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001760:	2036      	movs	r0, #54	@ 0x36
 8001762:	f000 f9f1 	bl	8001b48 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2b0f      	cmp	r3, #15
 800176a:	d808      	bhi.n	800177e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800176c:	2200      	movs	r2, #0
 800176e:	6879      	ldr	r1, [r7, #4]
 8001770:	2036      	movs	r0, #54	@ 0x36
 8001772:	f000 f9cd 	bl	8001b10 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001776:	4a0a      	ldr	r2, [pc, #40]	@ (80017a0 <HAL_InitTick+0xf4>)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6013      	str	r3, [r2, #0]
 800177c:	e002      	b.n	8001784 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001784:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001788:	4618      	mov	r0, r3
 800178a:	3738      	adds	r7, #56	@ 0x38
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40023800 	.word	0x40023800
 8001794:	431bde83 	.word	0x431bde83
 8001798:	20000560 	.word	0x20000560
 800179c:	40001000 	.word	0x40001000
 80017a0:	2000000c 	.word	0x2000000c

080017a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017a8:	bf00      	nop
 80017aa:	e7fd      	b.n	80017a8 <NMI_Handler+0x4>

080017ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b0:	bf00      	nop
 80017b2:	e7fd      	b.n	80017b0 <HardFault_Handler+0x4>

080017b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <MemManage_Handler+0x4>

080017bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017c0:	bf00      	nop
 80017c2:	e7fd      	b.n	80017c0 <BusFault_Handler+0x4>

080017c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <UsageFault_Handler+0x4>

080017cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
	...

080017dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80017e0:	4802      	ldr	r0, [pc, #8]	@ (80017ec <TIM6_DAC_IRQHandler+0x10>)
 80017e2:	f002 f84f 	bl	8003884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20000560 	.word	0x20000560

080017f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f8:	4a14      	ldr	r2, [pc, #80]	@ (800184c <_sbrk+0x5c>)
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <_sbrk+0x60>)
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001804:	4b13      	ldr	r3, [pc, #76]	@ (8001854 <_sbrk+0x64>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d102      	bne.n	8001812 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800180c:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <_sbrk+0x64>)
 800180e:	4a12      	ldr	r2, [pc, #72]	@ (8001858 <_sbrk+0x68>)
 8001810:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001812:	4b10      	ldr	r3, [pc, #64]	@ (8001854 <_sbrk+0x64>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4413      	add	r3, r2
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	429a      	cmp	r2, r3
 800181e:	d207      	bcs.n	8001830 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001820:	f005 fc02 	bl	8007028 <__errno>
 8001824:	4603      	mov	r3, r0
 8001826:	220c      	movs	r2, #12
 8001828:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800182a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800182e:	e009      	b.n	8001844 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001830:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <_sbrk+0x64>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001836:	4b07      	ldr	r3, [pc, #28]	@ (8001854 <_sbrk+0x64>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4413      	add	r3, r2
 800183e:	4a05      	ldr	r2, [pc, #20]	@ (8001854 <_sbrk+0x64>)
 8001840:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001842:	68fb      	ldr	r3, [r7, #12]
}
 8001844:	4618      	mov	r0, r3
 8001846:	3718      	adds	r7, #24
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20020000 	.word	0x20020000
 8001850:	00000400 	.word	0x00000400
 8001854:	200005a8 	.word	0x200005a8
 8001858:	20005048 	.word	0x20005048

0800185c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001860:	4b06      	ldr	r3, [pc, #24]	@ (800187c <SystemInit+0x20>)
 8001862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001866:	4a05      	ldr	r2, [pc, #20]	@ (800187c <SystemInit+0x20>)
 8001868:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800186c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001880:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001884:	f7ff ffea 	bl	800185c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001888:	480c      	ldr	r0, [pc, #48]	@ (80018bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800188a:	490d      	ldr	r1, [pc, #52]	@ (80018c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800188c:	4a0d      	ldr	r2, [pc, #52]	@ (80018c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800188e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001890:	e002      	b.n	8001898 <LoopCopyDataInit>

08001892 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001892:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001894:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001896:	3304      	adds	r3, #4

08001898 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001898:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800189a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800189c:	d3f9      	bcc.n	8001892 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800189e:	4a0a      	ldr	r2, [pc, #40]	@ (80018c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018a0:	4c0a      	ldr	r4, [pc, #40]	@ (80018cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80018a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018a4:	e001      	b.n	80018aa <LoopFillZerobss>

080018a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018a8:	3204      	adds	r2, #4

080018aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018ac:	d3fb      	bcc.n	80018a6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80018ae:	f005 fbc1 	bl	8007034 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018b2:	f7ff f831 	bl	8000918 <main>
  bx  lr    
 80018b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018c0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80018c4:	080087e0 	.word	0x080087e0
  ldr r2, =_sbss
 80018c8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80018cc:	20005048 	.word	0x20005048

080018d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018d0:	e7fe      	b.n	80018d0 <ADC_IRQHandler>
	...

080018d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001914 <HAL_Init+0x40>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001914 <HAL_Init+0x40>)
 80018de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001914 <HAL_Init+0x40>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001914 <HAL_Init+0x40>)
 80018ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018f0:	4b08      	ldr	r3, [pc, #32]	@ (8001914 <HAL_Init+0x40>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a07      	ldr	r2, [pc, #28]	@ (8001914 <HAL_Init+0x40>)
 80018f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018fc:	2003      	movs	r0, #3
 80018fe:	f000 f8fc 	bl	8001afa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001902:	2000      	movs	r0, #0
 8001904:	f7ff fed2 	bl	80016ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001908:	f7ff fe14 	bl	8001534 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800190c:	2300      	movs	r3, #0
}
 800190e:	4618      	mov	r0, r3
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40023c00 	.word	0x40023c00

08001918 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800191c:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <HAL_IncTick+0x20>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	461a      	mov	r2, r3
 8001922:	4b06      	ldr	r3, [pc, #24]	@ (800193c <HAL_IncTick+0x24>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4413      	add	r3, r2
 8001928:	4a04      	ldr	r2, [pc, #16]	@ (800193c <HAL_IncTick+0x24>)
 800192a:	6013      	str	r3, [r2, #0]
}
 800192c:	bf00      	nop
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	20000010 	.word	0x20000010
 800193c:	200005ac 	.word	0x200005ac

08001940 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  return uwTick;
 8001944:	4b03      	ldr	r3, [pc, #12]	@ (8001954 <HAL_GetTick+0x14>)
 8001946:	681b      	ldr	r3, [r3, #0]
}
 8001948:	4618      	mov	r0, r3
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	200005ac 	.word	0x200005ac

08001958 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001960:	f7ff ffee 	bl	8001940 <HAL_GetTick>
 8001964:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001970:	d005      	beq.n	800197e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001972:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <HAL_Delay+0x44>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	461a      	mov	r2, r3
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	4413      	add	r3, r2
 800197c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800197e:	bf00      	nop
 8001980:	f7ff ffde 	bl	8001940 <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	429a      	cmp	r2, r3
 800198e:	d8f7      	bhi.n	8001980 <HAL_Delay+0x28>
  {
  }
}
 8001990:	bf00      	nop
 8001992:	bf00      	nop
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000010 	.word	0x20000010

080019a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b085      	sub	sp, #20
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b0:	4b0c      	ldr	r3, [pc, #48]	@ (80019e4 <__NVIC_SetPriorityGrouping+0x44>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019b6:	68ba      	ldr	r2, [r7, #8]
 80019b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019bc:	4013      	ands	r3, r2
 80019be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019d2:	4a04      	ldr	r2, [pc, #16]	@ (80019e4 <__NVIC_SetPriorityGrouping+0x44>)
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	60d3      	str	r3, [r2, #12]
}
 80019d8:	bf00      	nop
 80019da:	3714      	adds	r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019ec:	4b04      	ldr	r3, [pc, #16]	@ (8001a00 <__NVIC_GetPriorityGrouping+0x18>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	0a1b      	lsrs	r3, r3, #8
 80019f2:	f003 0307 	and.w	r3, r3, #7
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	db0b      	blt.n	8001a2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	f003 021f 	and.w	r2, r3, #31
 8001a1c:	4907      	ldr	r1, [pc, #28]	@ (8001a3c <__NVIC_EnableIRQ+0x38>)
 8001a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a22:	095b      	lsrs	r3, r3, #5
 8001a24:	2001      	movs	r0, #1
 8001a26:	fa00 f202 	lsl.w	r2, r0, r2
 8001a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a2e:	bf00      	nop
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	e000e100 	.word	0xe000e100

08001a40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	6039      	str	r1, [r7, #0]
 8001a4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	db0a      	blt.n	8001a6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	b2da      	uxtb	r2, r3
 8001a58:	490c      	ldr	r1, [pc, #48]	@ (8001a8c <__NVIC_SetPriority+0x4c>)
 8001a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5e:	0112      	lsls	r2, r2, #4
 8001a60:	b2d2      	uxtb	r2, r2
 8001a62:	440b      	add	r3, r1
 8001a64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a68:	e00a      	b.n	8001a80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	4908      	ldr	r1, [pc, #32]	@ (8001a90 <__NVIC_SetPriority+0x50>)
 8001a70:	79fb      	ldrb	r3, [r7, #7]
 8001a72:	f003 030f 	and.w	r3, r3, #15
 8001a76:	3b04      	subs	r3, #4
 8001a78:	0112      	lsls	r2, r2, #4
 8001a7a:	b2d2      	uxtb	r2, r2
 8001a7c:	440b      	add	r3, r1
 8001a7e:	761a      	strb	r2, [r3, #24]
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr
 8001a8c:	e000e100 	.word	0xe000e100
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b089      	sub	sp, #36	@ 0x24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f003 0307 	and.w	r3, r3, #7
 8001aa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	f1c3 0307 	rsb	r3, r3, #7
 8001aae:	2b04      	cmp	r3, #4
 8001ab0:	bf28      	it	cs
 8001ab2:	2304      	movcs	r3, #4
 8001ab4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	3304      	adds	r3, #4
 8001aba:	2b06      	cmp	r3, #6
 8001abc:	d902      	bls.n	8001ac4 <NVIC_EncodePriority+0x30>
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	3b03      	subs	r3, #3
 8001ac2:	e000      	b.n	8001ac6 <NVIC_EncodePriority+0x32>
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad2:	43da      	mvns	r2, r3
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	401a      	ands	r2, r3
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001adc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae6:	43d9      	mvns	r1, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aec:	4313      	orrs	r3, r2
         );
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3724      	adds	r7, #36	@ 0x24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr

08001afa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff ff4c 	bl	80019a0 <__NVIC_SetPriorityGrouping>
}
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
 8001b1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b22:	f7ff ff61 	bl	80019e8 <__NVIC_GetPriorityGrouping>
 8001b26:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	68b9      	ldr	r1, [r7, #8]
 8001b2c:	6978      	ldr	r0, [r7, #20]
 8001b2e:	f7ff ffb1 	bl	8001a94 <NVIC_EncodePriority>
 8001b32:	4602      	mov	r2, r0
 8001b34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b38:	4611      	mov	r1, r2
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff ff80 	bl	8001a40 <__NVIC_SetPriority>
}
 8001b40:	bf00      	nop
 8001b42:	3718      	adds	r7, #24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff ff54 	bl	8001a04 <__NVIC_EnableIRQ>
}
 8001b5c:	bf00      	nop
 8001b5e:	3708      	adds	r7, #8
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b089      	sub	sp, #36	@ 0x24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b72:	2300      	movs	r3, #0
 8001b74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61fb      	str	r3, [r7, #28]
 8001b7e:	e165      	b.n	8001e4c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b80:	2201      	movs	r2, #1
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	4013      	ands	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	f040 8154 	bne.w	8001e46 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f003 0303 	and.w	r3, r3, #3
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d005      	beq.n	8001bb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d130      	bne.n	8001c18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	2203      	movs	r2, #3
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	68da      	ldr	r2, [r3, #12]
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	69ba      	ldr	r2, [r7, #24]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bec:	2201      	movs	r2, #1
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	091b      	lsrs	r3, r3, #4
 8001c02:	f003 0201 	and.w	r2, r3, #1
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 0303 	and.w	r3, r3, #3
 8001c20:	2b03      	cmp	r3, #3
 8001c22:	d017      	beq.n	8001c54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	2203      	movs	r2, #3
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f003 0303 	and.w	r3, r3, #3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d123      	bne.n	8001ca8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	08da      	lsrs	r2, r3, #3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3208      	adds	r2, #8
 8001c68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	220f      	movs	r2, #15
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	4013      	ands	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	691a      	ldr	r2, [r3, #16]
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	08da      	lsrs	r2, r3, #3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	3208      	adds	r2, #8
 8001ca2:	69b9      	ldr	r1, [r7, #24]
 8001ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	2203      	movs	r2, #3
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f003 0203 	and.w	r2, r3, #3
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	f000 80ae 	beq.w	8001e46 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	4b5d      	ldr	r3, [pc, #372]	@ (8001e64 <HAL_GPIO_Init+0x300>)
 8001cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf2:	4a5c      	ldr	r2, [pc, #368]	@ (8001e64 <HAL_GPIO_Init+0x300>)
 8001cf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cfa:	4b5a      	ldr	r3, [pc, #360]	@ (8001e64 <HAL_GPIO_Init+0x300>)
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d06:	4a58      	ldr	r2, [pc, #352]	@ (8001e68 <HAL_GPIO_Init+0x304>)
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	089b      	lsrs	r3, r3, #2
 8001d0c:	3302      	adds	r3, #2
 8001d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	f003 0303 	and.w	r3, r3, #3
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	220f      	movs	r2, #15
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43db      	mvns	r3, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4013      	ands	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a4f      	ldr	r2, [pc, #316]	@ (8001e6c <HAL_GPIO_Init+0x308>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d025      	beq.n	8001d7e <HAL_GPIO_Init+0x21a>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a4e      	ldr	r2, [pc, #312]	@ (8001e70 <HAL_GPIO_Init+0x30c>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d01f      	beq.n	8001d7a <HAL_GPIO_Init+0x216>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a4d      	ldr	r2, [pc, #308]	@ (8001e74 <HAL_GPIO_Init+0x310>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d019      	beq.n	8001d76 <HAL_GPIO_Init+0x212>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a4c      	ldr	r2, [pc, #304]	@ (8001e78 <HAL_GPIO_Init+0x314>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d013      	beq.n	8001d72 <HAL_GPIO_Init+0x20e>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a4b      	ldr	r2, [pc, #300]	@ (8001e7c <HAL_GPIO_Init+0x318>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d00d      	beq.n	8001d6e <HAL_GPIO_Init+0x20a>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a4a      	ldr	r2, [pc, #296]	@ (8001e80 <HAL_GPIO_Init+0x31c>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d007      	beq.n	8001d6a <HAL_GPIO_Init+0x206>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a49      	ldr	r2, [pc, #292]	@ (8001e84 <HAL_GPIO_Init+0x320>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d101      	bne.n	8001d66 <HAL_GPIO_Init+0x202>
 8001d62:	2306      	movs	r3, #6
 8001d64:	e00c      	b.n	8001d80 <HAL_GPIO_Init+0x21c>
 8001d66:	2307      	movs	r3, #7
 8001d68:	e00a      	b.n	8001d80 <HAL_GPIO_Init+0x21c>
 8001d6a:	2305      	movs	r3, #5
 8001d6c:	e008      	b.n	8001d80 <HAL_GPIO_Init+0x21c>
 8001d6e:	2304      	movs	r3, #4
 8001d70:	e006      	b.n	8001d80 <HAL_GPIO_Init+0x21c>
 8001d72:	2303      	movs	r3, #3
 8001d74:	e004      	b.n	8001d80 <HAL_GPIO_Init+0x21c>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e002      	b.n	8001d80 <HAL_GPIO_Init+0x21c>
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e000      	b.n	8001d80 <HAL_GPIO_Init+0x21c>
 8001d7e:	2300      	movs	r3, #0
 8001d80:	69fa      	ldr	r2, [r7, #28]
 8001d82:	f002 0203 	and.w	r2, r2, #3
 8001d86:	0092      	lsls	r2, r2, #2
 8001d88:	4093      	lsls	r3, r2
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d90:	4935      	ldr	r1, [pc, #212]	@ (8001e68 <HAL_GPIO_Init+0x304>)
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	089b      	lsrs	r3, r3, #2
 8001d96:	3302      	adds	r3, #2
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d9e:	4b3a      	ldr	r3, [pc, #232]	@ (8001e88 <HAL_GPIO_Init+0x324>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	43db      	mvns	r3, r3
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	4013      	ands	r3, r2
 8001dac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001dc2:	4a31      	ldr	r2, [pc, #196]	@ (8001e88 <HAL_GPIO_Init+0x324>)
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001dc8:	4b2f      	ldr	r3, [pc, #188]	@ (8001e88 <HAL_GPIO_Init+0x324>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	43db      	mvns	r3, r3
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d003      	beq.n	8001dec <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dec:	4a26      	ldr	r2, [pc, #152]	@ (8001e88 <HAL_GPIO_Init+0x324>)
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001df2:	4b25      	ldr	r3, [pc, #148]	@ (8001e88 <HAL_GPIO_Init+0x324>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001e0e:	69ba      	ldr	r2, [r7, #24]
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e16:	4a1c      	ldr	r2, [pc, #112]	@ (8001e88 <HAL_GPIO_Init+0x324>)
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e88 <HAL_GPIO_Init+0x324>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	43db      	mvns	r3, r3
 8001e26:	69ba      	ldr	r2, [r7, #24]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d003      	beq.n	8001e40 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e40:	4a11      	ldr	r2, [pc, #68]	@ (8001e88 <HAL_GPIO_Init+0x324>)
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	61fb      	str	r3, [r7, #28]
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	2b0f      	cmp	r3, #15
 8001e50:	f67f ae96 	bls.w	8001b80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e54:	bf00      	nop
 8001e56:	bf00      	nop
 8001e58:	3724      	adds	r7, #36	@ 0x24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	40023800 	.word	0x40023800
 8001e68:	40013800 	.word	0x40013800
 8001e6c:	40020000 	.word	0x40020000
 8001e70:	40020400 	.word	0x40020400
 8001e74:	40020800 	.word	0x40020800
 8001e78:	40020c00 	.word	0x40020c00
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	40021400 	.word	0x40021400
 8001e84:	40021800 	.word	0x40021800
 8001e88:	40013c00 	.word	0x40013c00

08001e8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	460b      	mov	r3, r1
 8001e96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	691a      	ldr	r2, [r3, #16]
 8001e9c:	887b      	ldrh	r3, [r7, #2]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d002      	beq.n	8001eaa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	73fb      	strb	r3, [r7, #15]
 8001ea8:	e001      	b.n	8001eae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	807b      	strh	r3, [r7, #2]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ecc:	787b      	ldrb	r3, [r7, #1]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ed2:	887a      	ldrh	r2, [r7, #2]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ed8:	e003      	b.n	8001ee2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001eda:	887b      	ldrh	r3, [r7, #2]
 8001edc:	041a      	lsls	r2, r3, #16
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	619a      	str	r2, [r3, #24]
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b085      	sub	sp, #20
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	695b      	ldr	r3, [r3, #20]
 8001efe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f00:	887a      	ldrh	r2, [r7, #2]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	4013      	ands	r3, r2
 8001f06:	041a      	lsls	r2, r3, #16
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	43d9      	mvns	r1, r3
 8001f0c:	887b      	ldrh	r3, [r7, #2]
 8001f0e:	400b      	ands	r3, r1
 8001f10:	431a      	orrs	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	619a      	str	r2, [r3, #24]
}
 8001f16:	bf00      	nop
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
	...

08001f24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e12b      	b.n	800218e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d106      	bne.n	8001f50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7ff fb1e 	bl	800158c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2224      	movs	r2, #36	@ 0x24
 8001f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f022 0201 	bic.w	r2, r2, #1
 8001f66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f88:	f000 fe8a 	bl	8002ca0 <HAL_RCC_GetPCLK1Freq>
 8001f8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	4a81      	ldr	r2, [pc, #516]	@ (8002198 <HAL_I2C_Init+0x274>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d807      	bhi.n	8001fa8 <HAL_I2C_Init+0x84>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	4a80      	ldr	r2, [pc, #512]	@ (800219c <HAL_I2C_Init+0x278>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	bf94      	ite	ls
 8001fa0:	2301      	movls	r3, #1
 8001fa2:	2300      	movhi	r3, #0
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	e006      	b.n	8001fb6 <HAL_I2C_Init+0x92>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4a7d      	ldr	r2, [pc, #500]	@ (80021a0 <HAL_I2C_Init+0x27c>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	bf94      	ite	ls
 8001fb0:	2301      	movls	r3, #1
 8001fb2:	2300      	movhi	r3, #0
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e0e7      	b.n	800218e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	4a78      	ldr	r2, [pc, #480]	@ (80021a4 <HAL_I2C_Init+0x280>)
 8001fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc6:	0c9b      	lsrs	r3, r3, #18
 8001fc8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	68ba      	ldr	r2, [r7, #8]
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	6a1b      	ldr	r3, [r3, #32]
 8001fe4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	4a6a      	ldr	r2, [pc, #424]	@ (8002198 <HAL_I2C_Init+0x274>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d802      	bhi.n	8001ff8 <HAL_I2C_Init+0xd4>
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	e009      	b.n	800200c <HAL_I2C_Init+0xe8>
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001ffe:	fb02 f303 	mul.w	r3, r2, r3
 8002002:	4a69      	ldr	r2, [pc, #420]	@ (80021a8 <HAL_I2C_Init+0x284>)
 8002004:	fba2 2303 	umull	r2, r3, r2, r3
 8002008:	099b      	lsrs	r3, r3, #6
 800200a:	3301      	adds	r3, #1
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6812      	ldr	r2, [r2, #0]
 8002010:	430b      	orrs	r3, r1
 8002012:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800201e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	495c      	ldr	r1, [pc, #368]	@ (8002198 <HAL_I2C_Init+0x274>)
 8002028:	428b      	cmp	r3, r1
 800202a:	d819      	bhi.n	8002060 <HAL_I2C_Init+0x13c>
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	1e59      	subs	r1, r3, #1
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	fbb1 f3f3 	udiv	r3, r1, r3
 800203a:	1c59      	adds	r1, r3, #1
 800203c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002040:	400b      	ands	r3, r1
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00a      	beq.n	800205c <HAL_I2C_Init+0x138>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	1e59      	subs	r1, r3, #1
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	fbb1 f3f3 	udiv	r3, r1, r3
 8002054:	3301      	adds	r3, #1
 8002056:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800205a:	e051      	b.n	8002100 <HAL_I2C_Init+0x1dc>
 800205c:	2304      	movs	r3, #4
 800205e:	e04f      	b.n	8002100 <HAL_I2C_Init+0x1dc>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d111      	bne.n	800208c <HAL_I2C_Init+0x168>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	1e58      	subs	r0, r3, #1
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6859      	ldr	r1, [r3, #4]
 8002070:	460b      	mov	r3, r1
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	440b      	add	r3, r1
 8002076:	fbb0 f3f3 	udiv	r3, r0, r3
 800207a:	3301      	adds	r3, #1
 800207c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002080:	2b00      	cmp	r3, #0
 8002082:	bf0c      	ite	eq
 8002084:	2301      	moveq	r3, #1
 8002086:	2300      	movne	r3, #0
 8002088:	b2db      	uxtb	r3, r3
 800208a:	e012      	b.n	80020b2 <HAL_I2C_Init+0x18e>
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	1e58      	subs	r0, r3, #1
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6859      	ldr	r1, [r3, #4]
 8002094:	460b      	mov	r3, r1
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	440b      	add	r3, r1
 800209a:	0099      	lsls	r1, r3, #2
 800209c:	440b      	add	r3, r1
 800209e:	fbb0 f3f3 	udiv	r3, r0, r3
 80020a2:	3301      	adds	r3, #1
 80020a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	bf0c      	ite	eq
 80020ac:	2301      	moveq	r3, #1
 80020ae:	2300      	movne	r3, #0
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <HAL_I2C_Init+0x196>
 80020b6:	2301      	movs	r3, #1
 80020b8:	e022      	b.n	8002100 <HAL_I2C_Init+0x1dc>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d10e      	bne.n	80020e0 <HAL_I2C_Init+0x1bc>
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	1e58      	subs	r0, r3, #1
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6859      	ldr	r1, [r3, #4]
 80020ca:	460b      	mov	r3, r1
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	440b      	add	r3, r1
 80020d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80020d4:	3301      	adds	r3, #1
 80020d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020de:	e00f      	b.n	8002100 <HAL_I2C_Init+0x1dc>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	1e58      	subs	r0, r3, #1
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6859      	ldr	r1, [r3, #4]
 80020e8:	460b      	mov	r3, r1
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	440b      	add	r3, r1
 80020ee:	0099      	lsls	r1, r3, #2
 80020f0:	440b      	add	r3, r1
 80020f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80020f6:	3301      	adds	r3, #1
 80020f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002100:	6879      	ldr	r1, [r7, #4]
 8002102:	6809      	ldr	r1, [r1, #0]
 8002104:	4313      	orrs	r3, r2
 8002106:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	69da      	ldr	r2, [r3, #28]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	431a      	orrs	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	430a      	orrs	r2, r1
 8002122:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800212e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	6911      	ldr	r1, [r2, #16]
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	68d2      	ldr	r2, [r2, #12]
 800213a:	4311      	orrs	r1, r2
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	6812      	ldr	r2, [r2, #0]
 8002140:	430b      	orrs	r3, r1
 8002142:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	695a      	ldr	r2, [r3, #20]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f042 0201 	orr.w	r2, r2, #1
 800216e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2220      	movs	r2, #32
 800217a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	000186a0 	.word	0x000186a0
 800219c:	001e847f 	.word	0x001e847f
 80021a0:	003d08ff 	.word	0x003d08ff
 80021a4:	431bde83 	.word	0x431bde83
 80021a8:	10624dd3 	.word	0x10624dd3

080021ac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af02      	add	r7, sp, #8
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	607a      	str	r2, [r7, #4]
 80021b6:	461a      	mov	r2, r3
 80021b8:	460b      	mov	r3, r1
 80021ba:	817b      	strh	r3, [r7, #10]
 80021bc:	4613      	mov	r3, r2
 80021be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80021c0:	f7ff fbbe 	bl	8001940 <HAL_GetTick>
 80021c4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b20      	cmp	r3, #32
 80021d0:	f040 80e0 	bne.w	8002394 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	9300      	str	r3, [sp, #0]
 80021d8:	2319      	movs	r3, #25
 80021da:	2201      	movs	r2, #1
 80021dc:	4970      	ldr	r1, [pc, #448]	@ (80023a0 <HAL_I2C_Master_Transmit+0x1f4>)
 80021de:	68f8      	ldr	r0, [r7, #12]
 80021e0:	f000 fa92 	bl	8002708 <I2C_WaitOnFlagUntilTimeout>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80021ea:	2302      	movs	r3, #2
 80021ec:	e0d3      	b.n	8002396 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d101      	bne.n	80021fc <HAL_I2C_Master_Transmit+0x50>
 80021f8:	2302      	movs	r3, #2
 80021fa:	e0cc      	b.n	8002396 <HAL_I2C_Master_Transmit+0x1ea>
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	2b01      	cmp	r3, #1
 8002210:	d007      	beq.n	8002222 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f042 0201 	orr.w	r2, r2, #1
 8002220:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002230:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2221      	movs	r2, #33	@ 0x21
 8002236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2210      	movs	r2, #16
 800223e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2200      	movs	r2, #0
 8002246:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	893a      	ldrh	r2, [r7, #8]
 8002252:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002258:	b29a      	uxth	r2, r3
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	4a50      	ldr	r2, [pc, #320]	@ (80023a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002262:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002264:	8979      	ldrh	r1, [r7, #10]
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	6a3a      	ldr	r2, [r7, #32]
 800226a:	68f8      	ldr	r0, [r7, #12]
 800226c:	f000 f9ca 	bl	8002604 <I2C_MasterRequestWrite>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e08d      	b.n	8002396 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	695b      	ldr	r3, [r3, #20]
 8002284:	613b      	str	r3, [r7, #16]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	613b      	str	r3, [r7, #16]
 800228e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002290:	e066      	b.n	8002360 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002292:	697a      	ldr	r2, [r7, #20]
 8002294:	6a39      	ldr	r1, [r7, #32]
 8002296:	68f8      	ldr	r0, [r7, #12]
 8002298:	f000 fb50 	bl	800293c <I2C_WaitOnTXEFlagUntilTimeout>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00d      	beq.n	80022be <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a6:	2b04      	cmp	r3, #4
 80022a8:	d107      	bne.n	80022ba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e06b      	b.n	8002396 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c2:	781a      	ldrb	r2, [r3, #0]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ce:	1c5a      	adds	r2, r3, #1
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022d8:	b29b      	uxth	r3, r3
 80022da:	3b01      	subs	r3, #1
 80022dc:	b29a      	uxth	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022e6:	3b01      	subs	r3, #1
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	695b      	ldr	r3, [r3, #20]
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	2b04      	cmp	r3, #4
 80022fa:	d11b      	bne.n	8002334 <HAL_I2C_Master_Transmit+0x188>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002300:	2b00      	cmp	r3, #0
 8002302:	d017      	beq.n	8002334 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002308:	781a      	ldrb	r2, [r3, #0]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002314:	1c5a      	adds	r2, r3, #1
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800231e:	b29b      	uxth	r3, r3
 8002320:	3b01      	subs	r3, #1
 8002322:	b29a      	uxth	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800232c:	3b01      	subs	r3, #1
 800232e:	b29a      	uxth	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002334:	697a      	ldr	r2, [r7, #20]
 8002336:	6a39      	ldr	r1, [r7, #32]
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f000 fb47 	bl	80029cc <I2C_WaitOnBTFFlagUntilTimeout>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d00d      	beq.n	8002360 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002348:	2b04      	cmp	r3, #4
 800234a:	d107      	bne.n	800235c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800235a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e01a      	b.n	8002396 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002364:	2b00      	cmp	r3, #0
 8002366:	d194      	bne.n	8002292 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002376:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2220      	movs	r2, #32
 800237c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002390:	2300      	movs	r3, #0
 8002392:	e000      	b.n	8002396 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002394:	2302      	movs	r3, #2
  }
}
 8002396:	4618      	mov	r0, r3
 8002398:	3718      	adds	r7, #24
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	00100002 	.word	0x00100002
 80023a4:	ffff0000 	.word	0xffff0000

080023a8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b08a      	sub	sp, #40	@ 0x28
 80023ac:	af02      	add	r7, sp, #8
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	607a      	str	r2, [r7, #4]
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	460b      	mov	r3, r1
 80023b6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80023b8:	f7ff fac2 	bl	8001940 <HAL_GetTick>
 80023bc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80023be:	2300      	movs	r3, #0
 80023c0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	2b20      	cmp	r3, #32
 80023cc:	f040 8111 	bne.w	80025f2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	9300      	str	r3, [sp, #0]
 80023d4:	2319      	movs	r3, #25
 80023d6:	2201      	movs	r2, #1
 80023d8:	4988      	ldr	r1, [pc, #544]	@ (80025fc <HAL_I2C_IsDeviceReady+0x254>)
 80023da:	68f8      	ldr	r0, [r7, #12]
 80023dc:	f000 f994 	bl	8002708 <I2C_WaitOnFlagUntilTimeout>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80023e6:	2302      	movs	r3, #2
 80023e8:	e104      	b.n	80025f4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d101      	bne.n	80023f8 <HAL_I2C_IsDeviceReady+0x50>
 80023f4:	2302      	movs	r3, #2
 80023f6:	e0fd      	b.n	80025f4 <HAL_I2C_IsDeviceReady+0x24c>
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	2b01      	cmp	r3, #1
 800240c:	d007      	beq.n	800241e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f042 0201 	orr.w	r2, r2, #1
 800241c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800242c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2224      	movs	r2, #36	@ 0x24
 8002432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2200      	movs	r2, #0
 800243a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	4a70      	ldr	r2, [pc, #448]	@ (8002600 <HAL_I2C_IsDeviceReady+0x258>)
 8002440:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002450:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	9300      	str	r3, [sp, #0]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	2200      	movs	r2, #0
 800245a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 f952 	bl	8002708 <I2C_WaitOnFlagUntilTimeout>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00d      	beq.n	8002486 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002474:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002478:	d103      	bne.n	8002482 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002480:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e0b6      	b.n	80025f4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002486:	897b      	ldrh	r3, [r7, #10]
 8002488:	b2db      	uxtb	r3, r3
 800248a:	461a      	mov	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002494:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002496:	f7ff fa53 	bl	8001940 <HAL_GetTick>
 800249a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	bf0c      	ite	eq
 80024aa:	2301      	moveq	r3, #1
 80024ac:	2300      	movne	r3, #0
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	695b      	ldr	r3, [r3, #20]
 80024b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024c0:	bf0c      	ite	eq
 80024c2:	2301      	moveq	r3, #1
 80024c4:	2300      	movne	r3, #0
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80024ca:	e025      	b.n	8002518 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80024cc:	f7ff fa38 	bl	8001940 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	683a      	ldr	r2, [r7, #0]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d302      	bcc.n	80024e2 <HAL_I2C_IsDeviceReady+0x13a>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d103      	bne.n	80024ea <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	22a0      	movs	r2, #160	@ 0xa0
 80024e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	695b      	ldr	r3, [r3, #20]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	bf0c      	ite	eq
 80024f8:	2301      	moveq	r3, #1
 80024fa:	2300      	movne	r3, #0
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800250a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800250e:	bf0c      	ite	eq
 8002510:	2301      	moveq	r3, #1
 8002512:	2300      	movne	r3, #0
 8002514:	b2db      	uxtb	r3, r3
 8002516:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2ba0      	cmp	r3, #160	@ 0xa0
 8002522:	d005      	beq.n	8002530 <HAL_I2C_IsDeviceReady+0x188>
 8002524:	7dfb      	ldrb	r3, [r7, #23]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d102      	bne.n	8002530 <HAL_I2C_IsDeviceReady+0x188>
 800252a:	7dbb      	ldrb	r3, [r7, #22]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d0cd      	beq.n	80024cc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2220      	movs	r2, #32
 8002534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b02      	cmp	r3, #2
 8002544:	d129      	bne.n	800259a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002554:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002556:	2300      	movs	r3, #0
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	613b      	str	r3, [r7, #16]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	613b      	str	r3, [r7, #16]
 800256a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	9300      	str	r3, [sp, #0]
 8002570:	2319      	movs	r3, #25
 8002572:	2201      	movs	r2, #1
 8002574:	4921      	ldr	r1, [pc, #132]	@ (80025fc <HAL_I2C_IsDeviceReady+0x254>)
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f000 f8c6 	bl	8002708 <I2C_WaitOnFlagUntilTimeout>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e036      	b.n	80025f4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2220      	movs	r2, #32
 800258a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002596:	2300      	movs	r3, #0
 8002598:	e02c      	b.n	80025f4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025a8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80025b2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	2319      	movs	r3, #25
 80025ba:	2201      	movs	r2, #1
 80025bc:	490f      	ldr	r1, [pc, #60]	@ (80025fc <HAL_I2C_IsDeviceReady+0x254>)
 80025be:	68f8      	ldr	r0, [r7, #12]
 80025c0:	f000 f8a2 	bl	8002708 <I2C_WaitOnFlagUntilTimeout>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e012      	b.n	80025f4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	3301      	adds	r3, #1
 80025d2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	429a      	cmp	r2, r3
 80025da:	f4ff af32 	bcc.w	8002442 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2220      	movs	r2, #32
 80025e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e000      	b.n	80025f4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80025f2:	2302      	movs	r3, #2
  }
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3720      	adds	r7, #32
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	00100002 	.word	0x00100002
 8002600:	ffff0000 	.word	0xffff0000

08002604 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b088      	sub	sp, #32
 8002608:	af02      	add	r7, sp, #8
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	607a      	str	r2, [r7, #4]
 800260e:	603b      	str	r3, [r7, #0]
 8002610:	460b      	mov	r3, r1
 8002612:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002618:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	2b08      	cmp	r3, #8
 800261e:	d006      	beq.n	800262e <I2C_MasterRequestWrite+0x2a>
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d003      	beq.n	800262e <I2C_MasterRequestWrite+0x2a>
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800262c:	d108      	bne.n	8002640 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	e00b      	b.n	8002658 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002644:	2b12      	cmp	r3, #18
 8002646:	d107      	bne.n	8002658 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002656:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	9300      	str	r3, [sp, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 f84f 	bl	8002708 <I2C_WaitOnFlagUntilTimeout>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d00d      	beq.n	800268c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800267a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800267e:	d103      	bne.n	8002688 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002686:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e035      	b.n	80026f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	691b      	ldr	r3, [r3, #16]
 8002690:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002694:	d108      	bne.n	80026a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002696:	897b      	ldrh	r3, [r7, #10]
 8002698:	b2db      	uxtb	r3, r3
 800269a:	461a      	mov	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80026a4:	611a      	str	r2, [r3, #16]
 80026a6:	e01b      	b.n	80026e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026a8:	897b      	ldrh	r3, [r7, #10]
 80026aa:	11db      	asrs	r3, r3, #7
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	f003 0306 	and.w	r3, r3, #6
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	f063 030f 	orn	r3, r3, #15
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	490e      	ldr	r1, [pc, #56]	@ (8002700 <I2C_MasterRequestWrite+0xfc>)
 80026c6:	68f8      	ldr	r0, [r7, #12]
 80026c8:	f000 f898 	bl	80027fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e010      	b.n	80026f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026d6:	897b      	ldrh	r3, [r7, #10]
 80026d8:	b2da      	uxtb	r2, r3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	4907      	ldr	r1, [pc, #28]	@ (8002704 <I2C_MasterRequestWrite+0x100>)
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f888 	bl	80027fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e000      	b.n	80026f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3718      	adds	r7, #24
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	00010008 	.word	0x00010008
 8002704:	00010002 	.word	0x00010002

08002708 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	603b      	str	r3, [r7, #0]
 8002714:	4613      	mov	r3, r2
 8002716:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002718:	e048      	b.n	80027ac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002720:	d044      	beq.n	80027ac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002722:	f7ff f90d 	bl	8001940 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	429a      	cmp	r2, r3
 8002730:	d302      	bcc.n	8002738 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d139      	bne.n	80027ac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	0c1b      	lsrs	r3, r3, #16
 800273c:	b2db      	uxtb	r3, r3
 800273e:	2b01      	cmp	r3, #1
 8002740:	d10d      	bne.n	800275e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	695b      	ldr	r3, [r3, #20]
 8002748:	43da      	mvns	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	4013      	ands	r3, r2
 800274e:	b29b      	uxth	r3, r3
 8002750:	2b00      	cmp	r3, #0
 8002752:	bf0c      	ite	eq
 8002754:	2301      	moveq	r3, #1
 8002756:	2300      	movne	r3, #0
 8002758:	b2db      	uxtb	r3, r3
 800275a:	461a      	mov	r2, r3
 800275c:	e00c      	b.n	8002778 <I2C_WaitOnFlagUntilTimeout+0x70>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	43da      	mvns	r2, r3
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	4013      	ands	r3, r2
 800276a:	b29b      	uxth	r3, r3
 800276c:	2b00      	cmp	r3, #0
 800276e:	bf0c      	ite	eq
 8002770:	2301      	moveq	r3, #1
 8002772:	2300      	movne	r3, #0
 8002774:	b2db      	uxtb	r3, r3
 8002776:	461a      	mov	r2, r3
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	429a      	cmp	r2, r3
 800277c:	d116      	bne.n	80027ac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2220      	movs	r2, #32
 8002788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002798:	f043 0220 	orr.w	r2, r3, #32
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e023      	b.n	80027f4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	0c1b      	lsrs	r3, r3, #16
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d10d      	bne.n	80027d2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	43da      	mvns	r2, r3
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	4013      	ands	r3, r2
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	bf0c      	ite	eq
 80027c8:	2301      	moveq	r3, #1
 80027ca:	2300      	movne	r3, #0
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	461a      	mov	r2, r3
 80027d0:	e00c      	b.n	80027ec <I2C_WaitOnFlagUntilTimeout+0xe4>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	43da      	mvns	r2, r3
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	4013      	ands	r3, r2
 80027de:	b29b      	uxth	r3, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	bf0c      	ite	eq
 80027e4:	2301      	moveq	r3, #1
 80027e6:	2300      	movne	r3, #0
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	461a      	mov	r2, r3
 80027ec:	79fb      	ldrb	r3, [r7, #7]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d093      	beq.n	800271a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3710      	adds	r7, #16
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
 8002808:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800280a:	e071      	b.n	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002816:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800281a:	d123      	bne.n	8002864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800282a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002834:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2200      	movs	r2, #0
 800283a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2220      	movs	r2, #32
 8002840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002850:	f043 0204 	orr.w	r2, r3, #4
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e067      	b.n	8002934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800286a:	d041      	beq.n	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800286c:	f7ff f868 	bl	8001940 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	429a      	cmp	r2, r3
 800287a:	d302      	bcc.n	8002882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d136      	bne.n	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	0c1b      	lsrs	r3, r3, #16
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b01      	cmp	r3, #1
 800288a:	d10c      	bne.n	80028a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	43da      	mvns	r2, r3
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	4013      	ands	r3, r2
 8002898:	b29b      	uxth	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	bf14      	ite	ne
 800289e:	2301      	movne	r3, #1
 80028a0:	2300      	moveq	r3, #0
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	e00b      	b.n	80028be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	43da      	mvns	r2, r3
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	4013      	ands	r3, r2
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	bf14      	ite	ne
 80028b8:	2301      	movne	r3, #1
 80028ba:	2300      	moveq	r3, #0
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d016      	beq.n	80028f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2220      	movs	r2, #32
 80028cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028dc:	f043 0220 	orr.w	r2, r3, #32
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e021      	b.n	8002934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	0c1b      	lsrs	r3, r3, #16
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d10c      	bne.n	8002914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	43da      	mvns	r2, r3
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	4013      	ands	r3, r2
 8002906:	b29b      	uxth	r3, r3
 8002908:	2b00      	cmp	r3, #0
 800290a:	bf14      	ite	ne
 800290c:	2301      	movne	r3, #1
 800290e:	2300      	moveq	r3, #0
 8002910:	b2db      	uxtb	r3, r3
 8002912:	e00b      	b.n	800292c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	43da      	mvns	r2, r3
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	4013      	ands	r3, r2
 8002920:	b29b      	uxth	r3, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	bf14      	ite	ne
 8002926:	2301      	movne	r3, #1
 8002928:	2300      	moveq	r3, #0
 800292a:	b2db      	uxtb	r3, r3
 800292c:	2b00      	cmp	r3, #0
 800292e:	f47f af6d 	bne.w	800280c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002948:	e034      	b.n	80029b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800294a:	68f8      	ldr	r0, [r7, #12]
 800294c:	f000 f886 	bl	8002a5c <I2C_IsAcknowledgeFailed>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e034      	b.n	80029c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002960:	d028      	beq.n	80029b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002962:	f7fe ffed 	bl	8001940 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	68ba      	ldr	r2, [r7, #8]
 800296e:	429a      	cmp	r2, r3
 8002970:	d302      	bcc.n	8002978 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d11d      	bne.n	80029b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002982:	2b80      	cmp	r3, #128	@ 0x80
 8002984:	d016      	beq.n	80029b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2220      	movs	r2, #32
 8002990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a0:	f043 0220 	orr.w	r2, r3, #32
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e007      	b.n	80029c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029be:	2b80      	cmp	r3, #128	@ 0x80
 80029c0:	d1c3      	bne.n	800294a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3710      	adds	r7, #16
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029d8:	e034      	b.n	8002a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f000 f83e 	bl	8002a5c <I2C_IsAcknowledgeFailed>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e034      	b.n	8002a54 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029f0:	d028      	beq.n	8002a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029f2:	f7fe ffa5 	bl	8001940 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	68ba      	ldr	r2, [r7, #8]
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d302      	bcc.n	8002a08 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d11d      	bne.n	8002a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	f003 0304 	and.w	r3, r3, #4
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	d016      	beq.n	8002a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2220      	movs	r2, #32
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a30:	f043 0220 	orr.w	r2, r3, #32
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e007      	b.n	8002a54 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	f003 0304 	and.w	r3, r3, #4
 8002a4e:	2b04      	cmp	r3, #4
 8002a50:	d1c3      	bne.n	80029da <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a52:	2300      	movs	r3, #0
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	695b      	ldr	r3, [r3, #20]
 8002a6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a72:	d11b      	bne.n	8002aac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002a7c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2220      	movs	r2, #32
 8002a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a98:	f043 0204 	orr.w	r2, r3, #4
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
	...

08002abc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e0cc      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad0:	4b68      	ldr	r3, [pc, #416]	@ (8002c74 <HAL_RCC_ClockConfig+0x1b8>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 030f 	and.w	r3, r3, #15
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d90c      	bls.n	8002af8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ade:	4b65      	ldr	r3, [pc, #404]	@ (8002c74 <HAL_RCC_ClockConfig+0x1b8>)
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	b2d2      	uxtb	r2, r2
 8002ae4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ae6:	4b63      	ldr	r3, [pc, #396]	@ (8002c74 <HAL_RCC_ClockConfig+0x1b8>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 030f 	and.w	r3, r3, #15
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d001      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e0b8      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0302 	and.w	r3, r3, #2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d020      	beq.n	8002b46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0304 	and.w	r3, r3, #4
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d005      	beq.n	8002b1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b10:	4b59      	ldr	r3, [pc, #356]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	4a58      	ldr	r2, [pc, #352]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d005      	beq.n	8002b34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b28:	4b53      	ldr	r3, [pc, #332]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	4a52      	ldr	r2, [pc, #328]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b34:	4b50      	ldr	r3, [pc, #320]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	494d      	ldr	r1, [pc, #308]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d044      	beq.n	8002bdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d107      	bne.n	8002b6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b5a:	4b47      	ldr	r3, [pc, #284]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d119      	bne.n	8002b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e07f      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d003      	beq.n	8002b7a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b76:	2b03      	cmp	r3, #3
 8002b78:	d107      	bne.n	8002b8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b7a:	4b3f      	ldr	r3, [pc, #252]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d109      	bne.n	8002b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e06f      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b8a:	4b3b      	ldr	r3, [pc, #236]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e067      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b9a:	4b37      	ldr	r3, [pc, #220]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f023 0203 	bic.w	r2, r3, #3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	4934      	ldr	r1, [pc, #208]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bac:	f7fe fec8 	bl	8001940 <HAL_GetTick>
 8002bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bb2:	e00a      	b.n	8002bca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb4:	f7fe fec4 	bl	8001940 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e04f      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bca:	4b2b      	ldr	r3, [pc, #172]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f003 020c 	and.w	r2, r3, #12
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d1eb      	bne.n	8002bb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bdc:	4b25      	ldr	r3, [pc, #148]	@ (8002c74 <HAL_RCC_ClockConfig+0x1b8>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 030f 	and.w	r3, r3, #15
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d20c      	bcs.n	8002c04 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bea:	4b22      	ldr	r3, [pc, #136]	@ (8002c74 <HAL_RCC_ClockConfig+0x1b8>)
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	b2d2      	uxtb	r2, r2
 8002bf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bf2:	4b20      	ldr	r3, [pc, #128]	@ (8002c74 <HAL_RCC_ClockConfig+0x1b8>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 030f 	and.w	r3, r3, #15
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d001      	beq.n	8002c04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e032      	b.n	8002c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0304 	and.w	r3, r3, #4
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d008      	beq.n	8002c22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c10:	4b19      	ldr	r3, [pc, #100]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	4916      	ldr	r1, [pc, #88]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0308 	and.w	r3, r3, #8
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d009      	beq.n	8002c42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c2e:	4b12      	ldr	r3, [pc, #72]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	00db      	lsls	r3, r3, #3
 8002c3c:	490e      	ldr	r1, [pc, #56]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c42:	f000 f887 	bl	8002d54 <HAL_RCC_GetSysClockFreq>
 8002c46:	4602      	mov	r2, r0
 8002c48:	4b0b      	ldr	r3, [pc, #44]	@ (8002c78 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	091b      	lsrs	r3, r3, #4
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	490a      	ldr	r1, [pc, #40]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c0>)
 8002c54:	5ccb      	ldrb	r3, [r1, r3]
 8002c56:	fa22 f303 	lsr.w	r3, r2, r3
 8002c5a:	4a09      	ldr	r2, [pc, #36]	@ (8002c80 <HAL_RCC_ClockConfig+0x1c4>)
 8002c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c5e:	4b09      	ldr	r3, [pc, #36]	@ (8002c84 <HAL_RCC_ClockConfig+0x1c8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fe fd22 	bl	80016ac <HAL_InitTick>

  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	40023c00 	.word	0x40023c00
 8002c78:	40023800 	.word	0x40023800
 8002c7c:	08008784 	.word	0x08008784
 8002c80:	20000008 	.word	0x20000008
 8002c84:	2000000c 	.word	0x2000000c

08002c88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c8c:	4b03      	ldr	r3, [pc, #12]	@ (8002c9c <HAL_RCC_GetHCLKFreq+0x14>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	20000008 	.word	0x20000008

08002ca0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ca4:	f7ff fff0 	bl	8002c88 <HAL_RCC_GetHCLKFreq>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	4b05      	ldr	r3, [pc, #20]	@ (8002cc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	0a9b      	lsrs	r3, r3, #10
 8002cb0:	f003 0307 	and.w	r3, r3, #7
 8002cb4:	4903      	ldr	r1, [pc, #12]	@ (8002cc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cb6:	5ccb      	ldrb	r3, [r1, r3]
 8002cb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40023800 	.word	0x40023800
 8002cc4:	08008794 	.word	0x08008794

08002cc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ccc:	f7ff ffdc 	bl	8002c88 <HAL_RCC_GetHCLKFreq>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	4b05      	ldr	r3, [pc, #20]	@ (8002ce8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	0b5b      	lsrs	r3, r3, #13
 8002cd8:	f003 0307 	and.w	r3, r3, #7
 8002cdc:	4903      	ldr	r1, [pc, #12]	@ (8002cec <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cde:	5ccb      	ldrb	r3, [r1, r3]
 8002ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	40023800 	.word	0x40023800
 8002cec:	08008794 	.word	0x08008794

08002cf0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	220f      	movs	r2, #15
 8002cfe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002d00:	4b12      	ldr	r3, [pc, #72]	@ (8002d4c <HAL_RCC_GetClockConfig+0x5c>)
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 0203 	and.w	r2, r3, #3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d4c <HAL_RCC_GetClockConfig+0x5c>)
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002d18:	4b0c      	ldr	r3, [pc, #48]	@ (8002d4c <HAL_RCC_GetClockConfig+0x5c>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002d24:	4b09      	ldr	r3, [pc, #36]	@ (8002d4c <HAL_RCC_GetClockConfig+0x5c>)
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	08db      	lsrs	r3, r3, #3
 8002d2a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002d32:	4b07      	ldr	r3, [pc, #28]	@ (8002d50 <HAL_RCC_GetClockConfig+0x60>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 020f 	and.w	r2, r3, #15
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	601a      	str	r2, [r3, #0]
}
 8002d3e:	bf00      	nop
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	40023c00 	.word	0x40023c00

08002d54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d58:	b0ae      	sub	sp, #184	@ 0xb8
 8002d5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002d62:	2300      	movs	r3, #0
 8002d64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002d74:	2300      	movs	r3, #0
 8002d76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d7a:	4bcb      	ldr	r3, [pc, #812]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f003 030c 	and.w	r3, r3, #12
 8002d82:	2b0c      	cmp	r3, #12
 8002d84:	f200 8206 	bhi.w	8003194 <HAL_RCC_GetSysClockFreq+0x440>
 8002d88:	a201      	add	r2, pc, #4	@ (adr r2, 8002d90 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d8e:	bf00      	nop
 8002d90:	08002dc5 	.word	0x08002dc5
 8002d94:	08003195 	.word	0x08003195
 8002d98:	08003195 	.word	0x08003195
 8002d9c:	08003195 	.word	0x08003195
 8002da0:	08002dcd 	.word	0x08002dcd
 8002da4:	08003195 	.word	0x08003195
 8002da8:	08003195 	.word	0x08003195
 8002dac:	08003195 	.word	0x08003195
 8002db0:	08002dd5 	.word	0x08002dd5
 8002db4:	08003195 	.word	0x08003195
 8002db8:	08003195 	.word	0x08003195
 8002dbc:	08003195 	.word	0x08003195
 8002dc0:	08002fc5 	.word	0x08002fc5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002dc4:	4bb9      	ldr	r3, [pc, #740]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x358>)
 8002dc6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002dca:	e1e7      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dcc:	4bb8      	ldr	r3, [pc, #736]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002dce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002dd2:	e1e3      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dd4:	4bb4      	ldr	r3, [pc, #720]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ddc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002de0:	4bb1      	ldr	r3, [pc, #708]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d071      	beq.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dec:	4bae      	ldr	r3, [pc, #696]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	099b      	lsrs	r3, r3, #6
 8002df2:	2200      	movs	r2, #0
 8002df4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002df8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002dfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e04:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002e08:	2300      	movs	r3, #0
 8002e0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002e0e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002e12:	4622      	mov	r2, r4
 8002e14:	462b      	mov	r3, r5
 8002e16:	f04f 0000 	mov.w	r0, #0
 8002e1a:	f04f 0100 	mov.w	r1, #0
 8002e1e:	0159      	lsls	r1, r3, #5
 8002e20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e24:	0150      	lsls	r0, r2, #5
 8002e26:	4602      	mov	r2, r0
 8002e28:	460b      	mov	r3, r1
 8002e2a:	4621      	mov	r1, r4
 8002e2c:	1a51      	subs	r1, r2, r1
 8002e2e:	6439      	str	r1, [r7, #64]	@ 0x40
 8002e30:	4629      	mov	r1, r5
 8002e32:	eb63 0301 	sbc.w	r3, r3, r1
 8002e36:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e38:	f04f 0200 	mov.w	r2, #0
 8002e3c:	f04f 0300 	mov.w	r3, #0
 8002e40:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002e44:	4649      	mov	r1, r9
 8002e46:	018b      	lsls	r3, r1, #6
 8002e48:	4641      	mov	r1, r8
 8002e4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e4e:	4641      	mov	r1, r8
 8002e50:	018a      	lsls	r2, r1, #6
 8002e52:	4641      	mov	r1, r8
 8002e54:	1a51      	subs	r1, r2, r1
 8002e56:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002e58:	4649      	mov	r1, r9
 8002e5a:	eb63 0301 	sbc.w	r3, r3, r1
 8002e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e60:	f04f 0200 	mov.w	r2, #0
 8002e64:	f04f 0300 	mov.w	r3, #0
 8002e68:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002e6c:	4649      	mov	r1, r9
 8002e6e:	00cb      	lsls	r3, r1, #3
 8002e70:	4641      	mov	r1, r8
 8002e72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e76:	4641      	mov	r1, r8
 8002e78:	00ca      	lsls	r2, r1, #3
 8002e7a:	4610      	mov	r0, r2
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4603      	mov	r3, r0
 8002e80:	4622      	mov	r2, r4
 8002e82:	189b      	adds	r3, r3, r2
 8002e84:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e86:	462b      	mov	r3, r5
 8002e88:	460a      	mov	r2, r1
 8002e8a:	eb42 0303 	adc.w	r3, r2, r3
 8002e8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e90:	f04f 0200 	mov.w	r2, #0
 8002e94:	f04f 0300 	mov.w	r3, #0
 8002e98:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e9c:	4629      	mov	r1, r5
 8002e9e:	024b      	lsls	r3, r1, #9
 8002ea0:	4621      	mov	r1, r4
 8002ea2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ea6:	4621      	mov	r1, r4
 8002ea8:	024a      	lsls	r2, r1, #9
 8002eaa:	4610      	mov	r0, r2
 8002eac:	4619      	mov	r1, r3
 8002eae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002eb8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002ebc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002ec0:	f7fd f9fe 	bl	80002c0 <__aeabi_uldivmod>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	460b      	mov	r3, r1
 8002ec8:	4613      	mov	r3, r2
 8002eca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ece:	e067      	b.n	8002fa0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ed0:	4b75      	ldr	r3, [pc, #468]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	099b      	lsrs	r3, r3, #6
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002edc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002ee0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002ee4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ee8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002eea:	2300      	movs	r3, #0
 8002eec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002eee:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002ef2:	4622      	mov	r2, r4
 8002ef4:	462b      	mov	r3, r5
 8002ef6:	f04f 0000 	mov.w	r0, #0
 8002efa:	f04f 0100 	mov.w	r1, #0
 8002efe:	0159      	lsls	r1, r3, #5
 8002f00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f04:	0150      	lsls	r0, r2, #5
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4621      	mov	r1, r4
 8002f0c:	1a51      	subs	r1, r2, r1
 8002f0e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002f10:	4629      	mov	r1, r5
 8002f12:	eb63 0301 	sbc.w	r3, r3, r1
 8002f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f18:	f04f 0200 	mov.w	r2, #0
 8002f1c:	f04f 0300 	mov.w	r3, #0
 8002f20:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002f24:	4649      	mov	r1, r9
 8002f26:	018b      	lsls	r3, r1, #6
 8002f28:	4641      	mov	r1, r8
 8002f2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f2e:	4641      	mov	r1, r8
 8002f30:	018a      	lsls	r2, r1, #6
 8002f32:	4641      	mov	r1, r8
 8002f34:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f38:	4649      	mov	r1, r9
 8002f3a:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f3e:	f04f 0200 	mov.w	r2, #0
 8002f42:	f04f 0300 	mov.w	r3, #0
 8002f46:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f4a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f4e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f52:	4692      	mov	sl, r2
 8002f54:	469b      	mov	fp, r3
 8002f56:	4623      	mov	r3, r4
 8002f58:	eb1a 0303 	adds.w	r3, sl, r3
 8002f5c:	623b      	str	r3, [r7, #32]
 8002f5e:	462b      	mov	r3, r5
 8002f60:	eb4b 0303 	adc.w	r3, fp, r3
 8002f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f66:	f04f 0200 	mov.w	r2, #0
 8002f6a:	f04f 0300 	mov.w	r3, #0
 8002f6e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002f72:	4629      	mov	r1, r5
 8002f74:	028b      	lsls	r3, r1, #10
 8002f76:	4621      	mov	r1, r4
 8002f78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f7c:	4621      	mov	r1, r4
 8002f7e:	028a      	lsls	r2, r1, #10
 8002f80:	4610      	mov	r0, r2
 8002f82:	4619      	mov	r1, r3
 8002f84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f88:	2200      	movs	r2, #0
 8002f8a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f8c:	677a      	str	r2, [r7, #116]	@ 0x74
 8002f8e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002f92:	f7fd f995 	bl	80002c0 <__aeabi_uldivmod>
 8002f96:	4602      	mov	r2, r0
 8002f98:	460b      	mov	r3, r1
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002fa0:	4b41      	ldr	r3, [pc, #260]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	0c1b      	lsrs	r3, r3, #16
 8002fa6:	f003 0303 	and.w	r3, r3, #3
 8002faa:	3301      	adds	r3, #1
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002fb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002fb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fbe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002fc2:	e0eb      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fc4:	4b38      	ldr	r3, [pc, #224]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002fcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fd0:	4b35      	ldr	r3, [pc, #212]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d06b      	beq.n	80030b4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fdc:	4b32      	ldr	r3, [pc, #200]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	099b      	lsrs	r3, r3, #6
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002fe6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002fe8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fee:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ff4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002ff8:	4622      	mov	r2, r4
 8002ffa:	462b      	mov	r3, r5
 8002ffc:	f04f 0000 	mov.w	r0, #0
 8003000:	f04f 0100 	mov.w	r1, #0
 8003004:	0159      	lsls	r1, r3, #5
 8003006:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800300a:	0150      	lsls	r0, r2, #5
 800300c:	4602      	mov	r2, r0
 800300e:	460b      	mov	r3, r1
 8003010:	4621      	mov	r1, r4
 8003012:	1a51      	subs	r1, r2, r1
 8003014:	61b9      	str	r1, [r7, #24]
 8003016:	4629      	mov	r1, r5
 8003018:	eb63 0301 	sbc.w	r3, r3, r1
 800301c:	61fb      	str	r3, [r7, #28]
 800301e:	f04f 0200 	mov.w	r2, #0
 8003022:	f04f 0300 	mov.w	r3, #0
 8003026:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800302a:	4659      	mov	r1, fp
 800302c:	018b      	lsls	r3, r1, #6
 800302e:	4651      	mov	r1, sl
 8003030:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003034:	4651      	mov	r1, sl
 8003036:	018a      	lsls	r2, r1, #6
 8003038:	4651      	mov	r1, sl
 800303a:	ebb2 0801 	subs.w	r8, r2, r1
 800303e:	4659      	mov	r1, fp
 8003040:	eb63 0901 	sbc.w	r9, r3, r1
 8003044:	f04f 0200 	mov.w	r2, #0
 8003048:	f04f 0300 	mov.w	r3, #0
 800304c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003050:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003054:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003058:	4690      	mov	r8, r2
 800305a:	4699      	mov	r9, r3
 800305c:	4623      	mov	r3, r4
 800305e:	eb18 0303 	adds.w	r3, r8, r3
 8003062:	613b      	str	r3, [r7, #16]
 8003064:	462b      	mov	r3, r5
 8003066:	eb49 0303 	adc.w	r3, r9, r3
 800306a:	617b      	str	r3, [r7, #20]
 800306c:	f04f 0200 	mov.w	r2, #0
 8003070:	f04f 0300 	mov.w	r3, #0
 8003074:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003078:	4629      	mov	r1, r5
 800307a:	024b      	lsls	r3, r1, #9
 800307c:	4621      	mov	r1, r4
 800307e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003082:	4621      	mov	r1, r4
 8003084:	024a      	lsls	r2, r1, #9
 8003086:	4610      	mov	r0, r2
 8003088:	4619      	mov	r1, r3
 800308a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800308e:	2200      	movs	r2, #0
 8003090:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003092:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003094:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003098:	f7fd f912 	bl	80002c0 <__aeabi_uldivmod>
 800309c:	4602      	mov	r2, r0
 800309e:	460b      	mov	r3, r1
 80030a0:	4613      	mov	r3, r2
 80030a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80030a6:	e065      	b.n	8003174 <HAL_RCC_GetSysClockFreq+0x420>
 80030a8:	40023800 	.word	0x40023800
 80030ac:	00f42400 	.word	0x00f42400
 80030b0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030b4:	4b3d      	ldr	r3, [pc, #244]	@ (80031ac <HAL_RCC_GetSysClockFreq+0x458>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	099b      	lsrs	r3, r3, #6
 80030ba:	2200      	movs	r2, #0
 80030bc:	4618      	mov	r0, r3
 80030be:	4611      	mov	r1, r2
 80030c0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80030c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80030c6:	2300      	movs	r3, #0
 80030c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80030ca:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80030ce:	4642      	mov	r2, r8
 80030d0:	464b      	mov	r3, r9
 80030d2:	f04f 0000 	mov.w	r0, #0
 80030d6:	f04f 0100 	mov.w	r1, #0
 80030da:	0159      	lsls	r1, r3, #5
 80030dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030e0:	0150      	lsls	r0, r2, #5
 80030e2:	4602      	mov	r2, r0
 80030e4:	460b      	mov	r3, r1
 80030e6:	4641      	mov	r1, r8
 80030e8:	1a51      	subs	r1, r2, r1
 80030ea:	60b9      	str	r1, [r7, #8]
 80030ec:	4649      	mov	r1, r9
 80030ee:	eb63 0301 	sbc.w	r3, r3, r1
 80030f2:	60fb      	str	r3, [r7, #12]
 80030f4:	f04f 0200 	mov.w	r2, #0
 80030f8:	f04f 0300 	mov.w	r3, #0
 80030fc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003100:	4659      	mov	r1, fp
 8003102:	018b      	lsls	r3, r1, #6
 8003104:	4651      	mov	r1, sl
 8003106:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800310a:	4651      	mov	r1, sl
 800310c:	018a      	lsls	r2, r1, #6
 800310e:	4651      	mov	r1, sl
 8003110:	1a54      	subs	r4, r2, r1
 8003112:	4659      	mov	r1, fp
 8003114:	eb63 0501 	sbc.w	r5, r3, r1
 8003118:	f04f 0200 	mov.w	r2, #0
 800311c:	f04f 0300 	mov.w	r3, #0
 8003120:	00eb      	lsls	r3, r5, #3
 8003122:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003126:	00e2      	lsls	r2, r4, #3
 8003128:	4614      	mov	r4, r2
 800312a:	461d      	mov	r5, r3
 800312c:	4643      	mov	r3, r8
 800312e:	18e3      	adds	r3, r4, r3
 8003130:	603b      	str	r3, [r7, #0]
 8003132:	464b      	mov	r3, r9
 8003134:	eb45 0303 	adc.w	r3, r5, r3
 8003138:	607b      	str	r3, [r7, #4]
 800313a:	f04f 0200 	mov.w	r2, #0
 800313e:	f04f 0300 	mov.w	r3, #0
 8003142:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003146:	4629      	mov	r1, r5
 8003148:	028b      	lsls	r3, r1, #10
 800314a:	4621      	mov	r1, r4
 800314c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003150:	4621      	mov	r1, r4
 8003152:	028a      	lsls	r2, r1, #10
 8003154:	4610      	mov	r0, r2
 8003156:	4619      	mov	r1, r3
 8003158:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800315c:	2200      	movs	r2, #0
 800315e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003160:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003162:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003166:	f7fd f8ab 	bl	80002c0 <__aeabi_uldivmod>
 800316a:	4602      	mov	r2, r0
 800316c:	460b      	mov	r3, r1
 800316e:	4613      	mov	r3, r2
 8003170:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003174:	4b0d      	ldr	r3, [pc, #52]	@ (80031ac <HAL_RCC_GetSysClockFreq+0x458>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	0f1b      	lsrs	r3, r3, #28
 800317a:	f003 0307 	and.w	r3, r3, #7
 800317e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003182:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003186:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800318a:	fbb2 f3f3 	udiv	r3, r2, r3
 800318e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003192:	e003      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003194:	4b06      	ldr	r3, [pc, #24]	@ (80031b0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003196:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800319a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800319c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	37b8      	adds	r7, #184	@ 0xb8
 80031a4:	46bd      	mov	sp, r7
 80031a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031aa:	bf00      	nop
 80031ac:	40023800 	.word	0x40023800
 80031b0:	00f42400 	.word	0x00f42400

080031b4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e28d      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	f000 8083 	beq.w	80032da <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80031d4:	4b94      	ldr	r3, [pc, #592]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f003 030c 	and.w	r3, r3, #12
 80031dc:	2b04      	cmp	r3, #4
 80031de:	d019      	beq.n	8003214 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80031e0:	4b91      	ldr	r3, [pc, #580]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f003 030c 	and.w	r3, r3, #12
        || \
 80031e8:	2b08      	cmp	r3, #8
 80031ea:	d106      	bne.n	80031fa <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80031ec:	4b8e      	ldr	r3, [pc, #568]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031f8:	d00c      	beq.n	8003214 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031fa:	4b8b      	ldr	r3, [pc, #556]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003202:	2b0c      	cmp	r3, #12
 8003204:	d112      	bne.n	800322c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003206:	4b88      	ldr	r3, [pc, #544]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800320e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003212:	d10b      	bne.n	800322c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003214:	4b84      	ldr	r3, [pc, #528]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d05b      	beq.n	80032d8 <HAL_RCC_OscConfig+0x124>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d157      	bne.n	80032d8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e25a      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003234:	d106      	bne.n	8003244 <HAL_RCC_OscConfig+0x90>
 8003236:	4b7c      	ldr	r3, [pc, #496]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a7b      	ldr	r2, [pc, #492]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 800323c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003240:	6013      	str	r3, [r2, #0]
 8003242:	e01d      	b.n	8003280 <HAL_RCC_OscConfig+0xcc>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800324c:	d10c      	bne.n	8003268 <HAL_RCC_OscConfig+0xb4>
 800324e:	4b76      	ldr	r3, [pc, #472]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a75      	ldr	r2, [pc, #468]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003254:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003258:	6013      	str	r3, [r2, #0]
 800325a:	4b73      	ldr	r3, [pc, #460]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a72      	ldr	r2, [pc, #456]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003260:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003264:	6013      	str	r3, [r2, #0]
 8003266:	e00b      	b.n	8003280 <HAL_RCC_OscConfig+0xcc>
 8003268:	4b6f      	ldr	r3, [pc, #444]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a6e      	ldr	r2, [pc, #440]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 800326e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003272:	6013      	str	r3, [r2, #0]
 8003274:	4b6c      	ldr	r3, [pc, #432]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a6b      	ldr	r2, [pc, #428]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 800327a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800327e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d013      	beq.n	80032b0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003288:	f7fe fb5a 	bl	8001940 <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328e:	e008      	b.n	80032a2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003290:	f7fe fb56 	bl	8001940 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b64      	cmp	r3, #100	@ 0x64
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e21f      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032a2:	4b61      	ldr	r3, [pc, #388]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d0f0      	beq.n	8003290 <HAL_RCC_OscConfig+0xdc>
 80032ae:	e014      	b.n	80032da <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b0:	f7fe fb46 	bl	8001940 <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032b8:	f7fe fb42 	bl	8001940 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b64      	cmp	r3, #100	@ 0x64
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e20b      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ca:	4b57      	ldr	r3, [pc, #348]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1f0      	bne.n	80032b8 <HAL_RCC_OscConfig+0x104>
 80032d6:	e000      	b.n	80032da <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d06f      	beq.n	80033c6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80032e6:	4b50      	ldr	r3, [pc, #320]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f003 030c 	and.w	r3, r3, #12
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d017      	beq.n	8003322 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80032f2:	4b4d      	ldr	r3, [pc, #308]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 030c 	and.w	r3, r3, #12
        || \
 80032fa:	2b08      	cmp	r3, #8
 80032fc:	d105      	bne.n	800330a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80032fe:	4b4a      	ldr	r3, [pc, #296]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00b      	beq.n	8003322 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800330a:	4b47      	ldr	r3, [pc, #284]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003312:	2b0c      	cmp	r3, #12
 8003314:	d11c      	bne.n	8003350 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003316:	4b44      	ldr	r3, [pc, #272]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d116      	bne.n	8003350 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003322:	4b41      	ldr	r3, [pc, #260]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d005      	beq.n	800333a <HAL_RCC_OscConfig+0x186>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	2b01      	cmp	r3, #1
 8003334:	d001      	beq.n	800333a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e1d3      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800333a:	4b3b      	ldr	r3, [pc, #236]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	00db      	lsls	r3, r3, #3
 8003348:	4937      	ldr	r1, [pc, #220]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 800334a:	4313      	orrs	r3, r2
 800334c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800334e:	e03a      	b.n	80033c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d020      	beq.n	800339a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003358:	4b34      	ldr	r3, [pc, #208]	@ (800342c <HAL_RCC_OscConfig+0x278>)
 800335a:	2201      	movs	r2, #1
 800335c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335e:	f7fe faef 	bl	8001940 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003366:	f7fe faeb 	bl	8001940 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e1b4      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003378:	4b2b      	ldr	r3, [pc, #172]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003384:	4b28      	ldr	r3, [pc, #160]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	00db      	lsls	r3, r3, #3
 8003392:	4925      	ldr	r1, [pc, #148]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 8003394:	4313      	orrs	r3, r2
 8003396:	600b      	str	r3, [r1, #0]
 8003398:	e015      	b.n	80033c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800339a:	4b24      	ldr	r3, [pc, #144]	@ (800342c <HAL_RCC_OscConfig+0x278>)
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a0:	f7fe face 	bl	8001940 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033a8:	f7fe faca 	bl	8001940 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e193      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ba:	4b1b      	ldr	r3, [pc, #108]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1f0      	bne.n	80033a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0308 	and.w	r3, r3, #8
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d036      	beq.n	8003440 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d016      	beq.n	8003408 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033da:	4b15      	ldr	r3, [pc, #84]	@ (8003430 <HAL_RCC_OscConfig+0x27c>)
 80033dc:	2201      	movs	r2, #1
 80033de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e0:	f7fe faae 	bl	8001940 <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033e8:	f7fe faaa 	bl	8001940 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e173      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003428 <HAL_RCC_OscConfig+0x274>)
 80033fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0f0      	beq.n	80033e8 <HAL_RCC_OscConfig+0x234>
 8003406:	e01b      	b.n	8003440 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003408:	4b09      	ldr	r3, [pc, #36]	@ (8003430 <HAL_RCC_OscConfig+0x27c>)
 800340a:	2200      	movs	r2, #0
 800340c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340e:	f7fe fa97 	bl	8001940 <HAL_GetTick>
 8003412:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003414:	e00e      	b.n	8003434 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003416:	f7fe fa93 	bl	8001940 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	2b02      	cmp	r3, #2
 8003422:	d907      	bls.n	8003434 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e15c      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
 8003428:	40023800 	.word	0x40023800
 800342c:	42470000 	.word	0x42470000
 8003430:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003434:	4b8a      	ldr	r3, [pc, #552]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003436:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1ea      	bne.n	8003416 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0304 	and.w	r3, r3, #4
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 8097 	beq.w	800357c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800344e:	2300      	movs	r3, #0
 8003450:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003452:	4b83      	ldr	r3, [pc, #524]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003456:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10f      	bne.n	800347e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800345e:	2300      	movs	r3, #0
 8003460:	60bb      	str	r3, [r7, #8]
 8003462:	4b7f      	ldr	r3, [pc, #508]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003466:	4a7e      	ldr	r2, [pc, #504]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800346c:	6413      	str	r3, [r2, #64]	@ 0x40
 800346e:	4b7c      	ldr	r3, [pc, #496]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003476:	60bb      	str	r3, [r7, #8]
 8003478:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800347a:	2301      	movs	r3, #1
 800347c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800347e:	4b79      	ldr	r3, [pc, #484]	@ (8003664 <HAL_RCC_OscConfig+0x4b0>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003486:	2b00      	cmp	r3, #0
 8003488:	d118      	bne.n	80034bc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800348a:	4b76      	ldr	r3, [pc, #472]	@ (8003664 <HAL_RCC_OscConfig+0x4b0>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a75      	ldr	r2, [pc, #468]	@ (8003664 <HAL_RCC_OscConfig+0x4b0>)
 8003490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003494:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003496:	f7fe fa53 	bl	8001940 <HAL_GetTick>
 800349a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800349c:	e008      	b.n	80034b0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800349e:	f7fe fa4f 	bl	8001940 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	2b02      	cmp	r3, #2
 80034aa:	d901      	bls.n	80034b0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e118      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b0:	4b6c      	ldr	r3, [pc, #432]	@ (8003664 <HAL_RCC_OscConfig+0x4b0>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0f0      	beq.n	800349e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d106      	bne.n	80034d2 <HAL_RCC_OscConfig+0x31e>
 80034c4:	4b66      	ldr	r3, [pc, #408]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 80034c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c8:	4a65      	ldr	r2, [pc, #404]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 80034ca:	f043 0301 	orr.w	r3, r3, #1
 80034ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80034d0:	e01c      	b.n	800350c <HAL_RCC_OscConfig+0x358>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	2b05      	cmp	r3, #5
 80034d8:	d10c      	bne.n	80034f4 <HAL_RCC_OscConfig+0x340>
 80034da:	4b61      	ldr	r3, [pc, #388]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 80034dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034de:	4a60      	ldr	r2, [pc, #384]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 80034e0:	f043 0304 	orr.w	r3, r3, #4
 80034e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80034e6:	4b5e      	ldr	r3, [pc, #376]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 80034e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ea:	4a5d      	ldr	r2, [pc, #372]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80034f2:	e00b      	b.n	800350c <HAL_RCC_OscConfig+0x358>
 80034f4:	4b5a      	ldr	r3, [pc, #360]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 80034f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f8:	4a59      	ldr	r2, [pc, #356]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 80034fa:	f023 0301 	bic.w	r3, r3, #1
 80034fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003500:	4b57      	ldr	r3, [pc, #348]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003504:	4a56      	ldr	r2, [pc, #344]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003506:	f023 0304 	bic.w	r3, r3, #4
 800350a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d015      	beq.n	8003540 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003514:	f7fe fa14 	bl	8001940 <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800351a:	e00a      	b.n	8003532 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800351c:	f7fe fa10 	bl	8001940 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	f241 3288 	movw	r2, #5000	@ 0x1388
 800352a:	4293      	cmp	r3, r2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e0d7      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003532:	4b4b      	ldr	r3, [pc, #300]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d0ee      	beq.n	800351c <HAL_RCC_OscConfig+0x368>
 800353e:	e014      	b.n	800356a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003540:	f7fe f9fe 	bl	8001940 <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003546:	e00a      	b.n	800355e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003548:	f7fe f9fa 	bl	8001940 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003556:	4293      	cmp	r3, r2
 8003558:	d901      	bls.n	800355e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e0c1      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800355e:	4b40      	ldr	r3, [pc, #256]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d1ee      	bne.n	8003548 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800356a:	7dfb      	ldrb	r3, [r7, #23]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d105      	bne.n	800357c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003570:	4b3b      	ldr	r3, [pc, #236]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003574:	4a3a      	ldr	r2, [pc, #232]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003576:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800357a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	2b00      	cmp	r3, #0
 8003582:	f000 80ad 	beq.w	80036e0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003586:	4b36      	ldr	r3, [pc, #216]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 030c 	and.w	r3, r3, #12
 800358e:	2b08      	cmp	r3, #8
 8003590:	d060      	beq.n	8003654 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	2b02      	cmp	r3, #2
 8003598:	d145      	bne.n	8003626 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800359a:	4b33      	ldr	r3, [pc, #204]	@ (8003668 <HAL_RCC_OscConfig+0x4b4>)
 800359c:	2200      	movs	r2, #0
 800359e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a0:	f7fe f9ce 	bl	8001940 <HAL_GetTick>
 80035a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a8:	f7fe f9ca 	bl	8001940 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e093      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ba:	4b29      	ldr	r3, [pc, #164]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1f0      	bne.n	80035a8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	69da      	ldr	r2, [r3, #28]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	431a      	orrs	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d4:	019b      	lsls	r3, r3, #6
 80035d6:	431a      	orrs	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035dc:	085b      	lsrs	r3, r3, #1
 80035de:	3b01      	subs	r3, #1
 80035e0:	041b      	lsls	r3, r3, #16
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e8:	061b      	lsls	r3, r3, #24
 80035ea:	431a      	orrs	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f0:	071b      	lsls	r3, r3, #28
 80035f2:	491b      	ldr	r1, [pc, #108]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003668 <HAL_RCC_OscConfig+0x4b4>)
 80035fa:	2201      	movs	r2, #1
 80035fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035fe:	f7fe f99f 	bl	8001940 <HAL_GetTick>
 8003602:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003604:	e008      	b.n	8003618 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003606:	f7fe f99b 	bl	8001940 <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	2b02      	cmp	r3, #2
 8003612:	d901      	bls.n	8003618 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e064      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003618:	4b11      	ldr	r3, [pc, #68]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d0f0      	beq.n	8003606 <HAL_RCC_OscConfig+0x452>
 8003624:	e05c      	b.n	80036e0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003626:	4b10      	ldr	r3, [pc, #64]	@ (8003668 <HAL_RCC_OscConfig+0x4b4>)
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800362c:	f7fe f988 	bl	8001940 <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003632:	e008      	b.n	8003646 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003634:	f7fe f984 	bl	8001940 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e04d      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003646:	4b06      	ldr	r3, [pc, #24]	@ (8003660 <HAL_RCC_OscConfig+0x4ac>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1f0      	bne.n	8003634 <HAL_RCC_OscConfig+0x480>
 8003652:	e045      	b.n	80036e0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	699b      	ldr	r3, [r3, #24]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d107      	bne.n	800366c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e040      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
 8003660:	40023800 	.word	0x40023800
 8003664:	40007000 	.word	0x40007000
 8003668:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800366c:	4b1f      	ldr	r3, [pc, #124]	@ (80036ec <HAL_RCC_OscConfig+0x538>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	699b      	ldr	r3, [r3, #24]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d030      	beq.n	80036dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003684:	429a      	cmp	r2, r3
 8003686:	d129      	bne.n	80036dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003692:	429a      	cmp	r2, r3
 8003694:	d122      	bne.n	80036dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003696:	68fa      	ldr	r2, [r7, #12]
 8003698:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800369c:	4013      	ands	r3, r2
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80036a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d119      	bne.n	80036dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b2:	085b      	lsrs	r3, r3, #1
 80036b4:	3b01      	subs	r3, #1
 80036b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d10f      	bne.n	80036dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d107      	bne.n	80036dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036d8:	429a      	cmp	r2, r3
 80036da:	d001      	beq.n	80036e0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e000      	b.n	80036e2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3718      	adds	r7, #24
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	40023800 	.word	0x40023800

080036f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e041      	b.n	8003786 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	d106      	bne.n	800371c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 f839 	bl	800378e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2202      	movs	r2, #2
 8003720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	3304      	adds	r3, #4
 800372c:	4619      	mov	r1, r3
 800372e:	4610      	mov	r0, r2
 8003730:	f000 f9c0 	bl	8003ab4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3708      	adds	r7, #8
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}

0800378e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800378e:	b480      	push	{r7}
 8003790:	b083      	sub	sp, #12
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003796:	bf00      	nop
 8003798:	370c      	adds	r7, #12
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
	...

080037a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d001      	beq.n	80037bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e04e      	b.n	800385a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2202      	movs	r2, #2
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68da      	ldr	r2, [r3, #12]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 0201 	orr.w	r2, r2, #1
 80037d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a23      	ldr	r2, [pc, #140]	@ (8003868 <HAL_TIM_Base_Start_IT+0xc4>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d022      	beq.n	8003824 <HAL_TIM_Base_Start_IT+0x80>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037e6:	d01d      	beq.n	8003824 <HAL_TIM_Base_Start_IT+0x80>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a1f      	ldr	r2, [pc, #124]	@ (800386c <HAL_TIM_Base_Start_IT+0xc8>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d018      	beq.n	8003824 <HAL_TIM_Base_Start_IT+0x80>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a1e      	ldr	r2, [pc, #120]	@ (8003870 <HAL_TIM_Base_Start_IT+0xcc>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d013      	beq.n	8003824 <HAL_TIM_Base_Start_IT+0x80>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a1c      	ldr	r2, [pc, #112]	@ (8003874 <HAL_TIM_Base_Start_IT+0xd0>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d00e      	beq.n	8003824 <HAL_TIM_Base_Start_IT+0x80>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a1b      	ldr	r2, [pc, #108]	@ (8003878 <HAL_TIM_Base_Start_IT+0xd4>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d009      	beq.n	8003824 <HAL_TIM_Base_Start_IT+0x80>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a19      	ldr	r2, [pc, #100]	@ (800387c <HAL_TIM_Base_Start_IT+0xd8>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d004      	beq.n	8003824 <HAL_TIM_Base_Start_IT+0x80>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a18      	ldr	r2, [pc, #96]	@ (8003880 <HAL_TIM_Base_Start_IT+0xdc>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d111      	bne.n	8003848 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 0307 	and.w	r3, r3, #7
 800382e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2b06      	cmp	r3, #6
 8003834:	d010      	beq.n	8003858 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f042 0201 	orr.w	r2, r2, #1
 8003844:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003846:	e007      	b.n	8003858 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0201 	orr.w	r2, r2, #1
 8003856:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3714      	adds	r7, #20
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	40010000 	.word	0x40010000
 800386c:	40000400 	.word	0x40000400
 8003870:	40000800 	.word	0x40000800
 8003874:	40000c00 	.word	0x40000c00
 8003878:	40010400 	.word	0x40010400
 800387c:	40014000 	.word	0x40014000
 8003880:	40001800 	.word	0x40001800

08003884 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d020      	beq.n	80038e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d01b      	beq.n	80038e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f06f 0202 	mvn.w	r2, #2
 80038b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2201      	movs	r2, #1
 80038be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	699b      	ldr	r3, [r3, #24]
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d003      	beq.n	80038d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 f8d2 	bl	8003a78 <HAL_TIM_IC_CaptureCallback>
 80038d4:	e005      	b.n	80038e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 f8c4 	bl	8003a64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f000 f8d5 	bl	8003a8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	f003 0304 	and.w	r3, r3, #4
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d020      	beq.n	8003934 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d01b      	beq.n	8003934 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f06f 0204 	mvn.w	r2, #4
 8003904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2202      	movs	r2, #2
 800390a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003916:	2b00      	cmp	r3, #0
 8003918:	d003      	beq.n	8003922 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 f8ac 	bl	8003a78 <HAL_TIM_IC_CaptureCallback>
 8003920:	e005      	b.n	800392e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f89e 	bl	8003a64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 f8af 	bl	8003a8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	f003 0308 	and.w	r3, r3, #8
 800393a:	2b00      	cmp	r3, #0
 800393c:	d020      	beq.n	8003980 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f003 0308 	and.w	r3, r3, #8
 8003944:	2b00      	cmp	r3, #0
 8003946:	d01b      	beq.n	8003980 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f06f 0208 	mvn.w	r2, #8
 8003950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2204      	movs	r2, #4
 8003956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	69db      	ldr	r3, [r3, #28]
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d003      	beq.n	800396e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 f886 	bl	8003a78 <HAL_TIM_IC_CaptureCallback>
 800396c:	e005      	b.n	800397a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 f878 	bl	8003a64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 f889 	bl	8003a8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	f003 0310 	and.w	r3, r3, #16
 8003986:	2b00      	cmp	r3, #0
 8003988:	d020      	beq.n	80039cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f003 0310 	and.w	r3, r3, #16
 8003990:	2b00      	cmp	r3, #0
 8003992:	d01b      	beq.n	80039cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f06f 0210 	mvn.w	r2, #16
 800399c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2208      	movs	r2, #8
 80039a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	69db      	ldr	r3, [r3, #28]
 80039aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 f860 	bl	8003a78 <HAL_TIM_IC_CaptureCallback>
 80039b8:	e005      	b.n	80039c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f000 f852 	bl	8003a64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 f863 	bl	8003a8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00c      	beq.n	80039f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	f003 0301 	and.w	r3, r3, #1
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d007      	beq.n	80039f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f06f 0201 	mvn.w	r2, #1
 80039e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f7fd fac4 	bl	8000f78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00c      	beq.n	8003a14 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d007      	beq.n	8003a14 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f000 f906 	bl	8003c20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00c      	beq.n	8003a38 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d007      	beq.n	8003a38 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 f834 	bl	8003aa0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	f003 0320 	and.w	r3, r3, #32
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00c      	beq.n	8003a5c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f003 0320 	and.w	r3, r3, #32
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d007      	beq.n	8003a5c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f06f 0220 	mvn.w	r2, #32
 8003a54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 f8d8 	bl	8003c0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a5c:	bf00      	nop
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a80:	bf00      	nop
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a94:	bf00      	nop
 8003a96:	370c      	adds	r7, #12
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003aa8:	bf00      	nop
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b085      	sub	sp, #20
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a46      	ldr	r2, [pc, #280]	@ (8003be0 <TIM_Base_SetConfig+0x12c>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d013      	beq.n	8003af4 <TIM_Base_SetConfig+0x40>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ad2:	d00f      	beq.n	8003af4 <TIM_Base_SetConfig+0x40>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a43      	ldr	r2, [pc, #268]	@ (8003be4 <TIM_Base_SetConfig+0x130>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d00b      	beq.n	8003af4 <TIM_Base_SetConfig+0x40>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a42      	ldr	r2, [pc, #264]	@ (8003be8 <TIM_Base_SetConfig+0x134>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d007      	beq.n	8003af4 <TIM_Base_SetConfig+0x40>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a41      	ldr	r2, [pc, #260]	@ (8003bec <TIM_Base_SetConfig+0x138>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d003      	beq.n	8003af4 <TIM_Base_SetConfig+0x40>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	4a40      	ldr	r2, [pc, #256]	@ (8003bf0 <TIM_Base_SetConfig+0x13c>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d108      	bne.n	8003b06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003afa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a35      	ldr	r2, [pc, #212]	@ (8003be0 <TIM_Base_SetConfig+0x12c>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d02b      	beq.n	8003b66 <TIM_Base_SetConfig+0xb2>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b14:	d027      	beq.n	8003b66 <TIM_Base_SetConfig+0xb2>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a32      	ldr	r2, [pc, #200]	@ (8003be4 <TIM_Base_SetConfig+0x130>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d023      	beq.n	8003b66 <TIM_Base_SetConfig+0xb2>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a31      	ldr	r2, [pc, #196]	@ (8003be8 <TIM_Base_SetConfig+0x134>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d01f      	beq.n	8003b66 <TIM_Base_SetConfig+0xb2>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a30      	ldr	r2, [pc, #192]	@ (8003bec <TIM_Base_SetConfig+0x138>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d01b      	beq.n	8003b66 <TIM_Base_SetConfig+0xb2>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a2f      	ldr	r2, [pc, #188]	@ (8003bf0 <TIM_Base_SetConfig+0x13c>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d017      	beq.n	8003b66 <TIM_Base_SetConfig+0xb2>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a2e      	ldr	r2, [pc, #184]	@ (8003bf4 <TIM_Base_SetConfig+0x140>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d013      	beq.n	8003b66 <TIM_Base_SetConfig+0xb2>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a2d      	ldr	r2, [pc, #180]	@ (8003bf8 <TIM_Base_SetConfig+0x144>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d00f      	beq.n	8003b66 <TIM_Base_SetConfig+0xb2>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a2c      	ldr	r2, [pc, #176]	@ (8003bfc <TIM_Base_SetConfig+0x148>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d00b      	beq.n	8003b66 <TIM_Base_SetConfig+0xb2>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a2b      	ldr	r2, [pc, #172]	@ (8003c00 <TIM_Base_SetConfig+0x14c>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d007      	beq.n	8003b66 <TIM_Base_SetConfig+0xb2>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a2a      	ldr	r2, [pc, #168]	@ (8003c04 <TIM_Base_SetConfig+0x150>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d003      	beq.n	8003b66 <TIM_Base_SetConfig+0xb2>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a29      	ldr	r2, [pc, #164]	@ (8003c08 <TIM_Base_SetConfig+0x154>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d108      	bne.n	8003b78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	68fa      	ldr	r2, [r7, #12]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	689a      	ldr	r2, [r3, #8]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a10      	ldr	r2, [pc, #64]	@ (8003be0 <TIM_Base_SetConfig+0x12c>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d003      	beq.n	8003bac <TIM_Base_SetConfig+0xf8>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a12      	ldr	r2, [pc, #72]	@ (8003bf0 <TIM_Base_SetConfig+0x13c>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d103      	bne.n	8003bb4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	691a      	ldr	r2, [r3, #16]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d105      	bne.n	8003bd2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	f023 0201 	bic.w	r2, r3, #1
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	611a      	str	r2, [r3, #16]
  }
}
 8003bd2:	bf00      	nop
 8003bd4:	3714      	adds	r7, #20
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	40010000 	.word	0x40010000
 8003be4:	40000400 	.word	0x40000400
 8003be8:	40000800 	.word	0x40000800
 8003bec:	40000c00 	.word	0x40000c00
 8003bf0:	40010400 	.word	0x40010400
 8003bf4:	40014000 	.word	0x40014000
 8003bf8:	40014400 	.word	0x40014400
 8003bfc:	40014800 	.word	0x40014800
 8003c00:	40001800 	.word	0x40001800
 8003c04:	40001c00 	.word	0x40001c00
 8003c08:	40002000 	.word	0x40002000

08003c0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c14:	bf00      	nop
 8003c16:	370c      	adds	r7, #12
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e042      	b.n	8003ccc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d106      	bne.n	8003c60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f7fd fcde 	bl	800161c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2224      	movs	r2, #36	@ 0x24
 8003c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68da      	ldr	r2, [r3, #12]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 f973 	bl	8003f64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	691a      	ldr	r2, [r3, #16]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	695a      	ldr	r2, [r3, #20]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68da      	ldr	r2, [r3, #12]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003cac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b08a      	sub	sp, #40	@ 0x28
 8003cd8:	af02      	add	r7, sp, #8
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	603b      	str	r3, [r7, #0]
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	d175      	bne.n	8003de0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d002      	beq.n	8003d00 <HAL_UART_Transmit+0x2c>
 8003cfa:	88fb      	ldrh	r3, [r7, #6]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d101      	bne.n	8003d04 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e06e      	b.n	8003de2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2221      	movs	r2, #33	@ 0x21
 8003d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d12:	f7fd fe15 	bl	8001940 <HAL_GetTick>
 8003d16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	88fa      	ldrh	r2, [r7, #6]
 8003d1c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	88fa      	ldrh	r2, [r7, #6]
 8003d22:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d2c:	d108      	bne.n	8003d40 <HAL_UART_Transmit+0x6c>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	691b      	ldr	r3, [r3, #16]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d104      	bne.n	8003d40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d36:	2300      	movs	r3, #0
 8003d38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	61bb      	str	r3, [r7, #24]
 8003d3e:	e003      	b.n	8003d48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d44:	2300      	movs	r3, #0
 8003d46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d48:	e02e      	b.n	8003da8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	9300      	str	r3, [sp, #0]
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	2200      	movs	r2, #0
 8003d52:	2180      	movs	r1, #128	@ 0x80
 8003d54:	68f8      	ldr	r0, [r7, #12]
 8003d56:	f000 f848 	bl	8003dea <UART_WaitOnFlagUntilTimeout>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d005      	beq.n	8003d6c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2220      	movs	r2, #32
 8003d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e03a      	b.n	8003de2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d10b      	bne.n	8003d8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	881b      	ldrh	r3, [r3, #0]
 8003d76:	461a      	mov	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	3302      	adds	r3, #2
 8003d86:	61bb      	str	r3, [r7, #24]
 8003d88:	e007      	b.n	8003d9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	781a      	ldrb	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	3301      	adds	r3, #1
 8003d98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1cb      	bne.n	8003d4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	9300      	str	r3, [sp, #0]
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	2200      	movs	r2, #0
 8003dba:	2140      	movs	r1, #64	@ 0x40
 8003dbc:	68f8      	ldr	r0, [r7, #12]
 8003dbe:	f000 f814 	bl	8003dea <UART_WaitOnFlagUntilTimeout>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d005      	beq.n	8003dd4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e006      	b.n	8003de2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	e000      	b.n	8003de2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003de0:	2302      	movs	r3, #2
  }
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3720      	adds	r7, #32
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}

08003dea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b086      	sub	sp, #24
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	60f8      	str	r0, [r7, #12]
 8003df2:	60b9      	str	r1, [r7, #8]
 8003df4:	603b      	str	r3, [r7, #0]
 8003df6:	4613      	mov	r3, r2
 8003df8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dfa:	e03b      	b.n	8003e74 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dfc:	6a3b      	ldr	r3, [r7, #32]
 8003dfe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e02:	d037      	beq.n	8003e74 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e04:	f7fd fd9c 	bl	8001940 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	6a3a      	ldr	r2, [r7, #32]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d302      	bcc.n	8003e1a <UART_WaitOnFlagUntilTimeout+0x30>
 8003e14:	6a3b      	ldr	r3, [r7, #32]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d101      	bne.n	8003e1e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e03a      	b.n	8003e94 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d023      	beq.n	8003e74 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	2b80      	cmp	r3, #128	@ 0x80
 8003e30:	d020      	beq.n	8003e74 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	2b40      	cmp	r3, #64	@ 0x40
 8003e36:	d01d      	beq.n	8003e74 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0308 	and.w	r3, r3, #8
 8003e42:	2b08      	cmp	r3, #8
 8003e44:	d116      	bne.n	8003e74 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003e46:	2300      	movs	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	617b      	str	r3, [r7, #20]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	617b      	str	r3, [r7, #20]
 8003e5a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 f81d 	bl	8003e9c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2208      	movs	r2, #8
 8003e66:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e00f      	b.n	8003e94 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	68ba      	ldr	r2, [r7, #8]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	bf0c      	ite	eq
 8003e84:	2301      	moveq	r3, #1
 8003e86:	2300      	movne	r3, #0
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	79fb      	ldrb	r3, [r7, #7]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d0b4      	beq.n	8003dfc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e92:	2300      	movs	r3, #0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3718      	adds	r7, #24
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b095      	sub	sp, #84	@ 0x54
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	330c      	adds	r3, #12
 8003eaa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eae:	e853 3f00 	ldrex	r3, [r3]
 8003eb2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eb6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003eba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	330c      	adds	r3, #12
 8003ec2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003ec4:	643a      	str	r2, [r7, #64]	@ 0x40
 8003ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003eca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ecc:	e841 2300 	strex	r3, r2, [r1]
 8003ed0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d1e5      	bne.n	8003ea4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	3314      	adds	r3, #20
 8003ede:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee0:	6a3b      	ldr	r3, [r7, #32]
 8003ee2:	e853 3f00 	ldrex	r3, [r3]
 8003ee6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	f023 0301 	bic.w	r3, r3, #1
 8003eee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	3314      	adds	r3, #20
 8003ef6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003ef8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003efa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003efe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f00:	e841 2300 	strex	r3, r2, [r1]
 8003f04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1e5      	bne.n	8003ed8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d119      	bne.n	8003f48 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	330c      	adds	r3, #12
 8003f1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	e853 3f00 	ldrex	r3, [r3]
 8003f22:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	f023 0310 	bic.w	r3, r3, #16
 8003f2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	330c      	adds	r3, #12
 8003f32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f34:	61ba      	str	r2, [r7, #24]
 8003f36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f38:	6979      	ldr	r1, [r7, #20]
 8003f3a:	69ba      	ldr	r2, [r7, #24]
 8003f3c:	e841 2300 	strex	r3, r2, [r1]
 8003f40:	613b      	str	r3, [r7, #16]
   return(result);
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d1e5      	bne.n	8003f14 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2220      	movs	r2, #32
 8003f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003f56:	bf00      	nop
 8003f58:	3754      	adds	r7, #84	@ 0x54
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
	...

08003f64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f68:	b0c0      	sub	sp, #256	@ 0x100
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f80:	68d9      	ldr	r1, [r3, #12]
 8003f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	ea40 0301 	orr.w	r3, r0, r1
 8003f8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f92:	689a      	ldr	r2, [r3, #8]
 8003f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	431a      	orrs	r2, r3
 8003fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa8:	69db      	ldr	r3, [r3, #28]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003fbc:	f021 010c 	bic.w	r1, r1, #12
 8003fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003fca:	430b      	orrs	r3, r1
 8003fcc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fde:	6999      	ldr	r1, [r3, #24]
 8003fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	ea40 0301 	orr.w	r3, r0, r1
 8003fea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	4b8f      	ldr	r3, [pc, #572]	@ (8004230 <UART_SetConfig+0x2cc>)
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d005      	beq.n	8004004 <UART_SetConfig+0xa0>
 8003ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	4b8d      	ldr	r3, [pc, #564]	@ (8004234 <UART_SetConfig+0x2d0>)
 8004000:	429a      	cmp	r2, r3
 8004002:	d104      	bne.n	800400e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004004:	f7fe fe60 	bl	8002cc8 <HAL_RCC_GetPCLK2Freq>
 8004008:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800400c:	e003      	b.n	8004016 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800400e:	f7fe fe47 	bl	8002ca0 <HAL_RCC_GetPCLK1Freq>
 8004012:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800401a:	69db      	ldr	r3, [r3, #28]
 800401c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004020:	f040 810c 	bne.w	800423c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004024:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004028:	2200      	movs	r2, #0
 800402a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800402e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004032:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004036:	4622      	mov	r2, r4
 8004038:	462b      	mov	r3, r5
 800403a:	1891      	adds	r1, r2, r2
 800403c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800403e:	415b      	adcs	r3, r3
 8004040:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004042:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004046:	4621      	mov	r1, r4
 8004048:	eb12 0801 	adds.w	r8, r2, r1
 800404c:	4629      	mov	r1, r5
 800404e:	eb43 0901 	adc.w	r9, r3, r1
 8004052:	f04f 0200 	mov.w	r2, #0
 8004056:	f04f 0300 	mov.w	r3, #0
 800405a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800405e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004062:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004066:	4690      	mov	r8, r2
 8004068:	4699      	mov	r9, r3
 800406a:	4623      	mov	r3, r4
 800406c:	eb18 0303 	adds.w	r3, r8, r3
 8004070:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004074:	462b      	mov	r3, r5
 8004076:	eb49 0303 	adc.w	r3, r9, r3
 800407a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800407e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800408a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800408e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004092:	460b      	mov	r3, r1
 8004094:	18db      	adds	r3, r3, r3
 8004096:	653b      	str	r3, [r7, #80]	@ 0x50
 8004098:	4613      	mov	r3, r2
 800409a:	eb42 0303 	adc.w	r3, r2, r3
 800409e:	657b      	str	r3, [r7, #84]	@ 0x54
 80040a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80040a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80040a8:	f7fc f90a 	bl	80002c0 <__aeabi_uldivmod>
 80040ac:	4602      	mov	r2, r0
 80040ae:	460b      	mov	r3, r1
 80040b0:	4b61      	ldr	r3, [pc, #388]	@ (8004238 <UART_SetConfig+0x2d4>)
 80040b2:	fba3 2302 	umull	r2, r3, r3, r2
 80040b6:	095b      	lsrs	r3, r3, #5
 80040b8:	011c      	lsls	r4, r3, #4
 80040ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040be:	2200      	movs	r2, #0
 80040c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80040c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80040c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80040cc:	4642      	mov	r2, r8
 80040ce:	464b      	mov	r3, r9
 80040d0:	1891      	adds	r1, r2, r2
 80040d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80040d4:	415b      	adcs	r3, r3
 80040d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80040dc:	4641      	mov	r1, r8
 80040de:	eb12 0a01 	adds.w	sl, r2, r1
 80040e2:	4649      	mov	r1, r9
 80040e4:	eb43 0b01 	adc.w	fp, r3, r1
 80040e8:	f04f 0200 	mov.w	r2, #0
 80040ec:	f04f 0300 	mov.w	r3, #0
 80040f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80040f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80040f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040fc:	4692      	mov	sl, r2
 80040fe:	469b      	mov	fp, r3
 8004100:	4643      	mov	r3, r8
 8004102:	eb1a 0303 	adds.w	r3, sl, r3
 8004106:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800410a:	464b      	mov	r3, r9
 800410c:	eb4b 0303 	adc.w	r3, fp, r3
 8004110:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004120:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004124:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004128:	460b      	mov	r3, r1
 800412a:	18db      	adds	r3, r3, r3
 800412c:	643b      	str	r3, [r7, #64]	@ 0x40
 800412e:	4613      	mov	r3, r2
 8004130:	eb42 0303 	adc.w	r3, r2, r3
 8004134:	647b      	str	r3, [r7, #68]	@ 0x44
 8004136:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800413a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800413e:	f7fc f8bf 	bl	80002c0 <__aeabi_uldivmod>
 8004142:	4602      	mov	r2, r0
 8004144:	460b      	mov	r3, r1
 8004146:	4611      	mov	r1, r2
 8004148:	4b3b      	ldr	r3, [pc, #236]	@ (8004238 <UART_SetConfig+0x2d4>)
 800414a:	fba3 2301 	umull	r2, r3, r3, r1
 800414e:	095b      	lsrs	r3, r3, #5
 8004150:	2264      	movs	r2, #100	@ 0x64
 8004152:	fb02 f303 	mul.w	r3, r2, r3
 8004156:	1acb      	subs	r3, r1, r3
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800415e:	4b36      	ldr	r3, [pc, #216]	@ (8004238 <UART_SetConfig+0x2d4>)
 8004160:	fba3 2302 	umull	r2, r3, r3, r2
 8004164:	095b      	lsrs	r3, r3, #5
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800416c:	441c      	add	r4, r3
 800416e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004172:	2200      	movs	r2, #0
 8004174:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004178:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800417c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004180:	4642      	mov	r2, r8
 8004182:	464b      	mov	r3, r9
 8004184:	1891      	adds	r1, r2, r2
 8004186:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004188:	415b      	adcs	r3, r3
 800418a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800418c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004190:	4641      	mov	r1, r8
 8004192:	1851      	adds	r1, r2, r1
 8004194:	6339      	str	r1, [r7, #48]	@ 0x30
 8004196:	4649      	mov	r1, r9
 8004198:	414b      	adcs	r3, r1
 800419a:	637b      	str	r3, [r7, #52]	@ 0x34
 800419c:	f04f 0200 	mov.w	r2, #0
 80041a0:	f04f 0300 	mov.w	r3, #0
 80041a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80041a8:	4659      	mov	r1, fp
 80041aa:	00cb      	lsls	r3, r1, #3
 80041ac:	4651      	mov	r1, sl
 80041ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041b2:	4651      	mov	r1, sl
 80041b4:	00ca      	lsls	r2, r1, #3
 80041b6:	4610      	mov	r0, r2
 80041b8:	4619      	mov	r1, r3
 80041ba:	4603      	mov	r3, r0
 80041bc:	4642      	mov	r2, r8
 80041be:	189b      	adds	r3, r3, r2
 80041c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041c4:	464b      	mov	r3, r9
 80041c6:	460a      	mov	r2, r1
 80041c8:	eb42 0303 	adc.w	r3, r2, r3
 80041cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80041dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80041e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80041e4:	460b      	mov	r3, r1
 80041e6:	18db      	adds	r3, r3, r3
 80041e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041ea:	4613      	mov	r3, r2
 80041ec:	eb42 0303 	adc.w	r3, r2, r3
 80041f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80041f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80041fa:	f7fc f861 	bl	80002c0 <__aeabi_uldivmod>
 80041fe:	4602      	mov	r2, r0
 8004200:	460b      	mov	r3, r1
 8004202:	4b0d      	ldr	r3, [pc, #52]	@ (8004238 <UART_SetConfig+0x2d4>)
 8004204:	fba3 1302 	umull	r1, r3, r3, r2
 8004208:	095b      	lsrs	r3, r3, #5
 800420a:	2164      	movs	r1, #100	@ 0x64
 800420c:	fb01 f303 	mul.w	r3, r1, r3
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	3332      	adds	r3, #50	@ 0x32
 8004216:	4a08      	ldr	r2, [pc, #32]	@ (8004238 <UART_SetConfig+0x2d4>)
 8004218:	fba2 2303 	umull	r2, r3, r2, r3
 800421c:	095b      	lsrs	r3, r3, #5
 800421e:	f003 0207 	and.w	r2, r3, #7
 8004222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4422      	add	r2, r4
 800422a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800422c:	e106      	b.n	800443c <UART_SetConfig+0x4d8>
 800422e:	bf00      	nop
 8004230:	40011000 	.word	0x40011000
 8004234:	40011400 	.word	0x40011400
 8004238:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800423c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004240:	2200      	movs	r2, #0
 8004242:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004246:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800424a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800424e:	4642      	mov	r2, r8
 8004250:	464b      	mov	r3, r9
 8004252:	1891      	adds	r1, r2, r2
 8004254:	6239      	str	r1, [r7, #32]
 8004256:	415b      	adcs	r3, r3
 8004258:	627b      	str	r3, [r7, #36]	@ 0x24
 800425a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800425e:	4641      	mov	r1, r8
 8004260:	1854      	adds	r4, r2, r1
 8004262:	4649      	mov	r1, r9
 8004264:	eb43 0501 	adc.w	r5, r3, r1
 8004268:	f04f 0200 	mov.w	r2, #0
 800426c:	f04f 0300 	mov.w	r3, #0
 8004270:	00eb      	lsls	r3, r5, #3
 8004272:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004276:	00e2      	lsls	r2, r4, #3
 8004278:	4614      	mov	r4, r2
 800427a:	461d      	mov	r5, r3
 800427c:	4643      	mov	r3, r8
 800427e:	18e3      	adds	r3, r4, r3
 8004280:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004284:	464b      	mov	r3, r9
 8004286:	eb45 0303 	adc.w	r3, r5, r3
 800428a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800428e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800429a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800429e:	f04f 0200 	mov.w	r2, #0
 80042a2:	f04f 0300 	mov.w	r3, #0
 80042a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80042aa:	4629      	mov	r1, r5
 80042ac:	008b      	lsls	r3, r1, #2
 80042ae:	4621      	mov	r1, r4
 80042b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042b4:	4621      	mov	r1, r4
 80042b6:	008a      	lsls	r2, r1, #2
 80042b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80042bc:	f7fc f800 	bl	80002c0 <__aeabi_uldivmod>
 80042c0:	4602      	mov	r2, r0
 80042c2:	460b      	mov	r3, r1
 80042c4:	4b60      	ldr	r3, [pc, #384]	@ (8004448 <UART_SetConfig+0x4e4>)
 80042c6:	fba3 2302 	umull	r2, r3, r3, r2
 80042ca:	095b      	lsrs	r3, r3, #5
 80042cc:	011c      	lsls	r4, r3, #4
 80042ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042d2:	2200      	movs	r2, #0
 80042d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80042dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80042e0:	4642      	mov	r2, r8
 80042e2:	464b      	mov	r3, r9
 80042e4:	1891      	adds	r1, r2, r2
 80042e6:	61b9      	str	r1, [r7, #24]
 80042e8:	415b      	adcs	r3, r3
 80042ea:	61fb      	str	r3, [r7, #28]
 80042ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042f0:	4641      	mov	r1, r8
 80042f2:	1851      	adds	r1, r2, r1
 80042f4:	6139      	str	r1, [r7, #16]
 80042f6:	4649      	mov	r1, r9
 80042f8:	414b      	adcs	r3, r1
 80042fa:	617b      	str	r3, [r7, #20]
 80042fc:	f04f 0200 	mov.w	r2, #0
 8004300:	f04f 0300 	mov.w	r3, #0
 8004304:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004308:	4659      	mov	r1, fp
 800430a:	00cb      	lsls	r3, r1, #3
 800430c:	4651      	mov	r1, sl
 800430e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004312:	4651      	mov	r1, sl
 8004314:	00ca      	lsls	r2, r1, #3
 8004316:	4610      	mov	r0, r2
 8004318:	4619      	mov	r1, r3
 800431a:	4603      	mov	r3, r0
 800431c:	4642      	mov	r2, r8
 800431e:	189b      	adds	r3, r3, r2
 8004320:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004324:	464b      	mov	r3, r9
 8004326:	460a      	mov	r2, r1
 8004328:	eb42 0303 	adc.w	r3, r2, r3
 800432c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	67bb      	str	r3, [r7, #120]	@ 0x78
 800433a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800433c:	f04f 0200 	mov.w	r2, #0
 8004340:	f04f 0300 	mov.w	r3, #0
 8004344:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004348:	4649      	mov	r1, r9
 800434a:	008b      	lsls	r3, r1, #2
 800434c:	4641      	mov	r1, r8
 800434e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004352:	4641      	mov	r1, r8
 8004354:	008a      	lsls	r2, r1, #2
 8004356:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800435a:	f7fb ffb1 	bl	80002c0 <__aeabi_uldivmod>
 800435e:	4602      	mov	r2, r0
 8004360:	460b      	mov	r3, r1
 8004362:	4611      	mov	r1, r2
 8004364:	4b38      	ldr	r3, [pc, #224]	@ (8004448 <UART_SetConfig+0x4e4>)
 8004366:	fba3 2301 	umull	r2, r3, r3, r1
 800436a:	095b      	lsrs	r3, r3, #5
 800436c:	2264      	movs	r2, #100	@ 0x64
 800436e:	fb02 f303 	mul.w	r3, r2, r3
 8004372:	1acb      	subs	r3, r1, r3
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	3332      	adds	r3, #50	@ 0x32
 8004378:	4a33      	ldr	r2, [pc, #204]	@ (8004448 <UART_SetConfig+0x4e4>)
 800437a:	fba2 2303 	umull	r2, r3, r2, r3
 800437e:	095b      	lsrs	r3, r3, #5
 8004380:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004384:	441c      	add	r4, r3
 8004386:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800438a:	2200      	movs	r2, #0
 800438c:	673b      	str	r3, [r7, #112]	@ 0x70
 800438e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004390:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004394:	4642      	mov	r2, r8
 8004396:	464b      	mov	r3, r9
 8004398:	1891      	adds	r1, r2, r2
 800439a:	60b9      	str	r1, [r7, #8]
 800439c:	415b      	adcs	r3, r3
 800439e:	60fb      	str	r3, [r7, #12]
 80043a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80043a4:	4641      	mov	r1, r8
 80043a6:	1851      	adds	r1, r2, r1
 80043a8:	6039      	str	r1, [r7, #0]
 80043aa:	4649      	mov	r1, r9
 80043ac:	414b      	adcs	r3, r1
 80043ae:	607b      	str	r3, [r7, #4]
 80043b0:	f04f 0200 	mov.w	r2, #0
 80043b4:	f04f 0300 	mov.w	r3, #0
 80043b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80043bc:	4659      	mov	r1, fp
 80043be:	00cb      	lsls	r3, r1, #3
 80043c0:	4651      	mov	r1, sl
 80043c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043c6:	4651      	mov	r1, sl
 80043c8:	00ca      	lsls	r2, r1, #3
 80043ca:	4610      	mov	r0, r2
 80043cc:	4619      	mov	r1, r3
 80043ce:	4603      	mov	r3, r0
 80043d0:	4642      	mov	r2, r8
 80043d2:	189b      	adds	r3, r3, r2
 80043d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043d6:	464b      	mov	r3, r9
 80043d8:	460a      	mov	r2, r1
 80043da:	eb42 0303 	adc.w	r3, r2, r3
 80043de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80043ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80043ec:	f04f 0200 	mov.w	r2, #0
 80043f0:	f04f 0300 	mov.w	r3, #0
 80043f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80043f8:	4649      	mov	r1, r9
 80043fa:	008b      	lsls	r3, r1, #2
 80043fc:	4641      	mov	r1, r8
 80043fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004402:	4641      	mov	r1, r8
 8004404:	008a      	lsls	r2, r1, #2
 8004406:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800440a:	f7fb ff59 	bl	80002c0 <__aeabi_uldivmod>
 800440e:	4602      	mov	r2, r0
 8004410:	460b      	mov	r3, r1
 8004412:	4b0d      	ldr	r3, [pc, #52]	@ (8004448 <UART_SetConfig+0x4e4>)
 8004414:	fba3 1302 	umull	r1, r3, r3, r2
 8004418:	095b      	lsrs	r3, r3, #5
 800441a:	2164      	movs	r1, #100	@ 0x64
 800441c:	fb01 f303 	mul.w	r3, r1, r3
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	011b      	lsls	r3, r3, #4
 8004424:	3332      	adds	r3, #50	@ 0x32
 8004426:	4a08      	ldr	r2, [pc, #32]	@ (8004448 <UART_SetConfig+0x4e4>)
 8004428:	fba2 2303 	umull	r2, r3, r2, r3
 800442c:	095b      	lsrs	r3, r3, #5
 800442e:	f003 020f 	and.w	r2, r3, #15
 8004432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4422      	add	r2, r4
 800443a:	609a      	str	r2, [r3, #8]
}
 800443c:	bf00      	nop
 800443e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004442:	46bd      	mov	sp, r7
 8004444:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004448:	51eb851f 	.word	0x51eb851f

0800444c <__NVIC_SetPriority>:
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	4603      	mov	r3, r0
 8004454:	6039      	str	r1, [r7, #0]
 8004456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800445c:	2b00      	cmp	r3, #0
 800445e:	db0a      	blt.n	8004476 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	b2da      	uxtb	r2, r3
 8004464:	490c      	ldr	r1, [pc, #48]	@ (8004498 <__NVIC_SetPriority+0x4c>)
 8004466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800446a:	0112      	lsls	r2, r2, #4
 800446c:	b2d2      	uxtb	r2, r2
 800446e:	440b      	add	r3, r1
 8004470:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004474:	e00a      	b.n	800448c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	b2da      	uxtb	r2, r3
 800447a:	4908      	ldr	r1, [pc, #32]	@ (800449c <__NVIC_SetPriority+0x50>)
 800447c:	79fb      	ldrb	r3, [r7, #7]
 800447e:	f003 030f 	and.w	r3, r3, #15
 8004482:	3b04      	subs	r3, #4
 8004484:	0112      	lsls	r2, r2, #4
 8004486:	b2d2      	uxtb	r2, r2
 8004488:	440b      	add	r3, r1
 800448a:	761a      	strb	r2, [r3, #24]
}
 800448c:	bf00      	nop
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr
 8004498:	e000e100 	.word	0xe000e100
 800449c:	e000ed00 	.word	0xe000ed00

080044a0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80044a0:	b580      	push	{r7, lr}
 80044a2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80044a4:	4b05      	ldr	r3, [pc, #20]	@ (80044bc <SysTick_Handler+0x1c>)
 80044a6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80044a8:	f001 fd18 	bl	8005edc <xTaskGetSchedulerState>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d001      	beq.n	80044b6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80044b2:	f002 fb11 	bl	8006ad8 <xPortSysTickHandler>
  }
}
 80044b6:	bf00      	nop
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	e000e010 	.word	0xe000e010

080044c0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80044c0:	b580      	push	{r7, lr}
 80044c2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80044c4:	2100      	movs	r1, #0
 80044c6:	f06f 0004 	mvn.w	r0, #4
 80044ca:	f7ff ffbf 	bl	800444c <__NVIC_SetPriority>
#endif
}
 80044ce:	bf00      	nop
 80044d0:	bd80      	pop	{r7, pc}
	...

080044d4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044da:	f3ef 8305 	mrs	r3, IPSR
 80044de:	603b      	str	r3, [r7, #0]
  return(result);
 80044e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80044e6:	f06f 0305 	mvn.w	r3, #5
 80044ea:	607b      	str	r3, [r7, #4]
 80044ec:	e00c      	b.n	8004508 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80044ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004518 <osKernelInitialize+0x44>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d105      	bne.n	8004502 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80044f6:	4b08      	ldr	r3, [pc, #32]	@ (8004518 <osKernelInitialize+0x44>)
 80044f8:	2201      	movs	r2, #1
 80044fa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80044fc:	2300      	movs	r3, #0
 80044fe:	607b      	str	r3, [r7, #4]
 8004500:	e002      	b.n	8004508 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004502:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004506:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004508:	687b      	ldr	r3, [r7, #4]
}
 800450a:	4618      	mov	r0, r3
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	200005b0 	.word	0x200005b0

0800451c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004522:	f3ef 8305 	mrs	r3, IPSR
 8004526:	603b      	str	r3, [r7, #0]
  return(result);
 8004528:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <osKernelStart+0x1a>
    stat = osErrorISR;
 800452e:	f06f 0305 	mvn.w	r3, #5
 8004532:	607b      	str	r3, [r7, #4]
 8004534:	e010      	b.n	8004558 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004536:	4b0b      	ldr	r3, [pc, #44]	@ (8004564 <osKernelStart+0x48>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d109      	bne.n	8004552 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800453e:	f7ff ffbf 	bl	80044c0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004542:	4b08      	ldr	r3, [pc, #32]	@ (8004564 <osKernelStart+0x48>)
 8004544:	2202      	movs	r2, #2
 8004546:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004548:	f001 f87a 	bl	8005640 <vTaskStartScheduler>
      stat = osOK;
 800454c:	2300      	movs	r3, #0
 800454e:	607b      	str	r3, [r7, #4]
 8004550:	e002      	b.n	8004558 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004552:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004556:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004558:	687b      	ldr	r3, [r7, #4]
}
 800455a:	4618      	mov	r0, r3
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	200005b0 	.word	0x200005b0

08004568 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004568:	b580      	push	{r7, lr}
 800456a:	b08e      	sub	sp, #56	@ 0x38
 800456c:	af04      	add	r7, sp, #16
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004574:	2300      	movs	r3, #0
 8004576:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004578:	f3ef 8305 	mrs	r3, IPSR
 800457c:	617b      	str	r3, [r7, #20]
  return(result);
 800457e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004580:	2b00      	cmp	r3, #0
 8004582:	d17e      	bne.n	8004682 <osThreadNew+0x11a>
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d07b      	beq.n	8004682 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800458a:	2380      	movs	r3, #128	@ 0x80
 800458c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800458e:	2318      	movs	r3, #24
 8004590:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004592:	2300      	movs	r3, #0
 8004594:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004596:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800459a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d045      	beq.n	800462e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <osThreadNew+0x48>
        name = attr->name;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	699b      	ldr	r3, [r3, #24]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d002      	beq.n	80045be <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d008      	beq.n	80045d6 <osThreadNew+0x6e>
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	2b38      	cmp	r3, #56	@ 0x38
 80045c8:	d805      	bhi.n	80045d6 <osThreadNew+0x6e>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d001      	beq.n	80045da <osThreadNew+0x72>
        return (NULL);
 80045d6:	2300      	movs	r3, #0
 80045d8:	e054      	b.n	8004684 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	089b      	lsrs	r3, r3, #2
 80045e8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00e      	beq.n	8004610 <osThreadNew+0xa8>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	2b5b      	cmp	r3, #91	@ 0x5b
 80045f8:	d90a      	bls.n	8004610 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d006      	beq.n	8004610 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d002      	beq.n	8004610 <osThreadNew+0xa8>
        mem = 1;
 800460a:	2301      	movs	r3, #1
 800460c:	61bb      	str	r3, [r7, #24]
 800460e:	e010      	b.n	8004632 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10c      	bne.n	8004632 <osThreadNew+0xca>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d108      	bne.n	8004632 <osThreadNew+0xca>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d104      	bne.n	8004632 <osThreadNew+0xca>
          mem = 0;
 8004628:	2300      	movs	r3, #0
 800462a:	61bb      	str	r3, [r7, #24]
 800462c:	e001      	b.n	8004632 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800462e:	2300      	movs	r3, #0
 8004630:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d110      	bne.n	800465a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004640:	9202      	str	r2, [sp, #8]
 8004642:	9301      	str	r3, [sp, #4]
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	9300      	str	r3, [sp, #0]
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	6a3a      	ldr	r2, [r7, #32]
 800464c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800464e:	68f8      	ldr	r0, [r7, #12]
 8004650:	f000 fe1a 	bl	8005288 <xTaskCreateStatic>
 8004654:	4603      	mov	r3, r0
 8004656:	613b      	str	r3, [r7, #16]
 8004658:	e013      	b.n	8004682 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d110      	bne.n	8004682 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004660:	6a3b      	ldr	r3, [r7, #32]
 8004662:	b29a      	uxth	r2, r3
 8004664:	f107 0310 	add.w	r3, r7, #16
 8004668:	9301      	str	r3, [sp, #4]
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	9300      	str	r3, [sp, #0]
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 fe68 	bl	8005348 <xTaskCreate>
 8004678:	4603      	mov	r3, r0
 800467a:	2b01      	cmp	r3, #1
 800467c:	d001      	beq.n	8004682 <osThreadNew+0x11a>
            hTask = NULL;
 800467e:	2300      	movs	r3, #0
 8004680:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004682:	693b      	ldr	r3, [r7, #16]
}
 8004684:	4618      	mov	r0, r3
 8004686:	3728      	adds	r7, #40	@ 0x28
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004694:	f3ef 8305 	mrs	r3, IPSR
 8004698:	60bb      	str	r3, [r7, #8]
  return(result);
 800469a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800469c:	2b00      	cmp	r3, #0
 800469e:	d003      	beq.n	80046a8 <osDelay+0x1c>
    stat = osErrorISR;
 80046a0:	f06f 0305 	mvn.w	r3, #5
 80046a4:	60fb      	str	r3, [r7, #12]
 80046a6:	e007      	b.n	80046b8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80046a8:	2300      	movs	r3, #0
 80046aa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d002      	beq.n	80046b8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 ff8e 	bl	80055d4 <vTaskDelay>
    }
  }

  return (stat);
 80046b8:	68fb      	ldr	r3, [r7, #12]
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
	...

080046c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	4a07      	ldr	r2, [pc, #28]	@ (80046f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80046d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	4a06      	ldr	r2, [pc, #24]	@ (80046f4 <vApplicationGetIdleTaskMemory+0x30>)
 80046da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2280      	movs	r2, #128	@ 0x80
 80046e0:	601a      	str	r2, [r3, #0]
}
 80046e2:	bf00      	nop
 80046e4:	3714      	adds	r7, #20
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	200005b4 	.word	0x200005b4
 80046f4:	20000610 	.word	0x20000610

080046f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	4a07      	ldr	r2, [pc, #28]	@ (8004724 <vApplicationGetTimerTaskMemory+0x2c>)
 8004708:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	4a06      	ldr	r2, [pc, #24]	@ (8004728 <vApplicationGetTimerTaskMemory+0x30>)
 800470e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004716:	601a      	str	r2, [r3, #0]
}
 8004718:	bf00      	nop
 800471a:	3714      	adds	r7, #20
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr
 8004724:	20000810 	.word	0x20000810
 8004728:	2000086c 	.word	0x2000086c

0800472c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f103 0208 	add.w	r2, r3, #8
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004744:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f103 0208 	add.w	r2, r3, #8
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f103 0208 	add.w	r2, r3, #8
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800477a:	bf00      	nop
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004786:	b480      	push	{r7}
 8004788:	b085      	sub	sp, #20
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
 800478e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	689a      	ldr	r2, [r3, #8]
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	683a      	ldr	r2, [r7, #0]
 80047b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	1c5a      	adds	r2, r3, #1
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	601a      	str	r2, [r3, #0]
}
 80047c2:	bf00      	nop
 80047c4:	3714      	adds	r7, #20
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr

080047ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047ce:	b480      	push	{r7}
 80047d0:	b085      	sub	sp, #20
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
 80047d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047e4:	d103      	bne.n	80047ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	60fb      	str	r3, [r7, #12]
 80047ec:	e00c      	b.n	8004808 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	3308      	adds	r3, #8
 80047f2:	60fb      	str	r3, [r7, #12]
 80047f4:	e002      	b.n	80047fc <vListInsert+0x2e>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	60fb      	str	r3, [r7, #12]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68ba      	ldr	r2, [r7, #8]
 8004804:	429a      	cmp	r2, r3
 8004806:	d2f6      	bcs.n	80047f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	685a      	ldr	r2, [r3, #4]
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	68fa      	ldr	r2, [r7, #12]
 800481c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	1c5a      	adds	r2, r3, #1
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	601a      	str	r2, [r3, #0]
}
 8004834:	bf00      	nop
 8004836:	3714      	adds	r7, #20
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	691b      	ldr	r3, [r3, #16]
 800484c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	6892      	ldr	r2, [r2, #8]
 8004856:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	6852      	ldr	r2, [r2, #4]
 8004860:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	429a      	cmp	r2, r3
 800486a:	d103      	bne.n	8004874 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	1e5a      	subs	r2, r3, #1
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
}
 8004888:	4618      	mov	r0, r3
 800488a:	3714      	adds	r7, #20
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10b      	bne.n	80048c0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80048a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ac:	f383 8811 	msr	BASEPRI, r3
 80048b0:	f3bf 8f6f 	isb	sy
 80048b4:	f3bf 8f4f 	dsb	sy
 80048b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80048ba:	bf00      	nop
 80048bc:	bf00      	nop
 80048be:	e7fd      	b.n	80048bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80048c0:	f002 f87a 	bl	80069b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048cc:	68f9      	ldr	r1, [r7, #12]
 80048ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80048d0:	fb01 f303 	mul.w	r3, r1, r3
 80048d4:	441a      	add	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2200      	movs	r2, #0
 80048de:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f0:	3b01      	subs	r3, #1
 80048f2:	68f9      	ldr	r1, [r7, #12]
 80048f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80048f6:	fb01 f303 	mul.w	r3, r1, r3
 80048fa:	441a      	add	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	22ff      	movs	r2, #255	@ 0xff
 8004904:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	22ff      	movs	r2, #255	@ 0xff
 800490c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d114      	bne.n	8004940 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d01a      	beq.n	8004954 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	3310      	adds	r3, #16
 8004922:	4618      	mov	r0, r3
 8004924:	f001 f91a 	bl	8005b5c <xTaskRemoveFromEventList>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d012      	beq.n	8004954 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800492e:	4b0d      	ldr	r3, [pc, #52]	@ (8004964 <xQueueGenericReset+0xd0>)
 8004930:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004934:	601a      	str	r2, [r3, #0]
 8004936:	f3bf 8f4f 	dsb	sy
 800493a:	f3bf 8f6f 	isb	sy
 800493e:	e009      	b.n	8004954 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	3310      	adds	r3, #16
 8004944:	4618      	mov	r0, r3
 8004946:	f7ff fef1 	bl	800472c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	3324      	adds	r3, #36	@ 0x24
 800494e:	4618      	mov	r0, r3
 8004950:	f7ff feec 	bl	800472c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004954:	f002 f862 	bl	8006a1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004958:	2301      	movs	r3, #1
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	e000ed04 	.word	0xe000ed04

08004968 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004968:	b580      	push	{r7, lr}
 800496a:	b08e      	sub	sp, #56	@ 0x38
 800496c:	af02      	add	r7, sp, #8
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
 8004974:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d10b      	bne.n	8004994 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800497c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004980:	f383 8811 	msr	BASEPRI, r3
 8004984:	f3bf 8f6f 	isb	sy
 8004988:	f3bf 8f4f 	dsb	sy
 800498c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800498e:	bf00      	nop
 8004990:	bf00      	nop
 8004992:	e7fd      	b.n	8004990 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d10b      	bne.n	80049b2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800499a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800499e:	f383 8811 	msr	BASEPRI, r3
 80049a2:	f3bf 8f6f 	isb	sy
 80049a6:	f3bf 8f4f 	dsb	sy
 80049aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80049ac:	bf00      	nop
 80049ae:	bf00      	nop
 80049b0:	e7fd      	b.n	80049ae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d002      	beq.n	80049be <xQueueGenericCreateStatic+0x56>
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <xQueueGenericCreateStatic+0x5a>
 80049be:	2301      	movs	r3, #1
 80049c0:	e000      	b.n	80049c4 <xQueueGenericCreateStatic+0x5c>
 80049c2:	2300      	movs	r3, #0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d10b      	bne.n	80049e0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80049c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049cc:	f383 8811 	msr	BASEPRI, r3
 80049d0:	f3bf 8f6f 	isb	sy
 80049d4:	f3bf 8f4f 	dsb	sy
 80049d8:	623b      	str	r3, [r7, #32]
}
 80049da:	bf00      	nop
 80049dc:	bf00      	nop
 80049de:	e7fd      	b.n	80049dc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d102      	bne.n	80049ec <xQueueGenericCreateStatic+0x84>
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d101      	bne.n	80049f0 <xQueueGenericCreateStatic+0x88>
 80049ec:	2301      	movs	r3, #1
 80049ee:	e000      	b.n	80049f2 <xQueueGenericCreateStatic+0x8a>
 80049f0:	2300      	movs	r3, #0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d10b      	bne.n	8004a0e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80049f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049fa:	f383 8811 	msr	BASEPRI, r3
 80049fe:	f3bf 8f6f 	isb	sy
 8004a02:	f3bf 8f4f 	dsb	sy
 8004a06:	61fb      	str	r3, [r7, #28]
}
 8004a08:	bf00      	nop
 8004a0a:	bf00      	nop
 8004a0c:	e7fd      	b.n	8004a0a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004a0e:	2350      	movs	r3, #80	@ 0x50
 8004a10:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	2b50      	cmp	r3, #80	@ 0x50
 8004a16:	d00b      	beq.n	8004a30 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a1c:	f383 8811 	msr	BASEPRI, r3
 8004a20:	f3bf 8f6f 	isb	sy
 8004a24:	f3bf 8f4f 	dsb	sy
 8004a28:	61bb      	str	r3, [r7, #24]
}
 8004a2a:	bf00      	nop
 8004a2c:	bf00      	nop
 8004a2e:	e7fd      	b.n	8004a2c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004a30:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00d      	beq.n	8004a58 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004a44:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a4a:	9300      	str	r3, [sp, #0]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	68b9      	ldr	r1, [r7, #8]
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	f000 f805 	bl	8004a62 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3730      	adds	r7, #48	@ 0x30
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b084      	sub	sp, #16
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	60f8      	str	r0, [r7, #12]
 8004a6a:	60b9      	str	r1, [r7, #8]
 8004a6c:	607a      	str	r2, [r7, #4]
 8004a6e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d103      	bne.n	8004a7e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	69ba      	ldr	r2, [r7, #24]
 8004a7a:	601a      	str	r2, [r3, #0]
 8004a7c:	e002      	b.n	8004a84 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004a90:	2101      	movs	r1, #1
 8004a92:	69b8      	ldr	r0, [r7, #24]
 8004a94:	f7ff fefe 	bl	8004894 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	78fa      	ldrb	r2, [r7, #3]
 8004a9c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004aa0:	bf00      	nop
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b08e      	sub	sp, #56	@ 0x38
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
 8004ab4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d10b      	bne.n	8004adc <xQueueGenericSend+0x34>
	__asm volatile
 8004ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ac8:	f383 8811 	msr	BASEPRI, r3
 8004acc:	f3bf 8f6f 	isb	sy
 8004ad0:	f3bf 8f4f 	dsb	sy
 8004ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ad6:	bf00      	nop
 8004ad8:	bf00      	nop
 8004ada:	e7fd      	b.n	8004ad8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d103      	bne.n	8004aea <xQueueGenericSend+0x42>
 8004ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d101      	bne.n	8004aee <xQueueGenericSend+0x46>
 8004aea:	2301      	movs	r3, #1
 8004aec:	e000      	b.n	8004af0 <xQueueGenericSend+0x48>
 8004aee:	2300      	movs	r3, #0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10b      	bne.n	8004b0c <xQueueGenericSend+0x64>
	__asm volatile
 8004af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af8:	f383 8811 	msr	BASEPRI, r3
 8004afc:	f3bf 8f6f 	isb	sy
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b06:	bf00      	nop
 8004b08:	bf00      	nop
 8004b0a:	e7fd      	b.n	8004b08 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d103      	bne.n	8004b1a <xQueueGenericSend+0x72>
 8004b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d101      	bne.n	8004b1e <xQueueGenericSend+0x76>
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e000      	b.n	8004b20 <xQueueGenericSend+0x78>
 8004b1e:	2300      	movs	r3, #0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10b      	bne.n	8004b3c <xQueueGenericSend+0x94>
	__asm volatile
 8004b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b28:	f383 8811 	msr	BASEPRI, r3
 8004b2c:	f3bf 8f6f 	isb	sy
 8004b30:	f3bf 8f4f 	dsb	sy
 8004b34:	623b      	str	r3, [r7, #32]
}
 8004b36:	bf00      	nop
 8004b38:	bf00      	nop
 8004b3a:	e7fd      	b.n	8004b38 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b3c:	f001 f9ce 	bl	8005edc <xTaskGetSchedulerState>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d102      	bne.n	8004b4c <xQueueGenericSend+0xa4>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d101      	bne.n	8004b50 <xQueueGenericSend+0xa8>
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e000      	b.n	8004b52 <xQueueGenericSend+0xaa>
 8004b50:	2300      	movs	r3, #0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10b      	bne.n	8004b6e <xQueueGenericSend+0xc6>
	__asm volatile
 8004b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b5a:	f383 8811 	msr	BASEPRI, r3
 8004b5e:	f3bf 8f6f 	isb	sy
 8004b62:	f3bf 8f4f 	dsb	sy
 8004b66:	61fb      	str	r3, [r7, #28]
}
 8004b68:	bf00      	nop
 8004b6a:	bf00      	nop
 8004b6c:	e7fd      	b.n	8004b6a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b6e:	f001 ff23 	bl	80069b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d302      	bcc.n	8004b84 <xQueueGenericSend+0xdc>
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d129      	bne.n	8004bd8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b84:	683a      	ldr	r2, [r7, #0]
 8004b86:	68b9      	ldr	r1, [r7, #8]
 8004b88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b8a:	f000 fa0f 	bl	8004fac <prvCopyDataToQueue>
 8004b8e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d010      	beq.n	8004bba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b9a:	3324      	adds	r3, #36	@ 0x24
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f000 ffdd 	bl	8005b5c <xTaskRemoveFromEventList>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d013      	beq.n	8004bd0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004ba8:	4b3f      	ldr	r3, [pc, #252]	@ (8004ca8 <xQueueGenericSend+0x200>)
 8004baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bae:	601a      	str	r2, [r3, #0]
 8004bb0:	f3bf 8f4f 	dsb	sy
 8004bb4:	f3bf 8f6f 	isb	sy
 8004bb8:	e00a      	b.n	8004bd0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d007      	beq.n	8004bd0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004bc0:	4b39      	ldr	r3, [pc, #228]	@ (8004ca8 <xQueueGenericSend+0x200>)
 8004bc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bc6:	601a      	str	r2, [r3, #0]
 8004bc8:	f3bf 8f4f 	dsb	sy
 8004bcc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004bd0:	f001 ff24 	bl	8006a1c <vPortExitCritical>
				return pdPASS;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e063      	b.n	8004ca0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d103      	bne.n	8004be6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004bde:	f001 ff1d 	bl	8006a1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004be2:	2300      	movs	r3, #0
 8004be4:	e05c      	b.n	8004ca0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d106      	bne.n	8004bfa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004bec:	f107 0314 	add.w	r3, r7, #20
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f001 f817 	bl	8005c24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004bfa:	f001 ff0f 	bl	8006a1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004bfe:	f000 fd87 	bl	8005710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c02:	f001 fed9 	bl	80069b8 <vPortEnterCritical>
 8004c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c0c:	b25b      	sxtb	r3, r3
 8004c0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c12:	d103      	bne.n	8004c1c <xQueueGenericSend+0x174>
 8004c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c22:	b25b      	sxtb	r3, r3
 8004c24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c28:	d103      	bne.n	8004c32 <xQueueGenericSend+0x18a>
 8004c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c32:	f001 fef3 	bl	8006a1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c36:	1d3a      	adds	r2, r7, #4
 8004c38:	f107 0314 	add.w	r3, r7, #20
 8004c3c:	4611      	mov	r1, r2
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f001 f806 	bl	8005c50 <xTaskCheckForTimeOut>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d124      	bne.n	8004c94 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004c4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c4c:	f000 faa6 	bl	800519c <prvIsQueueFull>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d018      	beq.n	8004c88 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c58:	3310      	adds	r3, #16
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	4611      	mov	r1, r2
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f000 ff2a 	bl	8005ab8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004c64:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c66:	f000 fa31 	bl	80050cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004c6a:	f000 fd5f 	bl	800572c <xTaskResumeAll>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f47f af7c 	bne.w	8004b6e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004c76:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca8 <xQueueGenericSend+0x200>)
 8004c78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	e772      	b.n	8004b6e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004c88:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c8a:	f000 fa1f 	bl	80050cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c8e:	f000 fd4d 	bl	800572c <xTaskResumeAll>
 8004c92:	e76c      	b.n	8004b6e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004c94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c96:	f000 fa19 	bl	80050cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c9a:	f000 fd47 	bl	800572c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004c9e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3738      	adds	r7, #56	@ 0x38
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	e000ed04 	.word	0xe000ed04

08004cac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b090      	sub	sp, #64	@ 0x40
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	607a      	str	r2, [r7, #4]
 8004cb8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d10b      	bne.n	8004cdc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc8:	f383 8811 	msr	BASEPRI, r3
 8004ccc:	f3bf 8f6f 	isb	sy
 8004cd0:	f3bf 8f4f 	dsb	sy
 8004cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004cd6:	bf00      	nop
 8004cd8:	bf00      	nop
 8004cda:	e7fd      	b.n	8004cd8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d103      	bne.n	8004cea <xQueueGenericSendFromISR+0x3e>
 8004ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <xQueueGenericSendFromISR+0x42>
 8004cea:	2301      	movs	r3, #1
 8004cec:	e000      	b.n	8004cf0 <xQueueGenericSendFromISR+0x44>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d10b      	bne.n	8004d0c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf8:	f383 8811 	msr	BASEPRI, r3
 8004cfc:	f3bf 8f6f 	isb	sy
 8004d00:	f3bf 8f4f 	dsb	sy
 8004d04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004d06:	bf00      	nop
 8004d08:	bf00      	nop
 8004d0a:	e7fd      	b.n	8004d08 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d103      	bne.n	8004d1a <xQueueGenericSendFromISR+0x6e>
 8004d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d101      	bne.n	8004d1e <xQueueGenericSendFromISR+0x72>
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e000      	b.n	8004d20 <xQueueGenericSendFromISR+0x74>
 8004d1e:	2300      	movs	r3, #0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10b      	bne.n	8004d3c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d28:	f383 8811 	msr	BASEPRI, r3
 8004d2c:	f3bf 8f6f 	isb	sy
 8004d30:	f3bf 8f4f 	dsb	sy
 8004d34:	623b      	str	r3, [r7, #32]
}
 8004d36:	bf00      	nop
 8004d38:	bf00      	nop
 8004d3a:	e7fd      	b.n	8004d38 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004d3c:	f001 ff1c 	bl	8006b78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004d40:	f3ef 8211 	mrs	r2, BASEPRI
 8004d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d48:	f383 8811 	msr	BASEPRI, r3
 8004d4c:	f3bf 8f6f 	isb	sy
 8004d50:	f3bf 8f4f 	dsb	sy
 8004d54:	61fa      	str	r2, [r7, #28]
 8004d56:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004d58:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004d5a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d302      	bcc.n	8004d6e <xQueueGenericSendFromISR+0xc2>
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d12f      	bne.n	8004dce <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004d7e:	683a      	ldr	r2, [r7, #0]
 8004d80:	68b9      	ldr	r1, [r7, #8]
 8004d82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004d84:	f000 f912 	bl	8004fac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004d88:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004d8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d90:	d112      	bne.n	8004db8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d016      	beq.n	8004dc8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d9c:	3324      	adds	r3, #36	@ 0x24
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f000 fedc 	bl	8005b5c <xTaskRemoveFromEventList>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00e      	beq.n	8004dc8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d00b      	beq.n	8004dc8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	601a      	str	r2, [r3, #0]
 8004db6:	e007      	b.n	8004dc8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004db8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004dbc:	3301      	adds	r3, #1
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	b25a      	sxtb	r2, r3
 8004dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004dcc:	e001      	b.n	8004dd2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004dd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dd4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004ddc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3740      	adds	r7, #64	@ 0x40
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b08c      	sub	sp, #48	@ 0x30
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004df4:	2300      	movs	r3, #0
 8004df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10b      	bne.n	8004e1a <xQueueReceive+0x32>
	__asm volatile
 8004e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e06:	f383 8811 	msr	BASEPRI, r3
 8004e0a:	f3bf 8f6f 	isb	sy
 8004e0e:	f3bf 8f4f 	dsb	sy
 8004e12:	623b      	str	r3, [r7, #32]
}
 8004e14:	bf00      	nop
 8004e16:	bf00      	nop
 8004e18:	e7fd      	b.n	8004e16 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d103      	bne.n	8004e28 <xQueueReceive+0x40>
 8004e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d101      	bne.n	8004e2c <xQueueReceive+0x44>
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e000      	b.n	8004e2e <xQueueReceive+0x46>
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10b      	bne.n	8004e4a <xQueueReceive+0x62>
	__asm volatile
 8004e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e36:	f383 8811 	msr	BASEPRI, r3
 8004e3a:	f3bf 8f6f 	isb	sy
 8004e3e:	f3bf 8f4f 	dsb	sy
 8004e42:	61fb      	str	r3, [r7, #28]
}
 8004e44:	bf00      	nop
 8004e46:	bf00      	nop
 8004e48:	e7fd      	b.n	8004e46 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e4a:	f001 f847 	bl	8005edc <xTaskGetSchedulerState>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d102      	bne.n	8004e5a <xQueueReceive+0x72>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d101      	bne.n	8004e5e <xQueueReceive+0x76>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e000      	b.n	8004e60 <xQueueReceive+0x78>
 8004e5e:	2300      	movs	r3, #0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d10b      	bne.n	8004e7c <xQueueReceive+0x94>
	__asm volatile
 8004e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e68:	f383 8811 	msr	BASEPRI, r3
 8004e6c:	f3bf 8f6f 	isb	sy
 8004e70:	f3bf 8f4f 	dsb	sy
 8004e74:	61bb      	str	r3, [r7, #24]
}
 8004e76:	bf00      	nop
 8004e78:	bf00      	nop
 8004e7a:	e7fd      	b.n	8004e78 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e7c:	f001 fd9c 	bl	80069b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e84:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d01f      	beq.n	8004ecc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004e8c:	68b9      	ldr	r1, [r7, #8]
 8004e8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e90:	f000 f8f6 	bl	8005080 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e96:	1e5a      	subs	r2, r3, #1
 8004e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e9a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e9e:	691b      	ldr	r3, [r3, #16]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00f      	beq.n	8004ec4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea6:	3310      	adds	r3, #16
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f000 fe57 	bl	8005b5c <xTaskRemoveFromEventList>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d007      	beq.n	8004ec4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004eb4:	4b3c      	ldr	r3, [pc, #240]	@ (8004fa8 <xQueueReceive+0x1c0>)
 8004eb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004eba:	601a      	str	r2, [r3, #0]
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004ec4:	f001 fdaa 	bl	8006a1c <vPortExitCritical>
				return pdPASS;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e069      	b.n	8004fa0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d103      	bne.n	8004eda <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ed2:	f001 fda3 	bl	8006a1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	e062      	b.n	8004fa0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d106      	bne.n	8004eee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ee0:	f107 0310 	add.w	r3, r7, #16
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f000 fe9d 	bl	8005c24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004eea:	2301      	movs	r3, #1
 8004eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004eee:	f001 fd95 	bl	8006a1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ef2:	f000 fc0d 	bl	8005710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004ef6:	f001 fd5f 	bl	80069b8 <vPortEnterCritical>
 8004efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004efc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f00:	b25b      	sxtb	r3, r3
 8004f02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f06:	d103      	bne.n	8004f10 <xQueueReceive+0x128>
 8004f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f16:	b25b      	sxtb	r3, r3
 8004f18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f1c:	d103      	bne.n	8004f26 <xQueueReceive+0x13e>
 8004f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f26:	f001 fd79 	bl	8006a1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f2a:	1d3a      	adds	r2, r7, #4
 8004f2c:	f107 0310 	add.w	r3, r7, #16
 8004f30:	4611      	mov	r1, r2
 8004f32:	4618      	mov	r0, r3
 8004f34:	f000 fe8c 	bl	8005c50 <xTaskCheckForTimeOut>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d123      	bne.n	8004f86 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f40:	f000 f916 	bl	8005170 <prvIsQueueEmpty>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d017      	beq.n	8004f7a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4c:	3324      	adds	r3, #36	@ 0x24
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	4611      	mov	r1, r2
 8004f52:	4618      	mov	r0, r3
 8004f54:	f000 fdb0 	bl	8005ab8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004f58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f5a:	f000 f8b7 	bl	80050cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004f5e:	f000 fbe5 	bl	800572c <xTaskResumeAll>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d189      	bne.n	8004e7c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004f68:	4b0f      	ldr	r3, [pc, #60]	@ (8004fa8 <xQueueReceive+0x1c0>)
 8004f6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f6e:	601a      	str	r2, [r3, #0]
 8004f70:	f3bf 8f4f 	dsb	sy
 8004f74:	f3bf 8f6f 	isb	sy
 8004f78:	e780      	b.n	8004e7c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004f7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f7c:	f000 f8a6 	bl	80050cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f80:	f000 fbd4 	bl	800572c <xTaskResumeAll>
 8004f84:	e77a      	b.n	8004e7c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004f86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f88:	f000 f8a0 	bl	80050cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f8c:	f000 fbce 	bl	800572c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f92:	f000 f8ed 	bl	8005170 <prvIsQueueEmpty>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f43f af6f 	beq.w	8004e7c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004f9e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3730      	adds	r7, #48	@ 0x30
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	e000ed04 	.word	0xe000ed04

08004fac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d10d      	bne.n	8004fe6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d14d      	bne.n	800506e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f000 ff9e 	bl	8005f18 <xTaskPriorityDisinherit>
 8004fdc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	609a      	str	r2, [r3, #8]
 8004fe4:	e043      	b.n	800506e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d119      	bne.n	8005020 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6858      	ldr	r0, [r3, #4]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	68b9      	ldr	r1, [r7, #8]
 8004ff8:	f002 f842 	bl	8007080 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005004:	441a      	add	r2, r3
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	429a      	cmp	r2, r3
 8005014:	d32b      	bcc.n	800506e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	605a      	str	r2, [r3, #4]
 800501e:	e026      	b.n	800506e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	68d8      	ldr	r0, [r3, #12]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005028:	461a      	mov	r2, r3
 800502a:	68b9      	ldr	r1, [r7, #8]
 800502c:	f002 f828 	bl	8007080 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	68da      	ldr	r2, [r3, #12]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005038:	425b      	negs	r3, r3
 800503a:	441a      	add	r2, r3
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	68da      	ldr	r2, [r3, #12]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	429a      	cmp	r2, r3
 800504a:	d207      	bcs.n	800505c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	689a      	ldr	r2, [r3, #8]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005054:	425b      	negs	r3, r3
 8005056:	441a      	add	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2b02      	cmp	r3, #2
 8005060:	d105      	bne.n	800506e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d002      	beq.n	800506e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	3b01      	subs	r3, #1
 800506c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1c5a      	adds	r2, r3, #1
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005076:	697b      	ldr	r3, [r7, #20]
}
 8005078:	4618      	mov	r0, r3
 800507a:	3718      	adds	r7, #24
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508e:	2b00      	cmp	r3, #0
 8005090:	d018      	beq.n	80050c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68da      	ldr	r2, [r3, #12]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509a:	441a      	add	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	68da      	ldr	r2, [r3, #12]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d303      	bcc.n	80050b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68d9      	ldr	r1, [r3, #12]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050bc:	461a      	mov	r2, r3
 80050be:	6838      	ldr	r0, [r7, #0]
 80050c0:	f001 ffde 	bl	8007080 <memcpy>
	}
}
 80050c4:	bf00      	nop
 80050c6:	3708      	adds	r7, #8
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80050d4:	f001 fc70 	bl	80069b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80050e0:	e011      	b.n	8005106 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d012      	beq.n	8005110 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	3324      	adds	r3, #36	@ 0x24
 80050ee:	4618      	mov	r0, r3
 80050f0:	f000 fd34 	bl	8005b5c <xTaskRemoveFromEventList>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80050fa:	f000 fe0d 	bl	8005d18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80050fe:	7bfb      	ldrb	r3, [r7, #15]
 8005100:	3b01      	subs	r3, #1
 8005102:	b2db      	uxtb	r3, r3
 8005104:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005106:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800510a:	2b00      	cmp	r3, #0
 800510c:	dce9      	bgt.n	80050e2 <prvUnlockQueue+0x16>
 800510e:	e000      	b.n	8005112 <prvUnlockQueue+0x46>
					break;
 8005110:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	22ff      	movs	r2, #255	@ 0xff
 8005116:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800511a:	f001 fc7f 	bl	8006a1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800511e:	f001 fc4b 	bl	80069b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005128:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800512a:	e011      	b.n	8005150 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	691b      	ldr	r3, [r3, #16]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d012      	beq.n	800515a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	3310      	adds	r3, #16
 8005138:	4618      	mov	r0, r3
 800513a:	f000 fd0f 	bl	8005b5c <xTaskRemoveFromEventList>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d001      	beq.n	8005148 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005144:	f000 fde8 	bl	8005d18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005148:	7bbb      	ldrb	r3, [r7, #14]
 800514a:	3b01      	subs	r3, #1
 800514c:	b2db      	uxtb	r3, r3
 800514e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005150:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005154:	2b00      	cmp	r3, #0
 8005156:	dce9      	bgt.n	800512c <prvUnlockQueue+0x60>
 8005158:	e000      	b.n	800515c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800515a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	22ff      	movs	r2, #255	@ 0xff
 8005160:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005164:	f001 fc5a 	bl	8006a1c <vPortExitCritical>
}
 8005168:	bf00      	nop
 800516a:	3710      	adds	r7, #16
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005178:	f001 fc1e 	bl	80069b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005180:	2b00      	cmp	r3, #0
 8005182:	d102      	bne.n	800518a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005184:	2301      	movs	r3, #1
 8005186:	60fb      	str	r3, [r7, #12]
 8005188:	e001      	b.n	800518e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800518a:	2300      	movs	r3, #0
 800518c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800518e:	f001 fc45 	bl	8006a1c <vPortExitCritical>

	return xReturn;
 8005192:	68fb      	ldr	r3, [r7, #12]
}
 8005194:	4618      	mov	r0, r3
 8005196:	3710      	adds	r7, #16
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80051a4:	f001 fc08 	bl	80069b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d102      	bne.n	80051ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80051b4:	2301      	movs	r3, #1
 80051b6:	60fb      	str	r3, [r7, #12]
 80051b8:	e001      	b.n	80051be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80051ba:	2300      	movs	r3, #0
 80051bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80051be:	f001 fc2d 	bl	8006a1c <vPortExitCritical>

	return xReturn;
 80051c2:	68fb      	ldr	r3, [r7, #12]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80051d6:	2300      	movs	r3, #0
 80051d8:	60fb      	str	r3, [r7, #12]
 80051da:	e014      	b.n	8005206 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80051dc:	4a0f      	ldr	r2, [pc, #60]	@ (800521c <vQueueAddToRegistry+0x50>)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d10b      	bne.n	8005200 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80051e8:	490c      	ldr	r1, [pc, #48]	@ (800521c <vQueueAddToRegistry+0x50>)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	683a      	ldr	r2, [r7, #0]
 80051ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80051f2:	4a0a      	ldr	r2, [pc, #40]	@ (800521c <vQueueAddToRegistry+0x50>)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	00db      	lsls	r3, r3, #3
 80051f8:	4413      	add	r3, r2
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80051fe:	e006      	b.n	800520e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	3301      	adds	r3, #1
 8005204:	60fb      	str	r3, [r7, #12]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2b07      	cmp	r3, #7
 800520a:	d9e7      	bls.n	80051dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800520c:	bf00      	nop
 800520e:	bf00      	nop
 8005210:	3714      	adds	r7, #20
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	20000c6c 	.word	0x20000c6c

08005220 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005220:	b580      	push	{r7, lr}
 8005222:	b086      	sub	sp, #24
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005230:	f001 fbc2 	bl	80069b8 <vPortEnterCritical>
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800523a:	b25b      	sxtb	r3, r3
 800523c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005240:	d103      	bne.n	800524a <vQueueWaitForMessageRestricted+0x2a>
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005250:	b25b      	sxtb	r3, r3
 8005252:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005256:	d103      	bne.n	8005260 <vQueueWaitForMessageRestricted+0x40>
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005260:	f001 fbdc 	bl	8006a1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005268:	2b00      	cmp	r3, #0
 800526a:	d106      	bne.n	800527a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	3324      	adds	r3, #36	@ 0x24
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	68b9      	ldr	r1, [r7, #8]
 8005274:	4618      	mov	r0, r3
 8005276:	f000 fc45 	bl	8005b04 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800527a:	6978      	ldr	r0, [r7, #20]
 800527c:	f7ff ff26 	bl	80050cc <prvUnlockQueue>
	}
 8005280:	bf00      	nop
 8005282:	3718      	adds	r7, #24
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005288:	b580      	push	{r7, lr}
 800528a:	b08e      	sub	sp, #56	@ 0x38
 800528c:	af04      	add	r7, sp, #16
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
 8005294:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005298:	2b00      	cmp	r3, #0
 800529a:	d10b      	bne.n	80052b4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800529c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a0:	f383 8811 	msr	BASEPRI, r3
 80052a4:	f3bf 8f6f 	isb	sy
 80052a8:	f3bf 8f4f 	dsb	sy
 80052ac:	623b      	str	r3, [r7, #32]
}
 80052ae:	bf00      	nop
 80052b0:	bf00      	nop
 80052b2:	e7fd      	b.n	80052b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80052b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d10b      	bne.n	80052d2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80052ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052be:	f383 8811 	msr	BASEPRI, r3
 80052c2:	f3bf 8f6f 	isb	sy
 80052c6:	f3bf 8f4f 	dsb	sy
 80052ca:	61fb      	str	r3, [r7, #28]
}
 80052cc:	bf00      	nop
 80052ce:	bf00      	nop
 80052d0:	e7fd      	b.n	80052ce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80052d2:	235c      	movs	r3, #92	@ 0x5c
 80052d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	2b5c      	cmp	r3, #92	@ 0x5c
 80052da:	d00b      	beq.n	80052f4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80052dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e0:	f383 8811 	msr	BASEPRI, r3
 80052e4:	f3bf 8f6f 	isb	sy
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	61bb      	str	r3, [r7, #24]
}
 80052ee:	bf00      	nop
 80052f0:	bf00      	nop
 80052f2:	e7fd      	b.n	80052f0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80052f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80052f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d01e      	beq.n	800533a <xTaskCreateStatic+0xb2>
 80052fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d01b      	beq.n	800533a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005304:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005308:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800530a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800530c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530e:	2202      	movs	r2, #2
 8005310:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005314:	2300      	movs	r3, #0
 8005316:	9303      	str	r3, [sp, #12]
 8005318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800531a:	9302      	str	r3, [sp, #8]
 800531c:	f107 0314 	add.w	r3, r7, #20
 8005320:	9301      	str	r3, [sp, #4]
 8005322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005324:	9300      	str	r3, [sp, #0]
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	68b9      	ldr	r1, [r7, #8]
 800532c:	68f8      	ldr	r0, [r7, #12]
 800532e:	f000 f850 	bl	80053d2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005332:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005334:	f000 f8de 	bl	80054f4 <prvAddNewTaskToReadyList>
 8005338:	e001      	b.n	800533e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800533a:	2300      	movs	r3, #0
 800533c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800533e:	697b      	ldr	r3, [r7, #20]
	}
 8005340:	4618      	mov	r0, r3
 8005342:	3728      	adds	r7, #40	@ 0x28
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}

08005348 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005348:	b580      	push	{r7, lr}
 800534a:	b08c      	sub	sp, #48	@ 0x30
 800534c:	af04      	add	r7, sp, #16
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	60b9      	str	r1, [r7, #8]
 8005352:	603b      	str	r3, [r7, #0]
 8005354:	4613      	mov	r3, r2
 8005356:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005358:	88fb      	ldrh	r3, [r7, #6]
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	4618      	mov	r0, r3
 800535e:	f001 fc4d 	bl	8006bfc <pvPortMalloc>
 8005362:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00e      	beq.n	8005388 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800536a:	205c      	movs	r0, #92	@ 0x5c
 800536c:	f001 fc46 	bl	8006bfc <pvPortMalloc>
 8005370:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d003      	beq.n	8005380 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	631a      	str	r2, [r3, #48]	@ 0x30
 800537e:	e005      	b.n	800538c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005380:	6978      	ldr	r0, [r7, #20]
 8005382:	f001 fd09 	bl	8006d98 <vPortFree>
 8005386:	e001      	b.n	800538c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005388:	2300      	movs	r3, #0
 800538a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d017      	beq.n	80053c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800539a:	88fa      	ldrh	r2, [r7, #6]
 800539c:	2300      	movs	r3, #0
 800539e:	9303      	str	r3, [sp, #12]
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	9302      	str	r3, [sp, #8]
 80053a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053a6:	9301      	str	r3, [sp, #4]
 80053a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053aa:	9300      	str	r3, [sp, #0]
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	68b9      	ldr	r1, [r7, #8]
 80053b0:	68f8      	ldr	r0, [r7, #12]
 80053b2:	f000 f80e 	bl	80053d2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80053b6:	69f8      	ldr	r0, [r7, #28]
 80053b8:	f000 f89c 	bl	80054f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80053bc:	2301      	movs	r3, #1
 80053be:	61bb      	str	r3, [r7, #24]
 80053c0:	e002      	b.n	80053c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80053c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80053c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80053c8:	69bb      	ldr	r3, [r7, #24]
	}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3720      	adds	r7, #32
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}

080053d2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80053d2:	b580      	push	{r7, lr}
 80053d4:	b088      	sub	sp, #32
 80053d6:	af00      	add	r7, sp, #0
 80053d8:	60f8      	str	r0, [r7, #12]
 80053da:	60b9      	str	r1, [r7, #8]
 80053dc:	607a      	str	r2, [r7, #4]
 80053de:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80053e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	461a      	mov	r2, r3
 80053ea:	21a5      	movs	r1, #165	@ 0xa5
 80053ec:	f001 fe14 	bl	8007018 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80053f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80053fa:	3b01      	subs	r3, #1
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4413      	add	r3, r2
 8005400:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005402:	69bb      	ldr	r3, [r7, #24]
 8005404:	f023 0307 	bic.w	r3, r3, #7
 8005408:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	f003 0307 	and.w	r3, r3, #7
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00b      	beq.n	800542c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005418:	f383 8811 	msr	BASEPRI, r3
 800541c:	f3bf 8f6f 	isb	sy
 8005420:	f3bf 8f4f 	dsb	sy
 8005424:	617b      	str	r3, [r7, #20]
}
 8005426:	bf00      	nop
 8005428:	bf00      	nop
 800542a:	e7fd      	b.n	8005428 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d01f      	beq.n	8005472 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005432:	2300      	movs	r3, #0
 8005434:	61fb      	str	r3, [r7, #28]
 8005436:	e012      	b.n	800545e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	4413      	add	r3, r2
 800543e:	7819      	ldrb	r1, [r3, #0]
 8005440:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	4413      	add	r3, r2
 8005446:	3334      	adds	r3, #52	@ 0x34
 8005448:	460a      	mov	r2, r1
 800544a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800544c:	68ba      	ldr	r2, [r7, #8]
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	4413      	add	r3, r2
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d006      	beq.n	8005466 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	3301      	adds	r3, #1
 800545c:	61fb      	str	r3, [r7, #28]
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	2b0f      	cmp	r3, #15
 8005462:	d9e9      	bls.n	8005438 <prvInitialiseNewTask+0x66>
 8005464:	e000      	b.n	8005468 <prvInitialiseNewTask+0x96>
			{
				break;
 8005466:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546a:	2200      	movs	r2, #0
 800546c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005470:	e003      	b.n	800547a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005474:	2200      	movs	r2, #0
 8005476:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800547a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547c:	2b37      	cmp	r3, #55	@ 0x37
 800547e:	d901      	bls.n	8005484 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005480:	2337      	movs	r3, #55	@ 0x37
 8005482:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005486:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005488:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800548a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800548c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800548e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005492:	2200      	movs	r2, #0
 8005494:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005498:	3304      	adds	r3, #4
 800549a:	4618      	mov	r0, r3
 800549c:	f7ff f966 	bl	800476c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80054a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054a2:	3318      	adds	r3, #24
 80054a4:	4618      	mov	r0, r3
 80054a6:	f7ff f961 	bl	800476c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80054aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80054b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80054ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054be:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80054c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c2:	2200      	movs	r2, #0
 80054c4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80054c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c8:	2200      	movs	r2, #0
 80054ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80054ce:	683a      	ldr	r2, [r7, #0]
 80054d0:	68f9      	ldr	r1, [r7, #12]
 80054d2:	69b8      	ldr	r0, [r7, #24]
 80054d4:	f001 f93e 	bl	8006754 <pxPortInitialiseStack>
 80054d8:	4602      	mov	r2, r0
 80054da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80054de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d002      	beq.n	80054ea <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80054e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80054ea:	bf00      	nop
 80054ec:	3720      	adds	r7, #32
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
	...

080054f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80054fc:	f001 fa5c 	bl	80069b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005500:	4b2d      	ldr	r3, [pc, #180]	@ (80055b8 <prvAddNewTaskToReadyList+0xc4>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	3301      	adds	r3, #1
 8005506:	4a2c      	ldr	r2, [pc, #176]	@ (80055b8 <prvAddNewTaskToReadyList+0xc4>)
 8005508:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800550a:	4b2c      	ldr	r3, [pc, #176]	@ (80055bc <prvAddNewTaskToReadyList+0xc8>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d109      	bne.n	8005526 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005512:	4a2a      	ldr	r2, [pc, #168]	@ (80055bc <prvAddNewTaskToReadyList+0xc8>)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005518:	4b27      	ldr	r3, [pc, #156]	@ (80055b8 <prvAddNewTaskToReadyList+0xc4>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2b01      	cmp	r3, #1
 800551e:	d110      	bne.n	8005542 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005520:	f000 fc1e 	bl	8005d60 <prvInitialiseTaskLists>
 8005524:	e00d      	b.n	8005542 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005526:	4b26      	ldr	r3, [pc, #152]	@ (80055c0 <prvAddNewTaskToReadyList+0xcc>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d109      	bne.n	8005542 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800552e:	4b23      	ldr	r3, [pc, #140]	@ (80055bc <prvAddNewTaskToReadyList+0xc8>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005538:	429a      	cmp	r2, r3
 800553a:	d802      	bhi.n	8005542 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800553c:	4a1f      	ldr	r2, [pc, #124]	@ (80055bc <prvAddNewTaskToReadyList+0xc8>)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005542:	4b20      	ldr	r3, [pc, #128]	@ (80055c4 <prvAddNewTaskToReadyList+0xd0>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	3301      	adds	r3, #1
 8005548:	4a1e      	ldr	r2, [pc, #120]	@ (80055c4 <prvAddNewTaskToReadyList+0xd0>)
 800554a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800554c:	4b1d      	ldr	r3, [pc, #116]	@ (80055c4 <prvAddNewTaskToReadyList+0xd0>)
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005558:	4b1b      	ldr	r3, [pc, #108]	@ (80055c8 <prvAddNewTaskToReadyList+0xd4>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	429a      	cmp	r2, r3
 800555e:	d903      	bls.n	8005568 <prvAddNewTaskToReadyList+0x74>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005564:	4a18      	ldr	r2, [pc, #96]	@ (80055c8 <prvAddNewTaskToReadyList+0xd4>)
 8005566:	6013      	str	r3, [r2, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800556c:	4613      	mov	r3, r2
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	4413      	add	r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	4a15      	ldr	r2, [pc, #84]	@ (80055cc <prvAddNewTaskToReadyList+0xd8>)
 8005576:	441a      	add	r2, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	3304      	adds	r3, #4
 800557c:	4619      	mov	r1, r3
 800557e:	4610      	mov	r0, r2
 8005580:	f7ff f901 	bl	8004786 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005584:	f001 fa4a 	bl	8006a1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005588:	4b0d      	ldr	r3, [pc, #52]	@ (80055c0 <prvAddNewTaskToReadyList+0xcc>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d00e      	beq.n	80055ae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005590:	4b0a      	ldr	r3, [pc, #40]	@ (80055bc <prvAddNewTaskToReadyList+0xc8>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800559a:	429a      	cmp	r2, r3
 800559c:	d207      	bcs.n	80055ae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800559e:	4b0c      	ldr	r3, [pc, #48]	@ (80055d0 <prvAddNewTaskToReadyList+0xdc>)
 80055a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055a4:	601a      	str	r2, [r3, #0]
 80055a6:	f3bf 8f4f 	dsb	sy
 80055aa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80055ae:	bf00      	nop
 80055b0:	3708      	adds	r7, #8
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	20001180 	.word	0x20001180
 80055bc:	20000cac 	.word	0x20000cac
 80055c0:	2000118c 	.word	0x2000118c
 80055c4:	2000119c 	.word	0x2000119c
 80055c8:	20001188 	.word	0x20001188
 80055cc:	20000cb0 	.word	0x20000cb0
 80055d0:	e000ed04 	.word	0xe000ed04

080055d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80055dc:	2300      	movs	r3, #0
 80055de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d018      	beq.n	8005618 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80055e6:	4b14      	ldr	r3, [pc, #80]	@ (8005638 <vTaskDelay+0x64>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00b      	beq.n	8005606 <vTaskDelay+0x32>
	__asm volatile
 80055ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055f2:	f383 8811 	msr	BASEPRI, r3
 80055f6:	f3bf 8f6f 	isb	sy
 80055fa:	f3bf 8f4f 	dsb	sy
 80055fe:	60bb      	str	r3, [r7, #8]
}
 8005600:	bf00      	nop
 8005602:	bf00      	nop
 8005604:	e7fd      	b.n	8005602 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005606:	f000 f883 	bl	8005710 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800560a:	2100      	movs	r1, #0
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 fcf3 	bl	8005ff8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005612:	f000 f88b 	bl	800572c <xTaskResumeAll>
 8005616:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d107      	bne.n	800562e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800561e:	4b07      	ldr	r3, [pc, #28]	@ (800563c <vTaskDelay+0x68>)
 8005620:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005624:	601a      	str	r2, [r3, #0]
 8005626:	f3bf 8f4f 	dsb	sy
 800562a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800562e:	bf00      	nop
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	200011a8 	.word	0x200011a8
 800563c:	e000ed04 	.word	0xe000ed04

08005640 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b08a      	sub	sp, #40	@ 0x28
 8005644:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005646:	2300      	movs	r3, #0
 8005648:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800564a:	2300      	movs	r3, #0
 800564c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800564e:	463a      	mov	r2, r7
 8005650:	1d39      	adds	r1, r7, #4
 8005652:	f107 0308 	add.w	r3, r7, #8
 8005656:	4618      	mov	r0, r3
 8005658:	f7ff f834 	bl	80046c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800565c:	6839      	ldr	r1, [r7, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	9202      	str	r2, [sp, #8]
 8005664:	9301      	str	r3, [sp, #4]
 8005666:	2300      	movs	r3, #0
 8005668:	9300      	str	r3, [sp, #0]
 800566a:	2300      	movs	r3, #0
 800566c:	460a      	mov	r2, r1
 800566e:	4922      	ldr	r1, [pc, #136]	@ (80056f8 <vTaskStartScheduler+0xb8>)
 8005670:	4822      	ldr	r0, [pc, #136]	@ (80056fc <vTaskStartScheduler+0xbc>)
 8005672:	f7ff fe09 	bl	8005288 <xTaskCreateStatic>
 8005676:	4603      	mov	r3, r0
 8005678:	4a21      	ldr	r2, [pc, #132]	@ (8005700 <vTaskStartScheduler+0xc0>)
 800567a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800567c:	4b20      	ldr	r3, [pc, #128]	@ (8005700 <vTaskStartScheduler+0xc0>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d002      	beq.n	800568a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005684:	2301      	movs	r3, #1
 8005686:	617b      	str	r3, [r7, #20]
 8005688:	e001      	b.n	800568e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800568a:	2300      	movs	r3, #0
 800568c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	2b01      	cmp	r3, #1
 8005692:	d102      	bne.n	800569a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005694:	f000 fd04 	bl	80060a0 <xTimerCreateTimerTask>
 8005698:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d116      	bne.n	80056ce <vTaskStartScheduler+0x8e>
	__asm volatile
 80056a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a4:	f383 8811 	msr	BASEPRI, r3
 80056a8:	f3bf 8f6f 	isb	sy
 80056ac:	f3bf 8f4f 	dsb	sy
 80056b0:	613b      	str	r3, [r7, #16]
}
 80056b2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80056b4:	4b13      	ldr	r3, [pc, #76]	@ (8005704 <vTaskStartScheduler+0xc4>)
 80056b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80056ba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80056bc:	4b12      	ldr	r3, [pc, #72]	@ (8005708 <vTaskStartScheduler+0xc8>)
 80056be:	2201      	movs	r2, #1
 80056c0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80056c2:	4b12      	ldr	r3, [pc, #72]	@ (800570c <vTaskStartScheduler+0xcc>)
 80056c4:	2200      	movs	r2, #0
 80056c6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80056c8:	f001 f8d2 	bl	8006870 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80056cc:	e00f      	b.n	80056ee <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056d4:	d10b      	bne.n	80056ee <vTaskStartScheduler+0xae>
	__asm volatile
 80056d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056da:	f383 8811 	msr	BASEPRI, r3
 80056de:	f3bf 8f6f 	isb	sy
 80056e2:	f3bf 8f4f 	dsb	sy
 80056e6:	60fb      	str	r3, [r7, #12]
}
 80056e8:	bf00      	nop
 80056ea:	bf00      	nop
 80056ec:	e7fd      	b.n	80056ea <vTaskStartScheduler+0xaa>
}
 80056ee:	bf00      	nop
 80056f0:	3718      	adds	r7, #24
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	08007980 	.word	0x08007980
 80056fc:	08005d31 	.word	0x08005d31
 8005700:	200011a4 	.word	0x200011a4
 8005704:	200011a0 	.word	0x200011a0
 8005708:	2000118c 	.word	0x2000118c
 800570c:	20001184 	.word	0x20001184

08005710 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005714:	4b04      	ldr	r3, [pc, #16]	@ (8005728 <vTaskSuspendAll+0x18>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	3301      	adds	r3, #1
 800571a:	4a03      	ldr	r2, [pc, #12]	@ (8005728 <vTaskSuspendAll+0x18>)
 800571c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800571e:	bf00      	nop
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr
 8005728:	200011a8 	.word	0x200011a8

0800572c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005732:	2300      	movs	r3, #0
 8005734:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005736:	2300      	movs	r3, #0
 8005738:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800573a:	4b42      	ldr	r3, [pc, #264]	@ (8005844 <xTaskResumeAll+0x118>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d10b      	bne.n	800575a <xTaskResumeAll+0x2e>
	__asm volatile
 8005742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005746:	f383 8811 	msr	BASEPRI, r3
 800574a:	f3bf 8f6f 	isb	sy
 800574e:	f3bf 8f4f 	dsb	sy
 8005752:	603b      	str	r3, [r7, #0]
}
 8005754:	bf00      	nop
 8005756:	bf00      	nop
 8005758:	e7fd      	b.n	8005756 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800575a:	f001 f92d 	bl	80069b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800575e:	4b39      	ldr	r3, [pc, #228]	@ (8005844 <xTaskResumeAll+0x118>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	3b01      	subs	r3, #1
 8005764:	4a37      	ldr	r2, [pc, #220]	@ (8005844 <xTaskResumeAll+0x118>)
 8005766:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005768:	4b36      	ldr	r3, [pc, #216]	@ (8005844 <xTaskResumeAll+0x118>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d162      	bne.n	8005836 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005770:	4b35      	ldr	r3, [pc, #212]	@ (8005848 <xTaskResumeAll+0x11c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d05e      	beq.n	8005836 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005778:	e02f      	b.n	80057da <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800577a:	4b34      	ldr	r3, [pc, #208]	@ (800584c <xTaskResumeAll+0x120>)
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	3318      	adds	r3, #24
 8005786:	4618      	mov	r0, r3
 8005788:	f7ff f85a 	bl	8004840 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	3304      	adds	r3, #4
 8005790:	4618      	mov	r0, r3
 8005792:	f7ff f855 	bl	8004840 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800579a:	4b2d      	ldr	r3, [pc, #180]	@ (8005850 <xTaskResumeAll+0x124>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d903      	bls.n	80057aa <xTaskResumeAll+0x7e>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a6:	4a2a      	ldr	r2, [pc, #168]	@ (8005850 <xTaskResumeAll+0x124>)
 80057a8:	6013      	str	r3, [r2, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ae:	4613      	mov	r3, r2
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	4413      	add	r3, r2
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	4a27      	ldr	r2, [pc, #156]	@ (8005854 <xTaskResumeAll+0x128>)
 80057b8:	441a      	add	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	3304      	adds	r3, #4
 80057be:	4619      	mov	r1, r3
 80057c0:	4610      	mov	r0, r2
 80057c2:	f7fe ffe0 	bl	8004786 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ca:	4b23      	ldr	r3, [pc, #140]	@ (8005858 <xTaskResumeAll+0x12c>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d302      	bcc.n	80057da <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80057d4:	4b21      	ldr	r3, [pc, #132]	@ (800585c <xTaskResumeAll+0x130>)
 80057d6:	2201      	movs	r2, #1
 80057d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80057da:	4b1c      	ldr	r3, [pc, #112]	@ (800584c <xTaskResumeAll+0x120>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d1cb      	bne.n	800577a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d001      	beq.n	80057ec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80057e8:	f000 fb58 	bl	8005e9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80057ec:	4b1c      	ldr	r3, [pc, #112]	@ (8005860 <xTaskResumeAll+0x134>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d010      	beq.n	800581a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80057f8:	f000 f846 	bl	8005888 <xTaskIncrementTick>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d002      	beq.n	8005808 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005802:	4b16      	ldr	r3, [pc, #88]	@ (800585c <xTaskResumeAll+0x130>)
 8005804:	2201      	movs	r2, #1
 8005806:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	3b01      	subs	r3, #1
 800580c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d1f1      	bne.n	80057f8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005814:	4b12      	ldr	r3, [pc, #72]	@ (8005860 <xTaskResumeAll+0x134>)
 8005816:	2200      	movs	r2, #0
 8005818:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800581a:	4b10      	ldr	r3, [pc, #64]	@ (800585c <xTaskResumeAll+0x130>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d009      	beq.n	8005836 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005822:	2301      	movs	r3, #1
 8005824:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005826:	4b0f      	ldr	r3, [pc, #60]	@ (8005864 <xTaskResumeAll+0x138>)
 8005828:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800582c:	601a      	str	r2, [r3, #0]
 800582e:	f3bf 8f4f 	dsb	sy
 8005832:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005836:	f001 f8f1 	bl	8006a1c <vPortExitCritical>

	return xAlreadyYielded;
 800583a:	68bb      	ldr	r3, [r7, #8]
}
 800583c:	4618      	mov	r0, r3
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	200011a8 	.word	0x200011a8
 8005848:	20001180 	.word	0x20001180
 800584c:	20001140 	.word	0x20001140
 8005850:	20001188 	.word	0x20001188
 8005854:	20000cb0 	.word	0x20000cb0
 8005858:	20000cac 	.word	0x20000cac
 800585c:	20001194 	.word	0x20001194
 8005860:	20001190 	.word	0x20001190
 8005864:	e000ed04 	.word	0xe000ed04

08005868 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800586e:	4b05      	ldr	r3, [pc, #20]	@ (8005884 <xTaskGetTickCount+0x1c>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005874:	687b      	ldr	r3, [r7, #4]
}
 8005876:	4618      	mov	r0, r3
 8005878:	370c      	adds	r7, #12
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr
 8005882:	bf00      	nop
 8005884:	20001184 	.word	0x20001184

08005888 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b086      	sub	sp, #24
 800588c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800588e:	2300      	movs	r3, #0
 8005890:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005892:	4b4f      	ldr	r3, [pc, #316]	@ (80059d0 <xTaskIncrementTick+0x148>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	2b00      	cmp	r3, #0
 8005898:	f040 8090 	bne.w	80059bc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800589c:	4b4d      	ldr	r3, [pc, #308]	@ (80059d4 <xTaskIncrementTick+0x14c>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	3301      	adds	r3, #1
 80058a2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80058a4:	4a4b      	ldr	r2, [pc, #300]	@ (80059d4 <xTaskIncrementTick+0x14c>)
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d121      	bne.n	80058f4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80058b0:	4b49      	ldr	r3, [pc, #292]	@ (80059d8 <xTaskIncrementTick+0x150>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00b      	beq.n	80058d2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80058ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058be:	f383 8811 	msr	BASEPRI, r3
 80058c2:	f3bf 8f6f 	isb	sy
 80058c6:	f3bf 8f4f 	dsb	sy
 80058ca:	603b      	str	r3, [r7, #0]
}
 80058cc:	bf00      	nop
 80058ce:	bf00      	nop
 80058d0:	e7fd      	b.n	80058ce <xTaskIncrementTick+0x46>
 80058d2:	4b41      	ldr	r3, [pc, #260]	@ (80059d8 <xTaskIncrementTick+0x150>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	60fb      	str	r3, [r7, #12]
 80058d8:	4b40      	ldr	r3, [pc, #256]	@ (80059dc <xTaskIncrementTick+0x154>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a3e      	ldr	r2, [pc, #248]	@ (80059d8 <xTaskIncrementTick+0x150>)
 80058de:	6013      	str	r3, [r2, #0]
 80058e0:	4a3e      	ldr	r2, [pc, #248]	@ (80059dc <xTaskIncrementTick+0x154>)
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6013      	str	r3, [r2, #0]
 80058e6:	4b3e      	ldr	r3, [pc, #248]	@ (80059e0 <xTaskIncrementTick+0x158>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	3301      	adds	r3, #1
 80058ec:	4a3c      	ldr	r2, [pc, #240]	@ (80059e0 <xTaskIncrementTick+0x158>)
 80058ee:	6013      	str	r3, [r2, #0]
 80058f0:	f000 fad4 	bl	8005e9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80058f4:	4b3b      	ldr	r3, [pc, #236]	@ (80059e4 <xTaskIncrementTick+0x15c>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	693a      	ldr	r2, [r7, #16]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d349      	bcc.n	8005992 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058fe:	4b36      	ldr	r3, [pc, #216]	@ (80059d8 <xTaskIncrementTick+0x150>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d104      	bne.n	8005912 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005908:	4b36      	ldr	r3, [pc, #216]	@ (80059e4 <xTaskIncrementTick+0x15c>)
 800590a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800590e:	601a      	str	r2, [r3, #0]
					break;
 8005910:	e03f      	b.n	8005992 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005912:	4b31      	ldr	r3, [pc, #196]	@ (80059d8 <xTaskIncrementTick+0x150>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	429a      	cmp	r2, r3
 8005928:	d203      	bcs.n	8005932 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800592a:	4a2e      	ldr	r2, [pc, #184]	@ (80059e4 <xTaskIncrementTick+0x15c>)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005930:	e02f      	b.n	8005992 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	3304      	adds	r3, #4
 8005936:	4618      	mov	r0, r3
 8005938:	f7fe ff82 	bl	8004840 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005940:	2b00      	cmp	r3, #0
 8005942:	d004      	beq.n	800594e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	3318      	adds	r3, #24
 8005948:	4618      	mov	r0, r3
 800594a:	f7fe ff79 	bl	8004840 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005952:	4b25      	ldr	r3, [pc, #148]	@ (80059e8 <xTaskIncrementTick+0x160>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	429a      	cmp	r2, r3
 8005958:	d903      	bls.n	8005962 <xTaskIncrementTick+0xda>
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595e:	4a22      	ldr	r2, [pc, #136]	@ (80059e8 <xTaskIncrementTick+0x160>)
 8005960:	6013      	str	r3, [r2, #0]
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005966:	4613      	mov	r3, r2
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	4413      	add	r3, r2
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	4a1f      	ldr	r2, [pc, #124]	@ (80059ec <xTaskIncrementTick+0x164>)
 8005970:	441a      	add	r2, r3
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	3304      	adds	r3, #4
 8005976:	4619      	mov	r1, r3
 8005978:	4610      	mov	r0, r2
 800597a:	f7fe ff04 	bl	8004786 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005982:	4b1b      	ldr	r3, [pc, #108]	@ (80059f0 <xTaskIncrementTick+0x168>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005988:	429a      	cmp	r2, r3
 800598a:	d3b8      	bcc.n	80058fe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800598c:	2301      	movs	r3, #1
 800598e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005990:	e7b5      	b.n	80058fe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005992:	4b17      	ldr	r3, [pc, #92]	@ (80059f0 <xTaskIncrementTick+0x168>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005998:	4914      	ldr	r1, [pc, #80]	@ (80059ec <xTaskIncrementTick+0x164>)
 800599a:	4613      	mov	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	4413      	add	r3, r2
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	440b      	add	r3, r1
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d901      	bls.n	80059ae <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80059aa:	2301      	movs	r3, #1
 80059ac:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80059ae:	4b11      	ldr	r3, [pc, #68]	@ (80059f4 <xTaskIncrementTick+0x16c>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d007      	beq.n	80059c6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80059b6:	2301      	movs	r3, #1
 80059b8:	617b      	str	r3, [r7, #20]
 80059ba:	e004      	b.n	80059c6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80059bc:	4b0e      	ldr	r3, [pc, #56]	@ (80059f8 <xTaskIncrementTick+0x170>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	3301      	adds	r3, #1
 80059c2:	4a0d      	ldr	r2, [pc, #52]	@ (80059f8 <xTaskIncrementTick+0x170>)
 80059c4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80059c6:	697b      	ldr	r3, [r7, #20]
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3718      	adds	r7, #24
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	200011a8 	.word	0x200011a8
 80059d4:	20001184 	.word	0x20001184
 80059d8:	20001138 	.word	0x20001138
 80059dc:	2000113c 	.word	0x2000113c
 80059e0:	20001198 	.word	0x20001198
 80059e4:	200011a0 	.word	0x200011a0
 80059e8:	20001188 	.word	0x20001188
 80059ec:	20000cb0 	.word	0x20000cb0
 80059f0:	20000cac 	.word	0x20000cac
 80059f4:	20001194 	.word	0x20001194
 80059f8:	20001190 	.word	0x20001190

080059fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80059fc:	b480      	push	{r7}
 80059fe:	b085      	sub	sp, #20
 8005a00:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005a02:	4b28      	ldr	r3, [pc, #160]	@ (8005aa4 <vTaskSwitchContext+0xa8>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d003      	beq.n	8005a12 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005a0a:	4b27      	ldr	r3, [pc, #156]	@ (8005aa8 <vTaskSwitchContext+0xac>)
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005a10:	e042      	b.n	8005a98 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005a12:	4b25      	ldr	r3, [pc, #148]	@ (8005aa8 <vTaskSwitchContext+0xac>)
 8005a14:	2200      	movs	r2, #0
 8005a16:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a18:	4b24      	ldr	r3, [pc, #144]	@ (8005aac <vTaskSwitchContext+0xb0>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	60fb      	str	r3, [r7, #12]
 8005a1e:	e011      	b.n	8005a44 <vTaskSwitchContext+0x48>
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d10b      	bne.n	8005a3e <vTaskSwitchContext+0x42>
	__asm volatile
 8005a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a2a:	f383 8811 	msr	BASEPRI, r3
 8005a2e:	f3bf 8f6f 	isb	sy
 8005a32:	f3bf 8f4f 	dsb	sy
 8005a36:	607b      	str	r3, [r7, #4]
}
 8005a38:	bf00      	nop
 8005a3a:	bf00      	nop
 8005a3c:	e7fd      	b.n	8005a3a <vTaskSwitchContext+0x3e>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	3b01      	subs	r3, #1
 8005a42:	60fb      	str	r3, [r7, #12]
 8005a44:	491a      	ldr	r1, [pc, #104]	@ (8005ab0 <vTaskSwitchContext+0xb4>)
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	4613      	mov	r3, r2
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	4413      	add	r3, r2
 8005a4e:	009b      	lsls	r3, r3, #2
 8005a50:	440b      	add	r3, r1
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d0e3      	beq.n	8005a20 <vTaskSwitchContext+0x24>
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	4413      	add	r3, r2
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	4a13      	ldr	r2, [pc, #76]	@ (8005ab0 <vTaskSwitchContext+0xb4>)
 8005a64:	4413      	add	r3, r2
 8005a66:	60bb      	str	r3, [r7, #8]
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	685a      	ldr	r2, [r3, #4]
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	605a      	str	r2, [r3, #4]
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	685a      	ldr	r2, [r3, #4]
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	3308      	adds	r3, #8
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d104      	bne.n	8005a88 <vTaskSwitchContext+0x8c>
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	685a      	ldr	r2, [r3, #4]
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	605a      	str	r2, [r3, #4]
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	4a09      	ldr	r2, [pc, #36]	@ (8005ab4 <vTaskSwitchContext+0xb8>)
 8005a90:	6013      	str	r3, [r2, #0]
 8005a92:	4a06      	ldr	r2, [pc, #24]	@ (8005aac <vTaskSwitchContext+0xb0>)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6013      	str	r3, [r2, #0]
}
 8005a98:	bf00      	nop
 8005a9a:	3714      	adds	r7, #20
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr
 8005aa4:	200011a8 	.word	0x200011a8
 8005aa8:	20001194 	.word	0x20001194
 8005aac:	20001188 	.word	0x20001188
 8005ab0:	20000cb0 	.word	0x20000cb0
 8005ab4:	20000cac 	.word	0x20000cac

08005ab8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d10b      	bne.n	8005ae0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005acc:	f383 8811 	msr	BASEPRI, r3
 8005ad0:	f3bf 8f6f 	isb	sy
 8005ad4:	f3bf 8f4f 	dsb	sy
 8005ad8:	60fb      	str	r3, [r7, #12]
}
 8005ada:	bf00      	nop
 8005adc:	bf00      	nop
 8005ade:	e7fd      	b.n	8005adc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005ae0:	4b07      	ldr	r3, [pc, #28]	@ (8005b00 <vTaskPlaceOnEventList+0x48>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	3318      	adds	r3, #24
 8005ae6:	4619      	mov	r1, r3
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f7fe fe70 	bl	80047ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005aee:	2101      	movs	r1, #1
 8005af0:	6838      	ldr	r0, [r7, #0]
 8005af2:	f000 fa81 	bl	8005ff8 <prvAddCurrentTaskToDelayedList>
}
 8005af6:	bf00      	nop
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	20000cac 	.word	0x20000cac

08005b04 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d10b      	bne.n	8005b2e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b1a:	f383 8811 	msr	BASEPRI, r3
 8005b1e:	f3bf 8f6f 	isb	sy
 8005b22:	f3bf 8f4f 	dsb	sy
 8005b26:	617b      	str	r3, [r7, #20]
}
 8005b28:	bf00      	nop
 8005b2a:	bf00      	nop
 8005b2c:	e7fd      	b.n	8005b2a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8005b58 <vTaskPlaceOnEventListRestricted+0x54>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	3318      	adds	r3, #24
 8005b34:	4619      	mov	r1, r3
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f7fe fe25 	bl	8004786 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d002      	beq.n	8005b48 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005b42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005b46:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005b48:	6879      	ldr	r1, [r7, #4]
 8005b4a:	68b8      	ldr	r0, [r7, #8]
 8005b4c:	f000 fa54 	bl	8005ff8 <prvAddCurrentTaskToDelayedList>
	}
 8005b50:	bf00      	nop
 8005b52:	3718      	adds	r7, #24
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	20000cac 	.word	0x20000cac

08005b5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b086      	sub	sp, #24
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d10b      	bne.n	8005b8a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b76:	f383 8811 	msr	BASEPRI, r3
 8005b7a:	f3bf 8f6f 	isb	sy
 8005b7e:	f3bf 8f4f 	dsb	sy
 8005b82:	60fb      	str	r3, [r7, #12]
}
 8005b84:	bf00      	nop
 8005b86:	bf00      	nop
 8005b88:	e7fd      	b.n	8005b86 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	3318      	adds	r3, #24
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f7fe fe56 	bl	8004840 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b94:	4b1d      	ldr	r3, [pc, #116]	@ (8005c0c <xTaskRemoveFromEventList+0xb0>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d11d      	bne.n	8005bd8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	3304      	adds	r3, #4
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f7fe fe4d 	bl	8004840 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005baa:	4b19      	ldr	r3, [pc, #100]	@ (8005c10 <xTaskRemoveFromEventList+0xb4>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d903      	bls.n	8005bba <xTaskRemoveFromEventList+0x5e>
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb6:	4a16      	ldr	r2, [pc, #88]	@ (8005c10 <xTaskRemoveFromEventList+0xb4>)
 8005bb8:	6013      	str	r3, [r2, #0]
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	4413      	add	r3, r2
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	4a13      	ldr	r2, [pc, #76]	@ (8005c14 <xTaskRemoveFromEventList+0xb8>)
 8005bc8:	441a      	add	r2, r3
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	3304      	adds	r3, #4
 8005bce:	4619      	mov	r1, r3
 8005bd0:	4610      	mov	r0, r2
 8005bd2:	f7fe fdd8 	bl	8004786 <vListInsertEnd>
 8005bd6:	e005      	b.n	8005be4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	3318      	adds	r3, #24
 8005bdc:	4619      	mov	r1, r3
 8005bde:	480e      	ldr	r0, [pc, #56]	@ (8005c18 <xTaskRemoveFromEventList+0xbc>)
 8005be0:	f7fe fdd1 	bl	8004786 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005be8:	4b0c      	ldr	r3, [pc, #48]	@ (8005c1c <xTaskRemoveFromEventList+0xc0>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d905      	bls.n	8005bfe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8005c20 <xTaskRemoveFromEventList+0xc4>)
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	601a      	str	r2, [r3, #0]
 8005bfc:	e001      	b.n	8005c02 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005c02:	697b      	ldr	r3, [r7, #20]
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3718      	adds	r7, #24
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	200011a8 	.word	0x200011a8
 8005c10:	20001188 	.word	0x20001188
 8005c14:	20000cb0 	.word	0x20000cb0
 8005c18:	20001140 	.word	0x20001140
 8005c1c:	20000cac 	.word	0x20000cac
 8005c20:	20001194 	.word	0x20001194

08005c24 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005c2c:	4b06      	ldr	r3, [pc, #24]	@ (8005c48 <vTaskInternalSetTimeOutState+0x24>)
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005c34:	4b05      	ldr	r3, [pc, #20]	@ (8005c4c <vTaskInternalSetTimeOutState+0x28>)
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	605a      	str	r2, [r3, #4]
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	20001198 	.word	0x20001198
 8005c4c:	20001184 	.word	0x20001184

08005c50 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b088      	sub	sp, #32
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d10b      	bne.n	8005c78 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c64:	f383 8811 	msr	BASEPRI, r3
 8005c68:	f3bf 8f6f 	isb	sy
 8005c6c:	f3bf 8f4f 	dsb	sy
 8005c70:	613b      	str	r3, [r7, #16]
}
 8005c72:	bf00      	nop
 8005c74:	bf00      	nop
 8005c76:	e7fd      	b.n	8005c74 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10b      	bne.n	8005c96 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c82:	f383 8811 	msr	BASEPRI, r3
 8005c86:	f3bf 8f6f 	isb	sy
 8005c8a:	f3bf 8f4f 	dsb	sy
 8005c8e:	60fb      	str	r3, [r7, #12]
}
 8005c90:	bf00      	nop
 8005c92:	bf00      	nop
 8005c94:	e7fd      	b.n	8005c92 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005c96:	f000 fe8f 	bl	80069b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005c9a:	4b1d      	ldr	r3, [pc, #116]	@ (8005d10 <xTaskCheckForTimeOut+0xc0>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	69ba      	ldr	r2, [r7, #24]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cb2:	d102      	bne.n	8005cba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	61fb      	str	r3, [r7, #28]
 8005cb8:	e023      	b.n	8005d02 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	4b15      	ldr	r3, [pc, #84]	@ (8005d14 <xTaskCheckForTimeOut+0xc4>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d007      	beq.n	8005cd6 <xTaskCheckForTimeOut+0x86>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	69ba      	ldr	r2, [r7, #24]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d302      	bcc.n	8005cd6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	61fb      	str	r3, [r7, #28]
 8005cd4:	e015      	b.n	8005d02 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d20b      	bcs.n	8005cf8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	1ad2      	subs	r2, r2, r3
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f7ff ff99 	bl	8005c24 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	61fb      	str	r3, [r7, #28]
 8005cf6:	e004      	b.n	8005d02 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005d02:	f000 fe8b 	bl	8006a1c <vPortExitCritical>

	return xReturn;
 8005d06:	69fb      	ldr	r3, [r7, #28]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3720      	adds	r7, #32
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	20001184 	.word	0x20001184
 8005d14:	20001198 	.word	0x20001198

08005d18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005d18:	b480      	push	{r7}
 8005d1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005d1c:	4b03      	ldr	r3, [pc, #12]	@ (8005d2c <vTaskMissedYield+0x14>)
 8005d1e:	2201      	movs	r2, #1
 8005d20:	601a      	str	r2, [r3, #0]
}
 8005d22:	bf00      	nop
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr
 8005d2c:	20001194 	.word	0x20001194

08005d30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b082      	sub	sp, #8
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005d38:	f000 f852 	bl	8005de0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005d3c:	4b06      	ldr	r3, [pc, #24]	@ (8005d58 <prvIdleTask+0x28>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d9f9      	bls.n	8005d38 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005d44:	4b05      	ldr	r3, [pc, #20]	@ (8005d5c <prvIdleTask+0x2c>)
 8005d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d4a:	601a      	str	r2, [r3, #0]
 8005d4c:	f3bf 8f4f 	dsb	sy
 8005d50:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005d54:	e7f0      	b.n	8005d38 <prvIdleTask+0x8>
 8005d56:	bf00      	nop
 8005d58:	20000cb0 	.word	0x20000cb0
 8005d5c:	e000ed04 	.word	0xe000ed04

08005d60 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d66:	2300      	movs	r3, #0
 8005d68:	607b      	str	r3, [r7, #4]
 8005d6a:	e00c      	b.n	8005d86 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4413      	add	r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	4a12      	ldr	r2, [pc, #72]	@ (8005dc0 <prvInitialiseTaskLists+0x60>)
 8005d78:	4413      	add	r3, r2
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f7fe fcd6 	bl	800472c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	3301      	adds	r3, #1
 8005d84:	607b      	str	r3, [r7, #4]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2b37      	cmp	r3, #55	@ 0x37
 8005d8a:	d9ef      	bls.n	8005d6c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005d8c:	480d      	ldr	r0, [pc, #52]	@ (8005dc4 <prvInitialiseTaskLists+0x64>)
 8005d8e:	f7fe fccd 	bl	800472c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005d92:	480d      	ldr	r0, [pc, #52]	@ (8005dc8 <prvInitialiseTaskLists+0x68>)
 8005d94:	f7fe fcca 	bl	800472c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005d98:	480c      	ldr	r0, [pc, #48]	@ (8005dcc <prvInitialiseTaskLists+0x6c>)
 8005d9a:	f7fe fcc7 	bl	800472c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005d9e:	480c      	ldr	r0, [pc, #48]	@ (8005dd0 <prvInitialiseTaskLists+0x70>)
 8005da0:	f7fe fcc4 	bl	800472c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005da4:	480b      	ldr	r0, [pc, #44]	@ (8005dd4 <prvInitialiseTaskLists+0x74>)
 8005da6:	f7fe fcc1 	bl	800472c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005daa:	4b0b      	ldr	r3, [pc, #44]	@ (8005dd8 <prvInitialiseTaskLists+0x78>)
 8005dac:	4a05      	ldr	r2, [pc, #20]	@ (8005dc4 <prvInitialiseTaskLists+0x64>)
 8005dae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005db0:	4b0a      	ldr	r3, [pc, #40]	@ (8005ddc <prvInitialiseTaskLists+0x7c>)
 8005db2:	4a05      	ldr	r2, [pc, #20]	@ (8005dc8 <prvInitialiseTaskLists+0x68>)
 8005db4:	601a      	str	r2, [r3, #0]
}
 8005db6:	bf00      	nop
 8005db8:	3708      	adds	r7, #8
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	20000cb0 	.word	0x20000cb0
 8005dc4:	20001110 	.word	0x20001110
 8005dc8:	20001124 	.word	0x20001124
 8005dcc:	20001140 	.word	0x20001140
 8005dd0:	20001154 	.word	0x20001154
 8005dd4:	2000116c 	.word	0x2000116c
 8005dd8:	20001138 	.word	0x20001138
 8005ddc:	2000113c 	.word	0x2000113c

08005de0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b082      	sub	sp, #8
 8005de4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005de6:	e019      	b.n	8005e1c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005de8:	f000 fde6 	bl	80069b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dec:	4b10      	ldr	r3, [pc, #64]	@ (8005e30 <prvCheckTasksWaitingTermination+0x50>)
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	3304      	adds	r3, #4
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f7fe fd21 	bl	8004840 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8005e34 <prvCheckTasksWaitingTermination+0x54>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	3b01      	subs	r3, #1
 8005e04:	4a0b      	ldr	r2, [pc, #44]	@ (8005e34 <prvCheckTasksWaitingTermination+0x54>)
 8005e06:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005e08:	4b0b      	ldr	r3, [pc, #44]	@ (8005e38 <prvCheckTasksWaitingTermination+0x58>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	3b01      	subs	r3, #1
 8005e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8005e38 <prvCheckTasksWaitingTermination+0x58>)
 8005e10:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005e12:	f000 fe03 	bl	8006a1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 f810 	bl	8005e3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e1c:	4b06      	ldr	r3, [pc, #24]	@ (8005e38 <prvCheckTasksWaitingTermination+0x58>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d1e1      	bne.n	8005de8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005e24:	bf00      	nop
 8005e26:	bf00      	nop
 8005e28:	3708      	adds	r7, #8
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	20001154 	.word	0x20001154
 8005e34:	20001180 	.word	0x20001180
 8005e38:	20001168 	.word	0x20001168

08005e3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b084      	sub	sp, #16
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d108      	bne.n	8005e60 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e52:	4618      	mov	r0, r3
 8005e54:	f000 ffa0 	bl	8006d98 <vPortFree>
				vPortFree( pxTCB );
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 ff9d 	bl	8006d98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005e5e:	e019      	b.n	8005e94 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	d103      	bne.n	8005e72 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 ff94 	bl	8006d98 <vPortFree>
	}
 8005e70:	e010      	b.n	8005e94 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d00b      	beq.n	8005e94 <prvDeleteTCB+0x58>
	__asm volatile
 8005e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e80:	f383 8811 	msr	BASEPRI, r3
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	f3bf 8f4f 	dsb	sy
 8005e8c:	60fb      	str	r3, [r7, #12]
}
 8005e8e:	bf00      	nop
 8005e90:	bf00      	nop
 8005e92:	e7fd      	b.n	8005e90 <prvDeleteTCB+0x54>
	}
 8005e94:	bf00      	nop
 8005e96:	3710      	adds	r7, #16
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8005ed4 <prvResetNextTaskUnblockTime+0x38>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d104      	bne.n	8005eb6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005eac:	4b0a      	ldr	r3, [pc, #40]	@ (8005ed8 <prvResetNextTaskUnblockTime+0x3c>)
 8005eae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005eb2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005eb4:	e008      	b.n	8005ec8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005eb6:	4b07      	ldr	r3, [pc, #28]	@ (8005ed4 <prvResetNextTaskUnblockTime+0x38>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	4a04      	ldr	r2, [pc, #16]	@ (8005ed8 <prvResetNextTaskUnblockTime+0x3c>)
 8005ec6:	6013      	str	r3, [r2, #0]
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr
 8005ed4:	20001138 	.word	0x20001138
 8005ed8:	200011a0 	.word	0x200011a0

08005edc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8005f10 <xTaskGetSchedulerState+0x34>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d102      	bne.n	8005ef0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005eea:	2301      	movs	r3, #1
 8005eec:	607b      	str	r3, [r7, #4]
 8005eee:	e008      	b.n	8005f02 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ef0:	4b08      	ldr	r3, [pc, #32]	@ (8005f14 <xTaskGetSchedulerState+0x38>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d102      	bne.n	8005efe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005ef8:	2302      	movs	r3, #2
 8005efa:	607b      	str	r3, [r7, #4]
 8005efc:	e001      	b.n	8005f02 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005efe:	2300      	movs	r3, #0
 8005f00:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005f02:	687b      	ldr	r3, [r7, #4]
	}
 8005f04:	4618      	mov	r0, r3
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr
 8005f10:	2000118c 	.word	0x2000118c
 8005f14:	200011a8 	.word	0x200011a8

08005f18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b086      	sub	sp, #24
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005f24:	2300      	movs	r3, #0
 8005f26:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d058      	beq.n	8005fe0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005f2e:	4b2f      	ldr	r3, [pc, #188]	@ (8005fec <xTaskPriorityDisinherit+0xd4>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d00b      	beq.n	8005f50 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f3c:	f383 8811 	msr	BASEPRI, r3
 8005f40:	f3bf 8f6f 	isb	sy
 8005f44:	f3bf 8f4f 	dsb	sy
 8005f48:	60fb      	str	r3, [r7, #12]
}
 8005f4a:	bf00      	nop
 8005f4c:	bf00      	nop
 8005f4e:	e7fd      	b.n	8005f4c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10b      	bne.n	8005f70 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5c:	f383 8811 	msr	BASEPRI, r3
 8005f60:	f3bf 8f6f 	isb	sy
 8005f64:	f3bf 8f4f 	dsb	sy
 8005f68:	60bb      	str	r3, [r7, #8]
}
 8005f6a:	bf00      	nop
 8005f6c:	bf00      	nop
 8005f6e:	e7fd      	b.n	8005f6c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f74:	1e5a      	subs	r2, r3, #1
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d02c      	beq.n	8005fe0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d128      	bne.n	8005fe0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	3304      	adds	r3, #4
 8005f92:	4618      	mov	r0, r3
 8005f94:	f7fe fc54 	bl	8004840 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8005ff0 <xTaskPriorityDisinherit+0xd8>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d903      	bls.n	8005fc0 <xTaskPriorityDisinherit+0xa8>
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fbc:	4a0c      	ldr	r2, [pc, #48]	@ (8005ff0 <xTaskPriorityDisinherit+0xd8>)
 8005fbe:	6013      	str	r3, [r2, #0]
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	4413      	add	r3, r2
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	4a09      	ldr	r2, [pc, #36]	@ (8005ff4 <xTaskPriorityDisinherit+0xdc>)
 8005fce:	441a      	add	r2, r3
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	3304      	adds	r3, #4
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	4610      	mov	r0, r2
 8005fd8:	f7fe fbd5 	bl	8004786 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005fe0:	697b      	ldr	r3, [r7, #20]
	}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3718      	adds	r7, #24
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	20000cac 	.word	0x20000cac
 8005ff0:	20001188 	.word	0x20001188
 8005ff4:	20000cb0 	.word	0x20000cb0

08005ff8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006002:	4b21      	ldr	r3, [pc, #132]	@ (8006088 <prvAddCurrentTaskToDelayedList+0x90>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006008:	4b20      	ldr	r3, [pc, #128]	@ (800608c <prvAddCurrentTaskToDelayedList+0x94>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	3304      	adds	r3, #4
 800600e:	4618      	mov	r0, r3
 8006010:	f7fe fc16 	bl	8004840 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800601a:	d10a      	bne.n	8006032 <prvAddCurrentTaskToDelayedList+0x3a>
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d007      	beq.n	8006032 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006022:	4b1a      	ldr	r3, [pc, #104]	@ (800608c <prvAddCurrentTaskToDelayedList+0x94>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	3304      	adds	r3, #4
 8006028:	4619      	mov	r1, r3
 800602a:	4819      	ldr	r0, [pc, #100]	@ (8006090 <prvAddCurrentTaskToDelayedList+0x98>)
 800602c:	f7fe fbab 	bl	8004786 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006030:	e026      	b.n	8006080 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4413      	add	r3, r2
 8006038:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800603a:	4b14      	ldr	r3, [pc, #80]	@ (800608c <prvAddCurrentTaskToDelayedList+0x94>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68ba      	ldr	r2, [r7, #8]
 8006040:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	429a      	cmp	r2, r3
 8006048:	d209      	bcs.n	800605e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800604a:	4b12      	ldr	r3, [pc, #72]	@ (8006094 <prvAddCurrentTaskToDelayedList+0x9c>)
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	4b0f      	ldr	r3, [pc, #60]	@ (800608c <prvAddCurrentTaskToDelayedList+0x94>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	3304      	adds	r3, #4
 8006054:	4619      	mov	r1, r3
 8006056:	4610      	mov	r0, r2
 8006058:	f7fe fbb9 	bl	80047ce <vListInsert>
}
 800605c:	e010      	b.n	8006080 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800605e:	4b0e      	ldr	r3, [pc, #56]	@ (8006098 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	4b0a      	ldr	r3, [pc, #40]	@ (800608c <prvAddCurrentTaskToDelayedList+0x94>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	3304      	adds	r3, #4
 8006068:	4619      	mov	r1, r3
 800606a:	4610      	mov	r0, r2
 800606c:	f7fe fbaf 	bl	80047ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006070:	4b0a      	ldr	r3, [pc, #40]	@ (800609c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68ba      	ldr	r2, [r7, #8]
 8006076:	429a      	cmp	r2, r3
 8006078:	d202      	bcs.n	8006080 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800607a:	4a08      	ldr	r2, [pc, #32]	@ (800609c <prvAddCurrentTaskToDelayedList+0xa4>)
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	6013      	str	r3, [r2, #0]
}
 8006080:	bf00      	nop
 8006082:	3710      	adds	r7, #16
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	20001184 	.word	0x20001184
 800608c:	20000cac 	.word	0x20000cac
 8006090:	2000116c 	.word	0x2000116c
 8006094:	2000113c 	.word	0x2000113c
 8006098:	20001138 	.word	0x20001138
 800609c:	200011a0 	.word	0x200011a0

080060a0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b08a      	sub	sp, #40	@ 0x28
 80060a4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80060a6:	2300      	movs	r3, #0
 80060a8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80060aa:	f000 fb13 	bl	80066d4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80060ae:	4b1d      	ldr	r3, [pc, #116]	@ (8006124 <xTimerCreateTimerTask+0x84>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d021      	beq.n	80060fa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80060b6:	2300      	movs	r3, #0
 80060b8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80060ba:	2300      	movs	r3, #0
 80060bc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80060be:	1d3a      	adds	r2, r7, #4
 80060c0:	f107 0108 	add.w	r1, r7, #8
 80060c4:	f107 030c 	add.w	r3, r7, #12
 80060c8:	4618      	mov	r0, r3
 80060ca:	f7fe fb15 	bl	80046f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80060ce:	6879      	ldr	r1, [r7, #4]
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	9202      	str	r2, [sp, #8]
 80060d6:	9301      	str	r3, [sp, #4]
 80060d8:	2302      	movs	r3, #2
 80060da:	9300      	str	r3, [sp, #0]
 80060dc:	2300      	movs	r3, #0
 80060de:	460a      	mov	r2, r1
 80060e0:	4911      	ldr	r1, [pc, #68]	@ (8006128 <xTimerCreateTimerTask+0x88>)
 80060e2:	4812      	ldr	r0, [pc, #72]	@ (800612c <xTimerCreateTimerTask+0x8c>)
 80060e4:	f7ff f8d0 	bl	8005288 <xTaskCreateStatic>
 80060e8:	4603      	mov	r3, r0
 80060ea:	4a11      	ldr	r2, [pc, #68]	@ (8006130 <xTimerCreateTimerTask+0x90>)
 80060ec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80060ee:	4b10      	ldr	r3, [pc, #64]	@ (8006130 <xTimerCreateTimerTask+0x90>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80060f6:	2301      	movs	r3, #1
 80060f8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d10b      	bne.n	8006118 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006104:	f383 8811 	msr	BASEPRI, r3
 8006108:	f3bf 8f6f 	isb	sy
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	613b      	str	r3, [r7, #16]
}
 8006112:	bf00      	nop
 8006114:	bf00      	nop
 8006116:	e7fd      	b.n	8006114 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006118:	697b      	ldr	r3, [r7, #20]
}
 800611a:	4618      	mov	r0, r3
 800611c:	3718      	adds	r7, #24
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	200011dc 	.word	0x200011dc
 8006128:	08007988 	.word	0x08007988
 800612c:	0800626d 	.word	0x0800626d
 8006130:	200011e0 	.word	0x200011e0

08006134 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b08a      	sub	sp, #40	@ 0x28
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]
 8006140:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006142:	2300      	movs	r3, #0
 8006144:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d10b      	bne.n	8006164 <xTimerGenericCommand+0x30>
	__asm volatile
 800614c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006150:	f383 8811 	msr	BASEPRI, r3
 8006154:	f3bf 8f6f 	isb	sy
 8006158:	f3bf 8f4f 	dsb	sy
 800615c:	623b      	str	r3, [r7, #32]
}
 800615e:	bf00      	nop
 8006160:	bf00      	nop
 8006162:	e7fd      	b.n	8006160 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006164:	4b19      	ldr	r3, [pc, #100]	@ (80061cc <xTimerGenericCommand+0x98>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d02a      	beq.n	80061c2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	2b05      	cmp	r3, #5
 800617c:	dc18      	bgt.n	80061b0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800617e:	f7ff fead 	bl	8005edc <xTaskGetSchedulerState>
 8006182:	4603      	mov	r3, r0
 8006184:	2b02      	cmp	r3, #2
 8006186:	d109      	bne.n	800619c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006188:	4b10      	ldr	r3, [pc, #64]	@ (80061cc <xTimerGenericCommand+0x98>)
 800618a:	6818      	ldr	r0, [r3, #0]
 800618c:	f107 0110 	add.w	r1, r7, #16
 8006190:	2300      	movs	r3, #0
 8006192:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006194:	f7fe fc88 	bl	8004aa8 <xQueueGenericSend>
 8006198:	6278      	str	r0, [r7, #36]	@ 0x24
 800619a:	e012      	b.n	80061c2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800619c:	4b0b      	ldr	r3, [pc, #44]	@ (80061cc <xTimerGenericCommand+0x98>)
 800619e:	6818      	ldr	r0, [r3, #0]
 80061a0:	f107 0110 	add.w	r1, r7, #16
 80061a4:	2300      	movs	r3, #0
 80061a6:	2200      	movs	r2, #0
 80061a8:	f7fe fc7e 	bl	8004aa8 <xQueueGenericSend>
 80061ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80061ae:	e008      	b.n	80061c2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80061b0:	4b06      	ldr	r3, [pc, #24]	@ (80061cc <xTimerGenericCommand+0x98>)
 80061b2:	6818      	ldr	r0, [r3, #0]
 80061b4:	f107 0110 	add.w	r1, r7, #16
 80061b8:	2300      	movs	r3, #0
 80061ba:	683a      	ldr	r2, [r7, #0]
 80061bc:	f7fe fd76 	bl	8004cac <xQueueGenericSendFromISR>
 80061c0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80061c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3728      	adds	r7, #40	@ 0x28
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	200011dc 	.word	0x200011dc

080061d0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b088      	sub	sp, #32
 80061d4:	af02      	add	r7, sp, #8
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061da:	4b23      	ldr	r3, [pc, #140]	@ (8006268 <prvProcessExpiredTimer+0x98>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	3304      	adds	r3, #4
 80061e8:	4618      	mov	r0, r3
 80061ea:	f7fe fb29 	bl	8004840 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061f4:	f003 0304 	and.w	r3, r3, #4
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d023      	beq.n	8006244 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	699a      	ldr	r2, [r3, #24]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	18d1      	adds	r1, r2, r3
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	683a      	ldr	r2, [r7, #0]
 8006208:	6978      	ldr	r0, [r7, #20]
 800620a:	f000 f8d5 	bl	80063b8 <prvInsertTimerInActiveList>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d020      	beq.n	8006256 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006214:	2300      	movs	r3, #0
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	2300      	movs	r3, #0
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	2100      	movs	r1, #0
 800621e:	6978      	ldr	r0, [r7, #20]
 8006220:	f7ff ff88 	bl	8006134 <xTimerGenericCommand>
 8006224:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d114      	bne.n	8006256 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800622c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006230:	f383 8811 	msr	BASEPRI, r3
 8006234:	f3bf 8f6f 	isb	sy
 8006238:	f3bf 8f4f 	dsb	sy
 800623c:	60fb      	str	r3, [r7, #12]
}
 800623e:	bf00      	nop
 8006240:	bf00      	nop
 8006242:	e7fd      	b.n	8006240 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800624a:	f023 0301 	bic.w	r3, r3, #1
 800624e:	b2da      	uxtb	r2, r3
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	6a1b      	ldr	r3, [r3, #32]
 800625a:	6978      	ldr	r0, [r7, #20]
 800625c:	4798      	blx	r3
}
 800625e:	bf00      	nop
 8006260:	3718      	adds	r7, #24
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
 8006266:	bf00      	nop
 8006268:	200011d4 	.word	0x200011d4

0800626c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006274:	f107 0308 	add.w	r3, r7, #8
 8006278:	4618      	mov	r0, r3
 800627a:	f000 f859 	bl	8006330 <prvGetNextExpireTime>
 800627e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	4619      	mov	r1, r3
 8006284:	68f8      	ldr	r0, [r7, #12]
 8006286:	f000 f805 	bl	8006294 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800628a:	f000 f8d7 	bl	800643c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800628e:	bf00      	nop
 8006290:	e7f0      	b.n	8006274 <prvTimerTask+0x8>
	...

08006294 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800629e:	f7ff fa37 	bl	8005710 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80062a2:	f107 0308 	add.w	r3, r7, #8
 80062a6:	4618      	mov	r0, r3
 80062a8:	f000 f866 	bl	8006378 <prvSampleTimeNow>
 80062ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d130      	bne.n	8006316 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10a      	bne.n	80062d0 <prvProcessTimerOrBlockTask+0x3c>
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	429a      	cmp	r2, r3
 80062c0:	d806      	bhi.n	80062d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80062c2:	f7ff fa33 	bl	800572c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80062c6:	68f9      	ldr	r1, [r7, #12]
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f7ff ff81 	bl	80061d0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80062ce:	e024      	b.n	800631a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d008      	beq.n	80062e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80062d6:	4b13      	ldr	r3, [pc, #76]	@ (8006324 <prvProcessTimerOrBlockTask+0x90>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d101      	bne.n	80062e4 <prvProcessTimerOrBlockTask+0x50>
 80062e0:	2301      	movs	r3, #1
 80062e2:	e000      	b.n	80062e6 <prvProcessTimerOrBlockTask+0x52>
 80062e4:	2300      	movs	r3, #0
 80062e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80062e8:	4b0f      	ldr	r3, [pc, #60]	@ (8006328 <prvProcessTimerOrBlockTask+0x94>)
 80062ea:	6818      	ldr	r0, [r3, #0]
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	683a      	ldr	r2, [r7, #0]
 80062f4:	4619      	mov	r1, r3
 80062f6:	f7fe ff93 	bl	8005220 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80062fa:	f7ff fa17 	bl	800572c <xTaskResumeAll>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d10a      	bne.n	800631a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006304:	4b09      	ldr	r3, [pc, #36]	@ (800632c <prvProcessTimerOrBlockTask+0x98>)
 8006306:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800630a:	601a      	str	r2, [r3, #0]
 800630c:	f3bf 8f4f 	dsb	sy
 8006310:	f3bf 8f6f 	isb	sy
}
 8006314:	e001      	b.n	800631a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006316:	f7ff fa09 	bl	800572c <xTaskResumeAll>
}
 800631a:	bf00      	nop
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
 8006322:	bf00      	nop
 8006324:	200011d8 	.word	0x200011d8
 8006328:	200011dc 	.word	0x200011dc
 800632c:	e000ed04 	.word	0xe000ed04

08006330 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006338:	4b0e      	ldr	r3, [pc, #56]	@ (8006374 <prvGetNextExpireTime+0x44>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d101      	bne.n	8006346 <prvGetNextExpireTime+0x16>
 8006342:	2201      	movs	r2, #1
 8006344:	e000      	b.n	8006348 <prvGetNextExpireTime+0x18>
 8006346:	2200      	movs	r2, #0
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d105      	bne.n	8006360 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006354:	4b07      	ldr	r3, [pc, #28]	@ (8006374 <prvGetNextExpireTime+0x44>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	60fb      	str	r3, [r7, #12]
 800635e:	e001      	b.n	8006364 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006360:	2300      	movs	r3, #0
 8006362:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006364:	68fb      	ldr	r3, [r7, #12]
}
 8006366:	4618      	mov	r0, r3
 8006368:	3714      	adds	r7, #20
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr
 8006372:	bf00      	nop
 8006374:	200011d4 	.word	0x200011d4

08006378 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006380:	f7ff fa72 	bl	8005868 <xTaskGetTickCount>
 8006384:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006386:	4b0b      	ldr	r3, [pc, #44]	@ (80063b4 <prvSampleTimeNow+0x3c>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	429a      	cmp	r2, r3
 800638e:	d205      	bcs.n	800639c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006390:	f000 f93a 	bl	8006608 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	601a      	str	r2, [r3, #0]
 800639a:	e002      	b.n	80063a2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80063a2:	4a04      	ldr	r2, [pc, #16]	@ (80063b4 <prvSampleTimeNow+0x3c>)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80063a8:	68fb      	ldr	r3, [r7, #12]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	200011e4 	.word	0x200011e4

080063b8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b086      	sub	sp, #24
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
 80063c4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80063c6:	2300      	movs	r3, #0
 80063c8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	68ba      	ldr	r2, [r7, #8]
 80063ce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	429a      	cmp	r2, r3
 80063dc:	d812      	bhi.n	8006404 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	1ad2      	subs	r2, r2, r3
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d302      	bcc.n	80063f2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80063ec:	2301      	movs	r3, #1
 80063ee:	617b      	str	r3, [r7, #20]
 80063f0:	e01b      	b.n	800642a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80063f2:	4b10      	ldr	r3, [pc, #64]	@ (8006434 <prvInsertTimerInActiveList+0x7c>)
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	3304      	adds	r3, #4
 80063fa:	4619      	mov	r1, r3
 80063fc:	4610      	mov	r0, r2
 80063fe:	f7fe f9e6 	bl	80047ce <vListInsert>
 8006402:	e012      	b.n	800642a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	429a      	cmp	r2, r3
 800640a:	d206      	bcs.n	800641a <prvInsertTimerInActiveList+0x62>
 800640c:	68ba      	ldr	r2, [r7, #8]
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	429a      	cmp	r2, r3
 8006412:	d302      	bcc.n	800641a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006414:	2301      	movs	r3, #1
 8006416:	617b      	str	r3, [r7, #20]
 8006418:	e007      	b.n	800642a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800641a:	4b07      	ldr	r3, [pc, #28]	@ (8006438 <prvInsertTimerInActiveList+0x80>)
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	3304      	adds	r3, #4
 8006422:	4619      	mov	r1, r3
 8006424:	4610      	mov	r0, r2
 8006426:	f7fe f9d2 	bl	80047ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800642a:	697b      	ldr	r3, [r7, #20]
}
 800642c:	4618      	mov	r0, r3
 800642e:	3718      	adds	r7, #24
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}
 8006434:	200011d8 	.word	0x200011d8
 8006438:	200011d4 	.word	0x200011d4

0800643c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b08e      	sub	sp, #56	@ 0x38
 8006440:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006442:	e0ce      	b.n	80065e2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	da19      	bge.n	800647e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800644a:	1d3b      	adds	r3, r7, #4
 800644c:	3304      	adds	r3, #4
 800644e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006452:	2b00      	cmp	r3, #0
 8006454:	d10b      	bne.n	800646e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645a:	f383 8811 	msr	BASEPRI, r3
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f3bf 8f4f 	dsb	sy
 8006466:	61fb      	str	r3, [r7, #28]
}
 8006468:	bf00      	nop
 800646a:	bf00      	nop
 800646c:	e7fd      	b.n	800646a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800646e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006474:	6850      	ldr	r0, [r2, #4]
 8006476:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006478:	6892      	ldr	r2, [r2, #8]
 800647a:	4611      	mov	r1, r2
 800647c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2b00      	cmp	r3, #0
 8006482:	f2c0 80ae 	blt.w	80065e2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800648a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800648c:	695b      	ldr	r3, [r3, #20]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d004      	beq.n	800649c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006494:	3304      	adds	r3, #4
 8006496:	4618      	mov	r0, r3
 8006498:	f7fe f9d2 	bl	8004840 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800649c:	463b      	mov	r3, r7
 800649e:	4618      	mov	r0, r3
 80064a0:	f7ff ff6a 	bl	8006378 <prvSampleTimeNow>
 80064a4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2b09      	cmp	r3, #9
 80064aa:	f200 8097 	bhi.w	80065dc <prvProcessReceivedCommands+0x1a0>
 80064ae:	a201      	add	r2, pc, #4	@ (adr r2, 80064b4 <prvProcessReceivedCommands+0x78>)
 80064b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b4:	080064dd 	.word	0x080064dd
 80064b8:	080064dd 	.word	0x080064dd
 80064bc:	080064dd 	.word	0x080064dd
 80064c0:	08006553 	.word	0x08006553
 80064c4:	08006567 	.word	0x08006567
 80064c8:	080065b3 	.word	0x080065b3
 80064cc:	080064dd 	.word	0x080064dd
 80064d0:	080064dd 	.word	0x080064dd
 80064d4:	08006553 	.word	0x08006553
 80064d8:	08006567 	.word	0x08006567
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80064dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064e2:	f043 0301 	orr.w	r3, r3, #1
 80064e6:	b2da      	uxtb	r2, r3
 80064e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80064ee:	68ba      	ldr	r2, [r7, #8]
 80064f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f2:	699b      	ldr	r3, [r3, #24]
 80064f4:	18d1      	adds	r1, r2, r3
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064fc:	f7ff ff5c 	bl	80063b8 <prvInsertTimerInActiveList>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d06c      	beq.n	80065e0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006508:	6a1b      	ldr	r3, [r3, #32]
 800650a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800650c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800650e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006510:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006514:	f003 0304 	and.w	r3, r3, #4
 8006518:	2b00      	cmp	r3, #0
 800651a:	d061      	beq.n	80065e0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006520:	699b      	ldr	r3, [r3, #24]
 8006522:	441a      	add	r2, r3
 8006524:	2300      	movs	r3, #0
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	2300      	movs	r3, #0
 800652a:	2100      	movs	r1, #0
 800652c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800652e:	f7ff fe01 	bl	8006134 <xTimerGenericCommand>
 8006532:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006534:	6a3b      	ldr	r3, [r7, #32]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d152      	bne.n	80065e0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800653a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800653e:	f383 8811 	msr	BASEPRI, r3
 8006542:	f3bf 8f6f 	isb	sy
 8006546:	f3bf 8f4f 	dsb	sy
 800654a:	61bb      	str	r3, [r7, #24]
}
 800654c:	bf00      	nop
 800654e:	bf00      	nop
 8006550:	e7fd      	b.n	800654e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006554:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006558:	f023 0301 	bic.w	r3, r3, #1
 800655c:	b2da      	uxtb	r2, r3
 800655e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006560:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006564:	e03d      	b.n	80065e2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006568:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800656c:	f043 0301 	orr.w	r3, r3, #1
 8006570:	b2da      	uxtb	r2, r3
 8006572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006574:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006578:	68ba      	ldr	r2, [r7, #8]
 800657a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800657e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006580:	699b      	ldr	r3, [r3, #24]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10b      	bne.n	800659e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800658a:	f383 8811 	msr	BASEPRI, r3
 800658e:	f3bf 8f6f 	isb	sy
 8006592:	f3bf 8f4f 	dsb	sy
 8006596:	617b      	str	r3, [r7, #20]
}
 8006598:	bf00      	nop
 800659a:	bf00      	nop
 800659c:	e7fd      	b.n	800659a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800659e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a0:	699a      	ldr	r2, [r3, #24]
 80065a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a4:	18d1      	adds	r1, r2, r3
 80065a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065ac:	f7ff ff04 	bl	80063b8 <prvInsertTimerInActiveList>
					break;
 80065b0:	e017      	b.n	80065e2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80065b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065b8:	f003 0302 	and.w	r3, r3, #2
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d103      	bne.n	80065c8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80065c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065c2:	f000 fbe9 	bl	8006d98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80065c6:	e00c      	b.n	80065e2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80065c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065ce:	f023 0301 	bic.w	r3, r3, #1
 80065d2:	b2da      	uxtb	r2, r3
 80065d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80065da:	e002      	b.n	80065e2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80065dc:	bf00      	nop
 80065de:	e000      	b.n	80065e2 <prvProcessReceivedCommands+0x1a6>
					break;
 80065e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80065e2:	4b08      	ldr	r3, [pc, #32]	@ (8006604 <prvProcessReceivedCommands+0x1c8>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	1d39      	adds	r1, r7, #4
 80065e8:	2200      	movs	r2, #0
 80065ea:	4618      	mov	r0, r3
 80065ec:	f7fe fbfc 	bl	8004de8 <xQueueReceive>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f47f af26 	bne.w	8006444 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80065f8:	bf00      	nop
 80065fa:	bf00      	nop
 80065fc:	3730      	adds	r7, #48	@ 0x30
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
 8006602:	bf00      	nop
 8006604:	200011dc 	.word	0x200011dc

08006608 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b088      	sub	sp, #32
 800660c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800660e:	e049      	b.n	80066a4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006610:	4b2e      	ldr	r3, [pc, #184]	@ (80066cc <prvSwitchTimerLists+0xc4>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800661a:	4b2c      	ldr	r3, [pc, #176]	@ (80066cc <prvSwitchTimerLists+0xc4>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	3304      	adds	r3, #4
 8006628:	4618      	mov	r0, r3
 800662a:	f7fe f909 	bl	8004840 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6a1b      	ldr	r3, [r3, #32]
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800663c:	f003 0304 	and.w	r3, r3, #4
 8006640:	2b00      	cmp	r3, #0
 8006642:	d02f      	beq.n	80066a4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	699b      	ldr	r3, [r3, #24]
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	4413      	add	r3, r2
 800664c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800664e:	68ba      	ldr	r2, [r7, #8]
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	429a      	cmp	r2, r3
 8006654:	d90e      	bls.n	8006674 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	68ba      	ldr	r2, [r7, #8]
 800665a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006662:	4b1a      	ldr	r3, [pc, #104]	@ (80066cc <prvSwitchTimerLists+0xc4>)
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	3304      	adds	r3, #4
 800666a:	4619      	mov	r1, r3
 800666c:	4610      	mov	r0, r2
 800666e:	f7fe f8ae 	bl	80047ce <vListInsert>
 8006672:	e017      	b.n	80066a4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006674:	2300      	movs	r3, #0
 8006676:	9300      	str	r3, [sp, #0]
 8006678:	2300      	movs	r3, #0
 800667a:	693a      	ldr	r2, [r7, #16]
 800667c:	2100      	movs	r1, #0
 800667e:	68f8      	ldr	r0, [r7, #12]
 8006680:	f7ff fd58 	bl	8006134 <xTimerGenericCommand>
 8006684:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d10b      	bne.n	80066a4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800668c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006690:	f383 8811 	msr	BASEPRI, r3
 8006694:	f3bf 8f6f 	isb	sy
 8006698:	f3bf 8f4f 	dsb	sy
 800669c:	603b      	str	r3, [r7, #0]
}
 800669e:	bf00      	nop
 80066a0:	bf00      	nop
 80066a2:	e7fd      	b.n	80066a0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80066a4:	4b09      	ldr	r3, [pc, #36]	@ (80066cc <prvSwitchTimerLists+0xc4>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d1b0      	bne.n	8006610 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80066ae:	4b07      	ldr	r3, [pc, #28]	@ (80066cc <prvSwitchTimerLists+0xc4>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80066b4:	4b06      	ldr	r3, [pc, #24]	@ (80066d0 <prvSwitchTimerLists+0xc8>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a04      	ldr	r2, [pc, #16]	@ (80066cc <prvSwitchTimerLists+0xc4>)
 80066ba:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80066bc:	4a04      	ldr	r2, [pc, #16]	@ (80066d0 <prvSwitchTimerLists+0xc8>)
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	6013      	str	r3, [r2, #0]
}
 80066c2:	bf00      	nop
 80066c4:	3718      	adds	r7, #24
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	200011d4 	.word	0x200011d4
 80066d0:	200011d8 	.word	0x200011d8

080066d4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b082      	sub	sp, #8
 80066d8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80066da:	f000 f96d 	bl	80069b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80066de:	4b15      	ldr	r3, [pc, #84]	@ (8006734 <prvCheckForValidListAndQueue+0x60>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d120      	bne.n	8006728 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80066e6:	4814      	ldr	r0, [pc, #80]	@ (8006738 <prvCheckForValidListAndQueue+0x64>)
 80066e8:	f7fe f820 	bl	800472c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80066ec:	4813      	ldr	r0, [pc, #76]	@ (800673c <prvCheckForValidListAndQueue+0x68>)
 80066ee:	f7fe f81d 	bl	800472c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80066f2:	4b13      	ldr	r3, [pc, #76]	@ (8006740 <prvCheckForValidListAndQueue+0x6c>)
 80066f4:	4a10      	ldr	r2, [pc, #64]	@ (8006738 <prvCheckForValidListAndQueue+0x64>)
 80066f6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80066f8:	4b12      	ldr	r3, [pc, #72]	@ (8006744 <prvCheckForValidListAndQueue+0x70>)
 80066fa:	4a10      	ldr	r2, [pc, #64]	@ (800673c <prvCheckForValidListAndQueue+0x68>)
 80066fc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80066fe:	2300      	movs	r3, #0
 8006700:	9300      	str	r3, [sp, #0]
 8006702:	4b11      	ldr	r3, [pc, #68]	@ (8006748 <prvCheckForValidListAndQueue+0x74>)
 8006704:	4a11      	ldr	r2, [pc, #68]	@ (800674c <prvCheckForValidListAndQueue+0x78>)
 8006706:	2110      	movs	r1, #16
 8006708:	200a      	movs	r0, #10
 800670a:	f7fe f92d 	bl	8004968 <xQueueGenericCreateStatic>
 800670e:	4603      	mov	r3, r0
 8006710:	4a08      	ldr	r2, [pc, #32]	@ (8006734 <prvCheckForValidListAndQueue+0x60>)
 8006712:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006714:	4b07      	ldr	r3, [pc, #28]	@ (8006734 <prvCheckForValidListAndQueue+0x60>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d005      	beq.n	8006728 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800671c:	4b05      	ldr	r3, [pc, #20]	@ (8006734 <prvCheckForValidListAndQueue+0x60>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	490b      	ldr	r1, [pc, #44]	@ (8006750 <prvCheckForValidListAndQueue+0x7c>)
 8006722:	4618      	mov	r0, r3
 8006724:	f7fe fd52 	bl	80051cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006728:	f000 f978 	bl	8006a1c <vPortExitCritical>
}
 800672c:	bf00      	nop
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop
 8006734:	200011dc 	.word	0x200011dc
 8006738:	200011ac 	.word	0x200011ac
 800673c:	200011c0 	.word	0x200011c0
 8006740:	200011d4 	.word	0x200011d4
 8006744:	200011d8 	.word	0x200011d8
 8006748:	20001288 	.word	0x20001288
 800674c:	200011e8 	.word	0x200011e8
 8006750:	08007990 	.word	0x08007990

08006754 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006754:	b480      	push	{r7}
 8006756:	b085      	sub	sp, #20
 8006758:	af00      	add	r7, sp, #0
 800675a:	60f8      	str	r0, [r7, #12]
 800675c:	60b9      	str	r1, [r7, #8]
 800675e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	3b04      	subs	r3, #4
 8006764:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800676c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	3b04      	subs	r3, #4
 8006772:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	f023 0201 	bic.w	r2, r3, #1
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	3b04      	subs	r3, #4
 8006782:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006784:	4a0c      	ldr	r2, [pc, #48]	@ (80067b8 <pxPortInitialiseStack+0x64>)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	3b14      	subs	r3, #20
 800678e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	3b04      	subs	r3, #4
 800679a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f06f 0202 	mvn.w	r2, #2
 80067a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	3b20      	subs	r3, #32
 80067a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80067aa:	68fb      	ldr	r3, [r7, #12]
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3714      	adds	r7, #20
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr
 80067b8:	080067bd 	.word	0x080067bd

080067bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80067bc:	b480      	push	{r7}
 80067be:	b085      	sub	sp, #20
 80067c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80067c2:	2300      	movs	r3, #0
 80067c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80067c6:	4b13      	ldr	r3, [pc, #76]	@ (8006814 <prvTaskExitError+0x58>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80067ce:	d00b      	beq.n	80067e8 <prvTaskExitError+0x2c>
	__asm volatile
 80067d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d4:	f383 8811 	msr	BASEPRI, r3
 80067d8:	f3bf 8f6f 	isb	sy
 80067dc:	f3bf 8f4f 	dsb	sy
 80067e0:	60fb      	str	r3, [r7, #12]
}
 80067e2:	bf00      	nop
 80067e4:	bf00      	nop
 80067e6:	e7fd      	b.n	80067e4 <prvTaskExitError+0x28>
	__asm volatile
 80067e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ec:	f383 8811 	msr	BASEPRI, r3
 80067f0:	f3bf 8f6f 	isb	sy
 80067f4:	f3bf 8f4f 	dsb	sy
 80067f8:	60bb      	str	r3, [r7, #8]
}
 80067fa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80067fc:	bf00      	nop
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d0fc      	beq.n	80067fe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006804:	bf00      	nop
 8006806:	bf00      	nop
 8006808:	3714      	adds	r7, #20
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr
 8006812:	bf00      	nop
 8006814:	20000014 	.word	0x20000014
	...

08006820 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006820:	4b07      	ldr	r3, [pc, #28]	@ (8006840 <pxCurrentTCBConst2>)
 8006822:	6819      	ldr	r1, [r3, #0]
 8006824:	6808      	ldr	r0, [r1, #0]
 8006826:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800682a:	f380 8809 	msr	PSP, r0
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f04f 0000 	mov.w	r0, #0
 8006836:	f380 8811 	msr	BASEPRI, r0
 800683a:	4770      	bx	lr
 800683c:	f3af 8000 	nop.w

08006840 <pxCurrentTCBConst2>:
 8006840:	20000cac 	.word	0x20000cac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006844:	bf00      	nop
 8006846:	bf00      	nop

08006848 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006848:	4808      	ldr	r0, [pc, #32]	@ (800686c <prvPortStartFirstTask+0x24>)
 800684a:	6800      	ldr	r0, [r0, #0]
 800684c:	6800      	ldr	r0, [r0, #0]
 800684e:	f380 8808 	msr	MSP, r0
 8006852:	f04f 0000 	mov.w	r0, #0
 8006856:	f380 8814 	msr	CONTROL, r0
 800685a:	b662      	cpsie	i
 800685c:	b661      	cpsie	f
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	f3bf 8f6f 	isb	sy
 8006866:	df00      	svc	0
 8006868:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800686a:	bf00      	nop
 800686c:	e000ed08 	.word	0xe000ed08

08006870 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006876:	4b47      	ldr	r3, [pc, #284]	@ (8006994 <xPortStartScheduler+0x124>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a47      	ldr	r2, [pc, #284]	@ (8006998 <xPortStartScheduler+0x128>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d10b      	bne.n	8006898 <xPortStartScheduler+0x28>
	__asm volatile
 8006880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006884:	f383 8811 	msr	BASEPRI, r3
 8006888:	f3bf 8f6f 	isb	sy
 800688c:	f3bf 8f4f 	dsb	sy
 8006890:	613b      	str	r3, [r7, #16]
}
 8006892:	bf00      	nop
 8006894:	bf00      	nop
 8006896:	e7fd      	b.n	8006894 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006898:	4b3e      	ldr	r3, [pc, #248]	@ (8006994 <xPortStartScheduler+0x124>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a3f      	ldr	r2, [pc, #252]	@ (800699c <xPortStartScheduler+0x12c>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d10b      	bne.n	80068ba <xPortStartScheduler+0x4a>
	__asm volatile
 80068a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a6:	f383 8811 	msr	BASEPRI, r3
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	f3bf 8f4f 	dsb	sy
 80068b2:	60fb      	str	r3, [r7, #12]
}
 80068b4:	bf00      	nop
 80068b6:	bf00      	nop
 80068b8:	e7fd      	b.n	80068b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80068ba:	4b39      	ldr	r3, [pc, #228]	@ (80069a0 <xPortStartScheduler+0x130>)
 80068bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	22ff      	movs	r2, #255	@ 0xff
 80068ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80068d4:	78fb      	ldrb	r3, [r7, #3]
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80068dc:	b2da      	uxtb	r2, r3
 80068de:	4b31      	ldr	r3, [pc, #196]	@ (80069a4 <xPortStartScheduler+0x134>)
 80068e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80068e2:	4b31      	ldr	r3, [pc, #196]	@ (80069a8 <xPortStartScheduler+0x138>)
 80068e4:	2207      	movs	r2, #7
 80068e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80068e8:	e009      	b.n	80068fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80068ea:	4b2f      	ldr	r3, [pc, #188]	@ (80069a8 <xPortStartScheduler+0x138>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	3b01      	subs	r3, #1
 80068f0:	4a2d      	ldr	r2, [pc, #180]	@ (80069a8 <xPortStartScheduler+0x138>)
 80068f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80068f4:	78fb      	ldrb	r3, [r7, #3]
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	005b      	lsls	r3, r3, #1
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80068fe:	78fb      	ldrb	r3, [r7, #3]
 8006900:	b2db      	uxtb	r3, r3
 8006902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006906:	2b80      	cmp	r3, #128	@ 0x80
 8006908:	d0ef      	beq.n	80068ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800690a:	4b27      	ldr	r3, [pc, #156]	@ (80069a8 <xPortStartScheduler+0x138>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f1c3 0307 	rsb	r3, r3, #7
 8006912:	2b04      	cmp	r3, #4
 8006914:	d00b      	beq.n	800692e <xPortStartScheduler+0xbe>
	__asm volatile
 8006916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800691a:	f383 8811 	msr	BASEPRI, r3
 800691e:	f3bf 8f6f 	isb	sy
 8006922:	f3bf 8f4f 	dsb	sy
 8006926:	60bb      	str	r3, [r7, #8]
}
 8006928:	bf00      	nop
 800692a:	bf00      	nop
 800692c:	e7fd      	b.n	800692a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800692e:	4b1e      	ldr	r3, [pc, #120]	@ (80069a8 <xPortStartScheduler+0x138>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	021b      	lsls	r3, r3, #8
 8006934:	4a1c      	ldr	r2, [pc, #112]	@ (80069a8 <xPortStartScheduler+0x138>)
 8006936:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006938:	4b1b      	ldr	r3, [pc, #108]	@ (80069a8 <xPortStartScheduler+0x138>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006940:	4a19      	ldr	r2, [pc, #100]	@ (80069a8 <xPortStartScheduler+0x138>)
 8006942:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	b2da      	uxtb	r2, r3
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800694c:	4b17      	ldr	r3, [pc, #92]	@ (80069ac <xPortStartScheduler+0x13c>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a16      	ldr	r2, [pc, #88]	@ (80069ac <xPortStartScheduler+0x13c>)
 8006952:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006956:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006958:	4b14      	ldr	r3, [pc, #80]	@ (80069ac <xPortStartScheduler+0x13c>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a13      	ldr	r2, [pc, #76]	@ (80069ac <xPortStartScheduler+0x13c>)
 800695e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006962:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006964:	f000 f8da 	bl	8006b1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006968:	4b11      	ldr	r3, [pc, #68]	@ (80069b0 <xPortStartScheduler+0x140>)
 800696a:	2200      	movs	r2, #0
 800696c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800696e:	f000 f8f9 	bl	8006b64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006972:	4b10      	ldr	r3, [pc, #64]	@ (80069b4 <xPortStartScheduler+0x144>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a0f      	ldr	r2, [pc, #60]	@ (80069b4 <xPortStartScheduler+0x144>)
 8006978:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800697c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800697e:	f7ff ff63 	bl	8006848 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006982:	f7ff f83b 	bl	80059fc <vTaskSwitchContext>
	prvTaskExitError();
 8006986:	f7ff ff19 	bl	80067bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800698a:	2300      	movs	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	3718      	adds	r7, #24
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}
 8006994:	e000ed00 	.word	0xe000ed00
 8006998:	410fc271 	.word	0x410fc271
 800699c:	410fc270 	.word	0x410fc270
 80069a0:	e000e400 	.word	0xe000e400
 80069a4:	200012d8 	.word	0x200012d8
 80069a8:	200012dc 	.word	0x200012dc
 80069ac:	e000ed20 	.word	0xe000ed20
 80069b0:	20000014 	.word	0x20000014
 80069b4:	e000ef34 	.word	0xe000ef34

080069b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
	__asm volatile
 80069be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c2:	f383 8811 	msr	BASEPRI, r3
 80069c6:	f3bf 8f6f 	isb	sy
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	607b      	str	r3, [r7, #4]
}
 80069d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80069d2:	4b10      	ldr	r3, [pc, #64]	@ (8006a14 <vPortEnterCritical+0x5c>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	3301      	adds	r3, #1
 80069d8:	4a0e      	ldr	r2, [pc, #56]	@ (8006a14 <vPortEnterCritical+0x5c>)
 80069da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80069dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006a14 <vPortEnterCritical+0x5c>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d110      	bne.n	8006a06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80069e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006a18 <vPortEnterCritical+0x60>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	b2db      	uxtb	r3, r3
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00b      	beq.n	8006a06 <vPortEnterCritical+0x4e>
	__asm volatile
 80069ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f2:	f383 8811 	msr	BASEPRI, r3
 80069f6:	f3bf 8f6f 	isb	sy
 80069fa:	f3bf 8f4f 	dsb	sy
 80069fe:	603b      	str	r3, [r7, #0]
}
 8006a00:	bf00      	nop
 8006a02:	bf00      	nop
 8006a04:	e7fd      	b.n	8006a02 <vPortEnterCritical+0x4a>
	}
}
 8006a06:	bf00      	nop
 8006a08:	370c      	adds	r7, #12
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	20000014 	.word	0x20000014
 8006a18:	e000ed04 	.word	0xe000ed04

08006a1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006a22:	4b12      	ldr	r3, [pc, #72]	@ (8006a6c <vPortExitCritical+0x50>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10b      	bne.n	8006a42 <vPortExitCritical+0x26>
	__asm volatile
 8006a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2e:	f383 8811 	msr	BASEPRI, r3
 8006a32:	f3bf 8f6f 	isb	sy
 8006a36:	f3bf 8f4f 	dsb	sy
 8006a3a:	607b      	str	r3, [r7, #4]
}
 8006a3c:	bf00      	nop
 8006a3e:	bf00      	nop
 8006a40:	e7fd      	b.n	8006a3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006a42:	4b0a      	ldr	r3, [pc, #40]	@ (8006a6c <vPortExitCritical+0x50>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3b01      	subs	r3, #1
 8006a48:	4a08      	ldr	r2, [pc, #32]	@ (8006a6c <vPortExitCritical+0x50>)
 8006a4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006a4c:	4b07      	ldr	r3, [pc, #28]	@ (8006a6c <vPortExitCritical+0x50>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d105      	bne.n	8006a60 <vPortExitCritical+0x44>
 8006a54:	2300      	movs	r3, #0
 8006a56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	f383 8811 	msr	BASEPRI, r3
}
 8006a5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006a60:	bf00      	nop
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr
 8006a6c:	20000014 	.word	0x20000014

08006a70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006a70:	f3ef 8009 	mrs	r0, PSP
 8006a74:	f3bf 8f6f 	isb	sy
 8006a78:	4b15      	ldr	r3, [pc, #84]	@ (8006ad0 <pxCurrentTCBConst>)
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	f01e 0f10 	tst.w	lr, #16
 8006a80:	bf08      	it	eq
 8006a82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006a86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a8a:	6010      	str	r0, [r2, #0]
 8006a8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006a90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006a94:	f380 8811 	msr	BASEPRI, r0
 8006a98:	f3bf 8f4f 	dsb	sy
 8006a9c:	f3bf 8f6f 	isb	sy
 8006aa0:	f7fe ffac 	bl	80059fc <vTaskSwitchContext>
 8006aa4:	f04f 0000 	mov.w	r0, #0
 8006aa8:	f380 8811 	msr	BASEPRI, r0
 8006aac:	bc09      	pop	{r0, r3}
 8006aae:	6819      	ldr	r1, [r3, #0]
 8006ab0:	6808      	ldr	r0, [r1, #0]
 8006ab2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab6:	f01e 0f10 	tst.w	lr, #16
 8006aba:	bf08      	it	eq
 8006abc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006ac0:	f380 8809 	msr	PSP, r0
 8006ac4:	f3bf 8f6f 	isb	sy
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	f3af 8000 	nop.w

08006ad0 <pxCurrentTCBConst>:
 8006ad0:	20000cac 	.word	0x20000cac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006ad4:	bf00      	nop
 8006ad6:	bf00      	nop

08006ad8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b082      	sub	sp, #8
 8006adc:	af00      	add	r7, sp, #0
	__asm volatile
 8006ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae2:	f383 8811 	msr	BASEPRI, r3
 8006ae6:	f3bf 8f6f 	isb	sy
 8006aea:	f3bf 8f4f 	dsb	sy
 8006aee:	607b      	str	r3, [r7, #4]
}
 8006af0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006af2:	f7fe fec9 	bl	8005888 <xTaskIncrementTick>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d003      	beq.n	8006b04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006afc:	4b06      	ldr	r3, [pc, #24]	@ (8006b18 <xPortSysTickHandler+0x40>)
 8006afe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b02:	601a      	str	r2, [r3, #0]
 8006b04:	2300      	movs	r3, #0
 8006b06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	f383 8811 	msr	BASEPRI, r3
}
 8006b0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006b10:	bf00      	nop
 8006b12:	3708      	adds	r7, #8
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}
 8006b18:	e000ed04 	.word	0xe000ed04

08006b1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006b20:	4b0b      	ldr	r3, [pc, #44]	@ (8006b50 <vPortSetupTimerInterrupt+0x34>)
 8006b22:	2200      	movs	r2, #0
 8006b24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006b26:	4b0b      	ldr	r3, [pc, #44]	@ (8006b54 <vPortSetupTimerInterrupt+0x38>)
 8006b28:	2200      	movs	r2, #0
 8006b2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b58 <vPortSetupTimerInterrupt+0x3c>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a0a      	ldr	r2, [pc, #40]	@ (8006b5c <vPortSetupTimerInterrupt+0x40>)
 8006b32:	fba2 2303 	umull	r2, r3, r2, r3
 8006b36:	099b      	lsrs	r3, r3, #6
 8006b38:	4a09      	ldr	r2, [pc, #36]	@ (8006b60 <vPortSetupTimerInterrupt+0x44>)
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006b3e:	4b04      	ldr	r3, [pc, #16]	@ (8006b50 <vPortSetupTimerInterrupt+0x34>)
 8006b40:	2207      	movs	r2, #7
 8006b42:	601a      	str	r2, [r3, #0]
}
 8006b44:	bf00      	nop
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	e000e010 	.word	0xe000e010
 8006b54:	e000e018 	.word	0xe000e018
 8006b58:	20000008 	.word	0x20000008
 8006b5c:	10624dd3 	.word	0x10624dd3
 8006b60:	e000e014 	.word	0xe000e014

08006b64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006b64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006b74 <vPortEnableVFP+0x10>
 8006b68:	6801      	ldr	r1, [r0, #0]
 8006b6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006b6e:	6001      	str	r1, [r0, #0]
 8006b70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006b72:	bf00      	nop
 8006b74:	e000ed88 	.word	0xe000ed88

08006b78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006b78:	b480      	push	{r7}
 8006b7a:	b085      	sub	sp, #20
 8006b7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006b7e:	f3ef 8305 	mrs	r3, IPSR
 8006b82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2b0f      	cmp	r3, #15
 8006b88:	d915      	bls.n	8006bb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006b8a:	4a18      	ldr	r2, [pc, #96]	@ (8006bec <vPortValidateInterruptPriority+0x74>)
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	4413      	add	r3, r2
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006b94:	4b16      	ldr	r3, [pc, #88]	@ (8006bf0 <vPortValidateInterruptPriority+0x78>)
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	7afa      	ldrb	r2, [r7, #11]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d20b      	bcs.n	8006bb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba2:	f383 8811 	msr	BASEPRI, r3
 8006ba6:	f3bf 8f6f 	isb	sy
 8006baa:	f3bf 8f4f 	dsb	sy
 8006bae:	607b      	str	r3, [r7, #4]
}
 8006bb0:	bf00      	nop
 8006bb2:	bf00      	nop
 8006bb4:	e7fd      	b.n	8006bb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8006bf4 <vPortValidateInterruptPriority+0x7c>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8006bf8 <vPortValidateInterruptPriority+0x80>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d90b      	bls.n	8006bde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bca:	f383 8811 	msr	BASEPRI, r3
 8006bce:	f3bf 8f6f 	isb	sy
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	603b      	str	r3, [r7, #0]
}
 8006bd8:	bf00      	nop
 8006bda:	bf00      	nop
 8006bdc:	e7fd      	b.n	8006bda <vPortValidateInterruptPriority+0x62>
	}
 8006bde:	bf00      	nop
 8006be0:	3714      	adds	r7, #20
 8006be2:	46bd      	mov	sp, r7
 8006be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be8:	4770      	bx	lr
 8006bea:	bf00      	nop
 8006bec:	e000e3f0 	.word	0xe000e3f0
 8006bf0:	200012d8 	.word	0x200012d8
 8006bf4:	e000ed0c 	.word	0xe000ed0c
 8006bf8:	200012dc 	.word	0x200012dc

08006bfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b08a      	sub	sp, #40	@ 0x28
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006c04:	2300      	movs	r3, #0
 8006c06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006c08:	f7fe fd82 	bl	8005710 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006c0c:	4b5c      	ldr	r3, [pc, #368]	@ (8006d80 <pvPortMalloc+0x184>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d101      	bne.n	8006c18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006c14:	f000 f924 	bl	8006e60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006c18:	4b5a      	ldr	r3, [pc, #360]	@ (8006d84 <pvPortMalloc+0x188>)
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4013      	ands	r3, r2
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f040 8095 	bne.w	8006d50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d01e      	beq.n	8006c6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006c2c:	2208      	movs	r2, #8
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4413      	add	r3, r2
 8006c32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f003 0307 	and.w	r3, r3, #7
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d015      	beq.n	8006c6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f023 0307 	bic.w	r3, r3, #7
 8006c44:	3308      	adds	r3, #8
 8006c46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f003 0307 	and.w	r3, r3, #7
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00b      	beq.n	8006c6a <pvPortMalloc+0x6e>
	__asm volatile
 8006c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c56:	f383 8811 	msr	BASEPRI, r3
 8006c5a:	f3bf 8f6f 	isb	sy
 8006c5e:	f3bf 8f4f 	dsb	sy
 8006c62:	617b      	str	r3, [r7, #20]
}
 8006c64:	bf00      	nop
 8006c66:	bf00      	nop
 8006c68:	e7fd      	b.n	8006c66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d06f      	beq.n	8006d50 <pvPortMalloc+0x154>
 8006c70:	4b45      	ldr	r3, [pc, #276]	@ (8006d88 <pvPortMalloc+0x18c>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d86a      	bhi.n	8006d50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006c7a:	4b44      	ldr	r3, [pc, #272]	@ (8006d8c <pvPortMalloc+0x190>)
 8006c7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006c7e:	4b43      	ldr	r3, [pc, #268]	@ (8006d8c <pvPortMalloc+0x190>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c84:	e004      	b.n	8006c90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d903      	bls.n	8006ca2 <pvPortMalloc+0xa6>
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1f1      	bne.n	8006c86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006ca2:	4b37      	ldr	r3, [pc, #220]	@ (8006d80 <pvPortMalloc+0x184>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d051      	beq.n	8006d50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006cac:	6a3b      	ldr	r3, [r7, #32]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	2208      	movs	r2, #8
 8006cb2:	4413      	add	r3, r2
 8006cb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	6a3b      	ldr	r3, [r7, #32]
 8006cbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc0:	685a      	ldr	r2, [r3, #4]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	1ad2      	subs	r2, r2, r3
 8006cc6:	2308      	movs	r3, #8
 8006cc8:	005b      	lsls	r3, r3, #1
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d920      	bls.n	8006d10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006cce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	f003 0307 	and.w	r3, r3, #7
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00b      	beq.n	8006cf8 <pvPortMalloc+0xfc>
	__asm volatile
 8006ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce4:	f383 8811 	msr	BASEPRI, r3
 8006ce8:	f3bf 8f6f 	isb	sy
 8006cec:	f3bf 8f4f 	dsb	sy
 8006cf0:	613b      	str	r3, [r7, #16]
}
 8006cf2:	bf00      	nop
 8006cf4:	bf00      	nop
 8006cf6:	e7fd      	b.n	8006cf4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfa:	685a      	ldr	r2, [r3, #4]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	1ad2      	subs	r2, r2, r3
 8006d00:	69bb      	ldr	r3, [r7, #24]
 8006d02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006d0a:	69b8      	ldr	r0, [r7, #24]
 8006d0c:	f000 f90a 	bl	8006f24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006d10:	4b1d      	ldr	r3, [pc, #116]	@ (8006d88 <pvPortMalloc+0x18c>)
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	1ad3      	subs	r3, r2, r3
 8006d1a:	4a1b      	ldr	r2, [pc, #108]	@ (8006d88 <pvPortMalloc+0x18c>)
 8006d1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8006d88 <pvPortMalloc+0x18c>)
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	4b1b      	ldr	r3, [pc, #108]	@ (8006d90 <pvPortMalloc+0x194>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d203      	bcs.n	8006d32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006d2a:	4b17      	ldr	r3, [pc, #92]	@ (8006d88 <pvPortMalloc+0x18c>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a18      	ldr	r2, [pc, #96]	@ (8006d90 <pvPortMalloc+0x194>)
 8006d30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d34:	685a      	ldr	r2, [r3, #4]
 8006d36:	4b13      	ldr	r3, [pc, #76]	@ (8006d84 <pvPortMalloc+0x188>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	431a      	orrs	r2, r3
 8006d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d42:	2200      	movs	r2, #0
 8006d44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006d46:	4b13      	ldr	r3, [pc, #76]	@ (8006d94 <pvPortMalloc+0x198>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	4a11      	ldr	r2, [pc, #68]	@ (8006d94 <pvPortMalloc+0x198>)
 8006d4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006d50:	f7fe fcec 	bl	800572c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	f003 0307 	and.w	r3, r3, #7
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00b      	beq.n	8006d76 <pvPortMalloc+0x17a>
	__asm volatile
 8006d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d62:	f383 8811 	msr	BASEPRI, r3
 8006d66:	f3bf 8f6f 	isb	sy
 8006d6a:	f3bf 8f4f 	dsb	sy
 8006d6e:	60fb      	str	r3, [r7, #12]
}
 8006d70:	bf00      	nop
 8006d72:	bf00      	nop
 8006d74:	e7fd      	b.n	8006d72 <pvPortMalloc+0x176>
	return pvReturn;
 8006d76:	69fb      	ldr	r3, [r7, #28]
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3728      	adds	r7, #40	@ 0x28
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}
 8006d80:	20004ee8 	.word	0x20004ee8
 8006d84:	20004efc 	.word	0x20004efc
 8006d88:	20004eec 	.word	0x20004eec
 8006d8c:	20004ee0 	.word	0x20004ee0
 8006d90:	20004ef0 	.word	0x20004ef0
 8006d94:	20004ef4 	.word	0x20004ef4

08006d98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b086      	sub	sp, #24
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d04f      	beq.n	8006e4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006daa:	2308      	movs	r3, #8
 8006dac:	425b      	negs	r3, r3
 8006dae:	697a      	ldr	r2, [r7, #20]
 8006db0:	4413      	add	r3, r2
 8006db2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	4b25      	ldr	r3, [pc, #148]	@ (8006e54 <vPortFree+0xbc>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10b      	bne.n	8006dde <vPortFree+0x46>
	__asm volatile
 8006dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dca:	f383 8811 	msr	BASEPRI, r3
 8006dce:	f3bf 8f6f 	isb	sy
 8006dd2:	f3bf 8f4f 	dsb	sy
 8006dd6:	60fb      	str	r3, [r7, #12]
}
 8006dd8:	bf00      	nop
 8006dda:	bf00      	nop
 8006ddc:	e7fd      	b.n	8006dda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d00b      	beq.n	8006dfe <vPortFree+0x66>
	__asm volatile
 8006de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dea:	f383 8811 	msr	BASEPRI, r3
 8006dee:	f3bf 8f6f 	isb	sy
 8006df2:	f3bf 8f4f 	dsb	sy
 8006df6:	60bb      	str	r3, [r7, #8]
}
 8006df8:	bf00      	nop
 8006dfa:	bf00      	nop
 8006dfc:	e7fd      	b.n	8006dfa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	4b14      	ldr	r3, [pc, #80]	@ (8006e54 <vPortFree+0xbc>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4013      	ands	r3, r2
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d01e      	beq.n	8006e4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d11a      	bne.n	8006e4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	685a      	ldr	r2, [r3, #4]
 8006e18:	4b0e      	ldr	r3, [pc, #56]	@ (8006e54 <vPortFree+0xbc>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	43db      	mvns	r3, r3
 8006e1e:	401a      	ands	r2, r3
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006e24:	f7fe fc74 	bl	8005710 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	685a      	ldr	r2, [r3, #4]
 8006e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e58 <vPortFree+0xc0>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4413      	add	r3, r2
 8006e32:	4a09      	ldr	r2, [pc, #36]	@ (8006e58 <vPortFree+0xc0>)
 8006e34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006e36:	6938      	ldr	r0, [r7, #16]
 8006e38:	f000 f874 	bl	8006f24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006e3c:	4b07      	ldr	r3, [pc, #28]	@ (8006e5c <vPortFree+0xc4>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	3301      	adds	r3, #1
 8006e42:	4a06      	ldr	r2, [pc, #24]	@ (8006e5c <vPortFree+0xc4>)
 8006e44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006e46:	f7fe fc71 	bl	800572c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006e4a:	bf00      	nop
 8006e4c:	3718      	adds	r7, #24
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop
 8006e54:	20004efc 	.word	0x20004efc
 8006e58:	20004eec 	.word	0x20004eec
 8006e5c:	20004ef8 	.word	0x20004ef8

08006e60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006e66:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006e6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006e6c:	4b27      	ldr	r3, [pc, #156]	@ (8006f0c <prvHeapInit+0xac>)
 8006e6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f003 0307 	and.w	r3, r3, #7
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00c      	beq.n	8006e94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	3307      	adds	r3, #7
 8006e7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f023 0307 	bic.w	r3, r3, #7
 8006e86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006e88:	68ba      	ldr	r2, [r7, #8]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	1ad3      	subs	r3, r2, r3
 8006e8e:	4a1f      	ldr	r2, [pc, #124]	@ (8006f0c <prvHeapInit+0xac>)
 8006e90:	4413      	add	r3, r2
 8006e92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006e98:	4a1d      	ldr	r2, [pc, #116]	@ (8006f10 <prvHeapInit+0xb0>)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8006f10 <prvHeapInit+0xb0>)
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	68ba      	ldr	r2, [r7, #8]
 8006ea8:	4413      	add	r3, r2
 8006eaa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006eac:	2208      	movs	r2, #8
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	1a9b      	subs	r3, r3, r2
 8006eb2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f023 0307 	bic.w	r3, r3, #7
 8006eba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	4a15      	ldr	r2, [pc, #84]	@ (8006f14 <prvHeapInit+0xb4>)
 8006ec0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ec2:	4b14      	ldr	r3, [pc, #80]	@ (8006f14 <prvHeapInit+0xb4>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006eca:	4b12      	ldr	r3, [pc, #72]	@ (8006f14 <prvHeapInit+0xb4>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	1ad2      	subs	r2, r2, r3
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8006f14 <prvHeapInit+0xb4>)
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	4a0a      	ldr	r2, [pc, #40]	@ (8006f18 <prvHeapInit+0xb8>)
 8006eee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	4a09      	ldr	r2, [pc, #36]	@ (8006f1c <prvHeapInit+0xbc>)
 8006ef6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006ef8:	4b09      	ldr	r3, [pc, #36]	@ (8006f20 <prvHeapInit+0xc0>)
 8006efa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006efe:	601a      	str	r2, [r3, #0]
}
 8006f00:	bf00      	nop
 8006f02:	3714      	adds	r7, #20
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr
 8006f0c:	200012e0 	.word	0x200012e0
 8006f10:	20004ee0 	.word	0x20004ee0
 8006f14:	20004ee8 	.word	0x20004ee8
 8006f18:	20004ef0 	.word	0x20004ef0
 8006f1c:	20004eec 	.word	0x20004eec
 8006f20:	20004efc 	.word	0x20004efc

08006f24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006f24:	b480      	push	{r7}
 8006f26:	b085      	sub	sp, #20
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006f2c:	4b28      	ldr	r3, [pc, #160]	@ (8006fd0 <prvInsertBlockIntoFreeList+0xac>)
 8006f2e:	60fb      	str	r3, [r7, #12]
 8006f30:	e002      	b.n	8006f38 <prvInsertBlockIntoFreeList+0x14>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	60fb      	str	r3, [r7, #12]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d8f7      	bhi.n	8006f32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d108      	bne.n	8006f66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	441a      	add	r2, r3
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	68ba      	ldr	r2, [r7, #8]
 8006f70:	441a      	add	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d118      	bne.n	8006fac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	4b15      	ldr	r3, [pc, #84]	@ (8006fd4 <prvInsertBlockIntoFreeList+0xb0>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d00d      	beq.n	8006fa2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	685a      	ldr	r2, [r3, #4]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	441a      	add	r2, r3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	601a      	str	r2, [r3, #0]
 8006fa0:	e008      	b.n	8006fb4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8006fd4 <prvInsertBlockIntoFreeList+0xb0>)
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	601a      	str	r2, [r3, #0]
 8006faa:	e003      	b.n	8006fb4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006fb4:	68fa      	ldr	r2, [r7, #12]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d002      	beq.n	8006fc2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fc2:	bf00      	nop
 8006fc4:	3714      	adds	r7, #20
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop
 8006fd0:	20004ee0 	.word	0x20004ee0
 8006fd4:	20004ee8 	.word	0x20004ee8

08006fd8 <siprintf>:
 8006fd8:	b40e      	push	{r1, r2, r3}
 8006fda:	b500      	push	{lr}
 8006fdc:	b09c      	sub	sp, #112	@ 0x70
 8006fde:	ab1d      	add	r3, sp, #116	@ 0x74
 8006fe0:	9002      	str	r0, [sp, #8]
 8006fe2:	9006      	str	r0, [sp, #24]
 8006fe4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006fe8:	4809      	ldr	r0, [pc, #36]	@ (8007010 <siprintf+0x38>)
 8006fea:	9107      	str	r1, [sp, #28]
 8006fec:	9104      	str	r1, [sp, #16]
 8006fee:	4909      	ldr	r1, [pc, #36]	@ (8007014 <siprintf+0x3c>)
 8006ff0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ff4:	9105      	str	r1, [sp, #20]
 8006ff6:	6800      	ldr	r0, [r0, #0]
 8006ff8:	9301      	str	r3, [sp, #4]
 8006ffa:	a902      	add	r1, sp, #8
 8006ffc:	f000 f8aa 	bl	8007154 <_svfiprintf_r>
 8007000:	9b02      	ldr	r3, [sp, #8]
 8007002:	2200      	movs	r2, #0
 8007004:	701a      	strb	r2, [r3, #0]
 8007006:	b01c      	add	sp, #112	@ 0x70
 8007008:	f85d eb04 	ldr.w	lr, [sp], #4
 800700c:	b003      	add	sp, #12
 800700e:	4770      	bx	lr
 8007010:	20000018 	.word	0x20000018
 8007014:	ffff0208 	.word	0xffff0208

08007018 <memset>:
 8007018:	4402      	add	r2, r0
 800701a:	4603      	mov	r3, r0
 800701c:	4293      	cmp	r3, r2
 800701e:	d100      	bne.n	8007022 <memset+0xa>
 8007020:	4770      	bx	lr
 8007022:	f803 1b01 	strb.w	r1, [r3], #1
 8007026:	e7f9      	b.n	800701c <memset+0x4>

08007028 <__errno>:
 8007028:	4b01      	ldr	r3, [pc, #4]	@ (8007030 <__errno+0x8>)
 800702a:	6818      	ldr	r0, [r3, #0]
 800702c:	4770      	bx	lr
 800702e:	bf00      	nop
 8007030:	20000018 	.word	0x20000018

08007034 <__libc_init_array>:
 8007034:	b570      	push	{r4, r5, r6, lr}
 8007036:	4d0d      	ldr	r5, [pc, #52]	@ (800706c <__libc_init_array+0x38>)
 8007038:	4c0d      	ldr	r4, [pc, #52]	@ (8007070 <__libc_init_array+0x3c>)
 800703a:	1b64      	subs	r4, r4, r5
 800703c:	10a4      	asrs	r4, r4, #2
 800703e:	2600      	movs	r6, #0
 8007040:	42a6      	cmp	r6, r4
 8007042:	d109      	bne.n	8007058 <__libc_init_array+0x24>
 8007044:	4d0b      	ldr	r5, [pc, #44]	@ (8007074 <__libc_init_array+0x40>)
 8007046:	4c0c      	ldr	r4, [pc, #48]	@ (8007078 <__libc_init_array+0x44>)
 8007048:	f000 fc66 	bl	8007918 <_init>
 800704c:	1b64      	subs	r4, r4, r5
 800704e:	10a4      	asrs	r4, r4, #2
 8007050:	2600      	movs	r6, #0
 8007052:	42a6      	cmp	r6, r4
 8007054:	d105      	bne.n	8007062 <__libc_init_array+0x2e>
 8007056:	bd70      	pop	{r4, r5, r6, pc}
 8007058:	f855 3b04 	ldr.w	r3, [r5], #4
 800705c:	4798      	blx	r3
 800705e:	3601      	adds	r6, #1
 8007060:	e7ee      	b.n	8007040 <__libc_init_array+0xc>
 8007062:	f855 3b04 	ldr.w	r3, [r5], #4
 8007066:	4798      	blx	r3
 8007068:	3601      	adds	r6, #1
 800706a:	e7f2      	b.n	8007052 <__libc_init_array+0x1e>
 800706c:	080087d8 	.word	0x080087d8
 8007070:	080087d8 	.word	0x080087d8
 8007074:	080087d8 	.word	0x080087d8
 8007078:	080087dc 	.word	0x080087dc

0800707c <__retarget_lock_acquire_recursive>:
 800707c:	4770      	bx	lr

0800707e <__retarget_lock_release_recursive>:
 800707e:	4770      	bx	lr

08007080 <memcpy>:
 8007080:	440a      	add	r2, r1
 8007082:	4291      	cmp	r1, r2
 8007084:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007088:	d100      	bne.n	800708c <memcpy+0xc>
 800708a:	4770      	bx	lr
 800708c:	b510      	push	{r4, lr}
 800708e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007092:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007096:	4291      	cmp	r1, r2
 8007098:	d1f9      	bne.n	800708e <memcpy+0xe>
 800709a:	bd10      	pop	{r4, pc}

0800709c <__ssputs_r>:
 800709c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070a0:	688e      	ldr	r6, [r1, #8]
 80070a2:	461f      	mov	r7, r3
 80070a4:	42be      	cmp	r6, r7
 80070a6:	680b      	ldr	r3, [r1, #0]
 80070a8:	4682      	mov	sl, r0
 80070aa:	460c      	mov	r4, r1
 80070ac:	4690      	mov	r8, r2
 80070ae:	d82d      	bhi.n	800710c <__ssputs_r+0x70>
 80070b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80070b8:	d026      	beq.n	8007108 <__ssputs_r+0x6c>
 80070ba:	6965      	ldr	r5, [r4, #20]
 80070bc:	6909      	ldr	r1, [r1, #16]
 80070be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070c2:	eba3 0901 	sub.w	r9, r3, r1
 80070c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070ca:	1c7b      	adds	r3, r7, #1
 80070cc:	444b      	add	r3, r9
 80070ce:	106d      	asrs	r5, r5, #1
 80070d0:	429d      	cmp	r5, r3
 80070d2:	bf38      	it	cc
 80070d4:	461d      	movcc	r5, r3
 80070d6:	0553      	lsls	r3, r2, #21
 80070d8:	d527      	bpl.n	800712a <__ssputs_r+0x8e>
 80070da:	4629      	mov	r1, r5
 80070dc:	f000 f958 	bl	8007390 <_malloc_r>
 80070e0:	4606      	mov	r6, r0
 80070e2:	b360      	cbz	r0, 800713e <__ssputs_r+0xa2>
 80070e4:	6921      	ldr	r1, [r4, #16]
 80070e6:	464a      	mov	r2, r9
 80070e8:	f7ff ffca 	bl	8007080 <memcpy>
 80070ec:	89a3      	ldrh	r3, [r4, #12]
 80070ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80070f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070f6:	81a3      	strh	r3, [r4, #12]
 80070f8:	6126      	str	r6, [r4, #16]
 80070fa:	6165      	str	r5, [r4, #20]
 80070fc:	444e      	add	r6, r9
 80070fe:	eba5 0509 	sub.w	r5, r5, r9
 8007102:	6026      	str	r6, [r4, #0]
 8007104:	60a5      	str	r5, [r4, #8]
 8007106:	463e      	mov	r6, r7
 8007108:	42be      	cmp	r6, r7
 800710a:	d900      	bls.n	800710e <__ssputs_r+0x72>
 800710c:	463e      	mov	r6, r7
 800710e:	6820      	ldr	r0, [r4, #0]
 8007110:	4632      	mov	r2, r6
 8007112:	4641      	mov	r1, r8
 8007114:	f000 fb84 	bl	8007820 <memmove>
 8007118:	68a3      	ldr	r3, [r4, #8]
 800711a:	1b9b      	subs	r3, r3, r6
 800711c:	60a3      	str	r3, [r4, #8]
 800711e:	6823      	ldr	r3, [r4, #0]
 8007120:	4433      	add	r3, r6
 8007122:	6023      	str	r3, [r4, #0]
 8007124:	2000      	movs	r0, #0
 8007126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800712a:	462a      	mov	r2, r5
 800712c:	f000 fb4a 	bl	80077c4 <_realloc_r>
 8007130:	4606      	mov	r6, r0
 8007132:	2800      	cmp	r0, #0
 8007134:	d1e0      	bne.n	80070f8 <__ssputs_r+0x5c>
 8007136:	6921      	ldr	r1, [r4, #16]
 8007138:	4650      	mov	r0, sl
 800713a:	f000 fb9b 	bl	8007874 <_free_r>
 800713e:	230c      	movs	r3, #12
 8007140:	f8ca 3000 	str.w	r3, [sl]
 8007144:	89a3      	ldrh	r3, [r4, #12]
 8007146:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800714a:	81a3      	strh	r3, [r4, #12]
 800714c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007150:	e7e9      	b.n	8007126 <__ssputs_r+0x8a>
	...

08007154 <_svfiprintf_r>:
 8007154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007158:	4698      	mov	r8, r3
 800715a:	898b      	ldrh	r3, [r1, #12]
 800715c:	061b      	lsls	r3, r3, #24
 800715e:	b09d      	sub	sp, #116	@ 0x74
 8007160:	4607      	mov	r7, r0
 8007162:	460d      	mov	r5, r1
 8007164:	4614      	mov	r4, r2
 8007166:	d510      	bpl.n	800718a <_svfiprintf_r+0x36>
 8007168:	690b      	ldr	r3, [r1, #16]
 800716a:	b973      	cbnz	r3, 800718a <_svfiprintf_r+0x36>
 800716c:	2140      	movs	r1, #64	@ 0x40
 800716e:	f000 f90f 	bl	8007390 <_malloc_r>
 8007172:	6028      	str	r0, [r5, #0]
 8007174:	6128      	str	r0, [r5, #16]
 8007176:	b930      	cbnz	r0, 8007186 <_svfiprintf_r+0x32>
 8007178:	230c      	movs	r3, #12
 800717a:	603b      	str	r3, [r7, #0]
 800717c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007180:	b01d      	add	sp, #116	@ 0x74
 8007182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007186:	2340      	movs	r3, #64	@ 0x40
 8007188:	616b      	str	r3, [r5, #20]
 800718a:	2300      	movs	r3, #0
 800718c:	9309      	str	r3, [sp, #36]	@ 0x24
 800718e:	2320      	movs	r3, #32
 8007190:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007194:	f8cd 800c 	str.w	r8, [sp, #12]
 8007198:	2330      	movs	r3, #48	@ 0x30
 800719a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007338 <_svfiprintf_r+0x1e4>
 800719e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80071a2:	f04f 0901 	mov.w	r9, #1
 80071a6:	4623      	mov	r3, r4
 80071a8:	469a      	mov	sl, r3
 80071aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071ae:	b10a      	cbz	r2, 80071b4 <_svfiprintf_r+0x60>
 80071b0:	2a25      	cmp	r2, #37	@ 0x25
 80071b2:	d1f9      	bne.n	80071a8 <_svfiprintf_r+0x54>
 80071b4:	ebba 0b04 	subs.w	fp, sl, r4
 80071b8:	d00b      	beq.n	80071d2 <_svfiprintf_r+0x7e>
 80071ba:	465b      	mov	r3, fp
 80071bc:	4622      	mov	r2, r4
 80071be:	4629      	mov	r1, r5
 80071c0:	4638      	mov	r0, r7
 80071c2:	f7ff ff6b 	bl	800709c <__ssputs_r>
 80071c6:	3001      	adds	r0, #1
 80071c8:	f000 80a7 	beq.w	800731a <_svfiprintf_r+0x1c6>
 80071cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071ce:	445a      	add	r2, fp
 80071d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80071d2:	f89a 3000 	ldrb.w	r3, [sl]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f000 809f 	beq.w	800731a <_svfiprintf_r+0x1c6>
 80071dc:	2300      	movs	r3, #0
 80071de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80071e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071e6:	f10a 0a01 	add.w	sl, sl, #1
 80071ea:	9304      	str	r3, [sp, #16]
 80071ec:	9307      	str	r3, [sp, #28]
 80071ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80071f4:	4654      	mov	r4, sl
 80071f6:	2205      	movs	r2, #5
 80071f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071fc:	484e      	ldr	r0, [pc, #312]	@ (8007338 <_svfiprintf_r+0x1e4>)
 80071fe:	f7f9 f80f 	bl	8000220 <memchr>
 8007202:	9a04      	ldr	r2, [sp, #16]
 8007204:	b9d8      	cbnz	r0, 800723e <_svfiprintf_r+0xea>
 8007206:	06d0      	lsls	r0, r2, #27
 8007208:	bf44      	itt	mi
 800720a:	2320      	movmi	r3, #32
 800720c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007210:	0711      	lsls	r1, r2, #28
 8007212:	bf44      	itt	mi
 8007214:	232b      	movmi	r3, #43	@ 0x2b
 8007216:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800721a:	f89a 3000 	ldrb.w	r3, [sl]
 800721e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007220:	d015      	beq.n	800724e <_svfiprintf_r+0xfa>
 8007222:	9a07      	ldr	r2, [sp, #28]
 8007224:	4654      	mov	r4, sl
 8007226:	2000      	movs	r0, #0
 8007228:	f04f 0c0a 	mov.w	ip, #10
 800722c:	4621      	mov	r1, r4
 800722e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007232:	3b30      	subs	r3, #48	@ 0x30
 8007234:	2b09      	cmp	r3, #9
 8007236:	d94b      	bls.n	80072d0 <_svfiprintf_r+0x17c>
 8007238:	b1b0      	cbz	r0, 8007268 <_svfiprintf_r+0x114>
 800723a:	9207      	str	r2, [sp, #28]
 800723c:	e014      	b.n	8007268 <_svfiprintf_r+0x114>
 800723e:	eba0 0308 	sub.w	r3, r0, r8
 8007242:	fa09 f303 	lsl.w	r3, r9, r3
 8007246:	4313      	orrs	r3, r2
 8007248:	9304      	str	r3, [sp, #16]
 800724a:	46a2      	mov	sl, r4
 800724c:	e7d2      	b.n	80071f4 <_svfiprintf_r+0xa0>
 800724e:	9b03      	ldr	r3, [sp, #12]
 8007250:	1d19      	adds	r1, r3, #4
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	9103      	str	r1, [sp, #12]
 8007256:	2b00      	cmp	r3, #0
 8007258:	bfbb      	ittet	lt
 800725a:	425b      	neglt	r3, r3
 800725c:	f042 0202 	orrlt.w	r2, r2, #2
 8007260:	9307      	strge	r3, [sp, #28]
 8007262:	9307      	strlt	r3, [sp, #28]
 8007264:	bfb8      	it	lt
 8007266:	9204      	strlt	r2, [sp, #16]
 8007268:	7823      	ldrb	r3, [r4, #0]
 800726a:	2b2e      	cmp	r3, #46	@ 0x2e
 800726c:	d10a      	bne.n	8007284 <_svfiprintf_r+0x130>
 800726e:	7863      	ldrb	r3, [r4, #1]
 8007270:	2b2a      	cmp	r3, #42	@ 0x2a
 8007272:	d132      	bne.n	80072da <_svfiprintf_r+0x186>
 8007274:	9b03      	ldr	r3, [sp, #12]
 8007276:	1d1a      	adds	r2, r3, #4
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	9203      	str	r2, [sp, #12]
 800727c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007280:	3402      	adds	r4, #2
 8007282:	9305      	str	r3, [sp, #20]
 8007284:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007348 <_svfiprintf_r+0x1f4>
 8007288:	7821      	ldrb	r1, [r4, #0]
 800728a:	2203      	movs	r2, #3
 800728c:	4650      	mov	r0, sl
 800728e:	f7f8 ffc7 	bl	8000220 <memchr>
 8007292:	b138      	cbz	r0, 80072a4 <_svfiprintf_r+0x150>
 8007294:	9b04      	ldr	r3, [sp, #16]
 8007296:	eba0 000a 	sub.w	r0, r0, sl
 800729a:	2240      	movs	r2, #64	@ 0x40
 800729c:	4082      	lsls	r2, r0
 800729e:	4313      	orrs	r3, r2
 80072a0:	3401      	adds	r4, #1
 80072a2:	9304      	str	r3, [sp, #16]
 80072a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072a8:	4824      	ldr	r0, [pc, #144]	@ (800733c <_svfiprintf_r+0x1e8>)
 80072aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072ae:	2206      	movs	r2, #6
 80072b0:	f7f8 ffb6 	bl	8000220 <memchr>
 80072b4:	2800      	cmp	r0, #0
 80072b6:	d036      	beq.n	8007326 <_svfiprintf_r+0x1d2>
 80072b8:	4b21      	ldr	r3, [pc, #132]	@ (8007340 <_svfiprintf_r+0x1ec>)
 80072ba:	bb1b      	cbnz	r3, 8007304 <_svfiprintf_r+0x1b0>
 80072bc:	9b03      	ldr	r3, [sp, #12]
 80072be:	3307      	adds	r3, #7
 80072c0:	f023 0307 	bic.w	r3, r3, #7
 80072c4:	3308      	adds	r3, #8
 80072c6:	9303      	str	r3, [sp, #12]
 80072c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ca:	4433      	add	r3, r6
 80072cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80072ce:	e76a      	b.n	80071a6 <_svfiprintf_r+0x52>
 80072d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80072d4:	460c      	mov	r4, r1
 80072d6:	2001      	movs	r0, #1
 80072d8:	e7a8      	b.n	800722c <_svfiprintf_r+0xd8>
 80072da:	2300      	movs	r3, #0
 80072dc:	3401      	adds	r4, #1
 80072de:	9305      	str	r3, [sp, #20]
 80072e0:	4619      	mov	r1, r3
 80072e2:	f04f 0c0a 	mov.w	ip, #10
 80072e6:	4620      	mov	r0, r4
 80072e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072ec:	3a30      	subs	r2, #48	@ 0x30
 80072ee:	2a09      	cmp	r2, #9
 80072f0:	d903      	bls.n	80072fa <_svfiprintf_r+0x1a6>
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d0c6      	beq.n	8007284 <_svfiprintf_r+0x130>
 80072f6:	9105      	str	r1, [sp, #20]
 80072f8:	e7c4      	b.n	8007284 <_svfiprintf_r+0x130>
 80072fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80072fe:	4604      	mov	r4, r0
 8007300:	2301      	movs	r3, #1
 8007302:	e7f0      	b.n	80072e6 <_svfiprintf_r+0x192>
 8007304:	ab03      	add	r3, sp, #12
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	462a      	mov	r2, r5
 800730a:	4b0e      	ldr	r3, [pc, #56]	@ (8007344 <_svfiprintf_r+0x1f0>)
 800730c:	a904      	add	r1, sp, #16
 800730e:	4638      	mov	r0, r7
 8007310:	f3af 8000 	nop.w
 8007314:	1c42      	adds	r2, r0, #1
 8007316:	4606      	mov	r6, r0
 8007318:	d1d6      	bne.n	80072c8 <_svfiprintf_r+0x174>
 800731a:	89ab      	ldrh	r3, [r5, #12]
 800731c:	065b      	lsls	r3, r3, #25
 800731e:	f53f af2d 	bmi.w	800717c <_svfiprintf_r+0x28>
 8007322:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007324:	e72c      	b.n	8007180 <_svfiprintf_r+0x2c>
 8007326:	ab03      	add	r3, sp, #12
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	462a      	mov	r2, r5
 800732c:	4b05      	ldr	r3, [pc, #20]	@ (8007344 <_svfiprintf_r+0x1f0>)
 800732e:	a904      	add	r1, sp, #16
 8007330:	4638      	mov	r0, r7
 8007332:	f000 f91b 	bl	800756c <_printf_i>
 8007336:	e7ed      	b.n	8007314 <_svfiprintf_r+0x1c0>
 8007338:	0800879c 	.word	0x0800879c
 800733c:	080087a6 	.word	0x080087a6
 8007340:	00000000 	.word	0x00000000
 8007344:	0800709d 	.word	0x0800709d
 8007348:	080087a2 	.word	0x080087a2

0800734c <sbrk_aligned>:
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	4e0f      	ldr	r6, [pc, #60]	@ (800738c <sbrk_aligned+0x40>)
 8007350:	460c      	mov	r4, r1
 8007352:	6831      	ldr	r1, [r6, #0]
 8007354:	4605      	mov	r5, r0
 8007356:	b911      	cbnz	r1, 800735e <sbrk_aligned+0x12>
 8007358:	f000 fa7c 	bl	8007854 <_sbrk_r>
 800735c:	6030      	str	r0, [r6, #0]
 800735e:	4621      	mov	r1, r4
 8007360:	4628      	mov	r0, r5
 8007362:	f000 fa77 	bl	8007854 <_sbrk_r>
 8007366:	1c43      	adds	r3, r0, #1
 8007368:	d103      	bne.n	8007372 <sbrk_aligned+0x26>
 800736a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800736e:	4620      	mov	r0, r4
 8007370:	bd70      	pop	{r4, r5, r6, pc}
 8007372:	1cc4      	adds	r4, r0, #3
 8007374:	f024 0403 	bic.w	r4, r4, #3
 8007378:	42a0      	cmp	r0, r4
 800737a:	d0f8      	beq.n	800736e <sbrk_aligned+0x22>
 800737c:	1a21      	subs	r1, r4, r0
 800737e:	4628      	mov	r0, r5
 8007380:	f000 fa68 	bl	8007854 <_sbrk_r>
 8007384:	3001      	adds	r0, #1
 8007386:	d1f2      	bne.n	800736e <sbrk_aligned+0x22>
 8007388:	e7ef      	b.n	800736a <sbrk_aligned+0x1e>
 800738a:	bf00      	nop
 800738c:	2000503c 	.word	0x2000503c

08007390 <_malloc_r>:
 8007390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007394:	1ccd      	adds	r5, r1, #3
 8007396:	f025 0503 	bic.w	r5, r5, #3
 800739a:	3508      	adds	r5, #8
 800739c:	2d0c      	cmp	r5, #12
 800739e:	bf38      	it	cc
 80073a0:	250c      	movcc	r5, #12
 80073a2:	2d00      	cmp	r5, #0
 80073a4:	4606      	mov	r6, r0
 80073a6:	db01      	blt.n	80073ac <_malloc_r+0x1c>
 80073a8:	42a9      	cmp	r1, r5
 80073aa:	d904      	bls.n	80073b6 <_malloc_r+0x26>
 80073ac:	230c      	movs	r3, #12
 80073ae:	6033      	str	r3, [r6, #0]
 80073b0:	2000      	movs	r0, #0
 80073b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800748c <_malloc_r+0xfc>
 80073ba:	f000 f9f7 	bl	80077ac <__malloc_lock>
 80073be:	f8d8 3000 	ldr.w	r3, [r8]
 80073c2:	461c      	mov	r4, r3
 80073c4:	bb44      	cbnz	r4, 8007418 <_malloc_r+0x88>
 80073c6:	4629      	mov	r1, r5
 80073c8:	4630      	mov	r0, r6
 80073ca:	f7ff ffbf 	bl	800734c <sbrk_aligned>
 80073ce:	1c43      	adds	r3, r0, #1
 80073d0:	4604      	mov	r4, r0
 80073d2:	d158      	bne.n	8007486 <_malloc_r+0xf6>
 80073d4:	f8d8 4000 	ldr.w	r4, [r8]
 80073d8:	4627      	mov	r7, r4
 80073da:	2f00      	cmp	r7, #0
 80073dc:	d143      	bne.n	8007466 <_malloc_r+0xd6>
 80073de:	2c00      	cmp	r4, #0
 80073e0:	d04b      	beq.n	800747a <_malloc_r+0xea>
 80073e2:	6823      	ldr	r3, [r4, #0]
 80073e4:	4639      	mov	r1, r7
 80073e6:	4630      	mov	r0, r6
 80073e8:	eb04 0903 	add.w	r9, r4, r3
 80073ec:	f000 fa32 	bl	8007854 <_sbrk_r>
 80073f0:	4581      	cmp	r9, r0
 80073f2:	d142      	bne.n	800747a <_malloc_r+0xea>
 80073f4:	6821      	ldr	r1, [r4, #0]
 80073f6:	1a6d      	subs	r5, r5, r1
 80073f8:	4629      	mov	r1, r5
 80073fa:	4630      	mov	r0, r6
 80073fc:	f7ff ffa6 	bl	800734c <sbrk_aligned>
 8007400:	3001      	adds	r0, #1
 8007402:	d03a      	beq.n	800747a <_malloc_r+0xea>
 8007404:	6823      	ldr	r3, [r4, #0]
 8007406:	442b      	add	r3, r5
 8007408:	6023      	str	r3, [r4, #0]
 800740a:	f8d8 3000 	ldr.w	r3, [r8]
 800740e:	685a      	ldr	r2, [r3, #4]
 8007410:	bb62      	cbnz	r2, 800746c <_malloc_r+0xdc>
 8007412:	f8c8 7000 	str.w	r7, [r8]
 8007416:	e00f      	b.n	8007438 <_malloc_r+0xa8>
 8007418:	6822      	ldr	r2, [r4, #0]
 800741a:	1b52      	subs	r2, r2, r5
 800741c:	d420      	bmi.n	8007460 <_malloc_r+0xd0>
 800741e:	2a0b      	cmp	r2, #11
 8007420:	d917      	bls.n	8007452 <_malloc_r+0xc2>
 8007422:	1961      	adds	r1, r4, r5
 8007424:	42a3      	cmp	r3, r4
 8007426:	6025      	str	r5, [r4, #0]
 8007428:	bf18      	it	ne
 800742a:	6059      	strne	r1, [r3, #4]
 800742c:	6863      	ldr	r3, [r4, #4]
 800742e:	bf08      	it	eq
 8007430:	f8c8 1000 	streq.w	r1, [r8]
 8007434:	5162      	str	r2, [r4, r5]
 8007436:	604b      	str	r3, [r1, #4]
 8007438:	4630      	mov	r0, r6
 800743a:	f000 f9bd 	bl	80077b8 <__malloc_unlock>
 800743e:	f104 000b 	add.w	r0, r4, #11
 8007442:	1d23      	adds	r3, r4, #4
 8007444:	f020 0007 	bic.w	r0, r0, #7
 8007448:	1ac2      	subs	r2, r0, r3
 800744a:	bf1c      	itt	ne
 800744c:	1a1b      	subne	r3, r3, r0
 800744e:	50a3      	strne	r3, [r4, r2]
 8007450:	e7af      	b.n	80073b2 <_malloc_r+0x22>
 8007452:	6862      	ldr	r2, [r4, #4]
 8007454:	42a3      	cmp	r3, r4
 8007456:	bf0c      	ite	eq
 8007458:	f8c8 2000 	streq.w	r2, [r8]
 800745c:	605a      	strne	r2, [r3, #4]
 800745e:	e7eb      	b.n	8007438 <_malloc_r+0xa8>
 8007460:	4623      	mov	r3, r4
 8007462:	6864      	ldr	r4, [r4, #4]
 8007464:	e7ae      	b.n	80073c4 <_malloc_r+0x34>
 8007466:	463c      	mov	r4, r7
 8007468:	687f      	ldr	r7, [r7, #4]
 800746a:	e7b6      	b.n	80073da <_malloc_r+0x4a>
 800746c:	461a      	mov	r2, r3
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	42a3      	cmp	r3, r4
 8007472:	d1fb      	bne.n	800746c <_malloc_r+0xdc>
 8007474:	2300      	movs	r3, #0
 8007476:	6053      	str	r3, [r2, #4]
 8007478:	e7de      	b.n	8007438 <_malloc_r+0xa8>
 800747a:	230c      	movs	r3, #12
 800747c:	6033      	str	r3, [r6, #0]
 800747e:	4630      	mov	r0, r6
 8007480:	f000 f99a 	bl	80077b8 <__malloc_unlock>
 8007484:	e794      	b.n	80073b0 <_malloc_r+0x20>
 8007486:	6005      	str	r5, [r0, #0]
 8007488:	e7d6      	b.n	8007438 <_malloc_r+0xa8>
 800748a:	bf00      	nop
 800748c:	20005040 	.word	0x20005040

08007490 <_printf_common>:
 8007490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007494:	4616      	mov	r6, r2
 8007496:	4698      	mov	r8, r3
 8007498:	688a      	ldr	r2, [r1, #8]
 800749a:	690b      	ldr	r3, [r1, #16]
 800749c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074a0:	4293      	cmp	r3, r2
 80074a2:	bfb8      	it	lt
 80074a4:	4613      	movlt	r3, r2
 80074a6:	6033      	str	r3, [r6, #0]
 80074a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80074ac:	4607      	mov	r7, r0
 80074ae:	460c      	mov	r4, r1
 80074b0:	b10a      	cbz	r2, 80074b6 <_printf_common+0x26>
 80074b2:	3301      	adds	r3, #1
 80074b4:	6033      	str	r3, [r6, #0]
 80074b6:	6823      	ldr	r3, [r4, #0]
 80074b8:	0699      	lsls	r1, r3, #26
 80074ba:	bf42      	ittt	mi
 80074bc:	6833      	ldrmi	r3, [r6, #0]
 80074be:	3302      	addmi	r3, #2
 80074c0:	6033      	strmi	r3, [r6, #0]
 80074c2:	6825      	ldr	r5, [r4, #0]
 80074c4:	f015 0506 	ands.w	r5, r5, #6
 80074c8:	d106      	bne.n	80074d8 <_printf_common+0x48>
 80074ca:	f104 0a19 	add.w	sl, r4, #25
 80074ce:	68e3      	ldr	r3, [r4, #12]
 80074d0:	6832      	ldr	r2, [r6, #0]
 80074d2:	1a9b      	subs	r3, r3, r2
 80074d4:	42ab      	cmp	r3, r5
 80074d6:	dc26      	bgt.n	8007526 <_printf_common+0x96>
 80074d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80074dc:	6822      	ldr	r2, [r4, #0]
 80074de:	3b00      	subs	r3, #0
 80074e0:	bf18      	it	ne
 80074e2:	2301      	movne	r3, #1
 80074e4:	0692      	lsls	r2, r2, #26
 80074e6:	d42b      	bmi.n	8007540 <_printf_common+0xb0>
 80074e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80074ec:	4641      	mov	r1, r8
 80074ee:	4638      	mov	r0, r7
 80074f0:	47c8      	blx	r9
 80074f2:	3001      	adds	r0, #1
 80074f4:	d01e      	beq.n	8007534 <_printf_common+0xa4>
 80074f6:	6823      	ldr	r3, [r4, #0]
 80074f8:	6922      	ldr	r2, [r4, #16]
 80074fa:	f003 0306 	and.w	r3, r3, #6
 80074fe:	2b04      	cmp	r3, #4
 8007500:	bf02      	ittt	eq
 8007502:	68e5      	ldreq	r5, [r4, #12]
 8007504:	6833      	ldreq	r3, [r6, #0]
 8007506:	1aed      	subeq	r5, r5, r3
 8007508:	68a3      	ldr	r3, [r4, #8]
 800750a:	bf0c      	ite	eq
 800750c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007510:	2500      	movne	r5, #0
 8007512:	4293      	cmp	r3, r2
 8007514:	bfc4      	itt	gt
 8007516:	1a9b      	subgt	r3, r3, r2
 8007518:	18ed      	addgt	r5, r5, r3
 800751a:	2600      	movs	r6, #0
 800751c:	341a      	adds	r4, #26
 800751e:	42b5      	cmp	r5, r6
 8007520:	d11a      	bne.n	8007558 <_printf_common+0xc8>
 8007522:	2000      	movs	r0, #0
 8007524:	e008      	b.n	8007538 <_printf_common+0xa8>
 8007526:	2301      	movs	r3, #1
 8007528:	4652      	mov	r2, sl
 800752a:	4641      	mov	r1, r8
 800752c:	4638      	mov	r0, r7
 800752e:	47c8      	blx	r9
 8007530:	3001      	adds	r0, #1
 8007532:	d103      	bne.n	800753c <_printf_common+0xac>
 8007534:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800753c:	3501      	adds	r5, #1
 800753e:	e7c6      	b.n	80074ce <_printf_common+0x3e>
 8007540:	18e1      	adds	r1, r4, r3
 8007542:	1c5a      	adds	r2, r3, #1
 8007544:	2030      	movs	r0, #48	@ 0x30
 8007546:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800754a:	4422      	add	r2, r4
 800754c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007550:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007554:	3302      	adds	r3, #2
 8007556:	e7c7      	b.n	80074e8 <_printf_common+0x58>
 8007558:	2301      	movs	r3, #1
 800755a:	4622      	mov	r2, r4
 800755c:	4641      	mov	r1, r8
 800755e:	4638      	mov	r0, r7
 8007560:	47c8      	blx	r9
 8007562:	3001      	adds	r0, #1
 8007564:	d0e6      	beq.n	8007534 <_printf_common+0xa4>
 8007566:	3601      	adds	r6, #1
 8007568:	e7d9      	b.n	800751e <_printf_common+0x8e>
	...

0800756c <_printf_i>:
 800756c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007570:	7e0f      	ldrb	r7, [r1, #24]
 8007572:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007574:	2f78      	cmp	r7, #120	@ 0x78
 8007576:	4691      	mov	r9, r2
 8007578:	4680      	mov	r8, r0
 800757a:	460c      	mov	r4, r1
 800757c:	469a      	mov	sl, r3
 800757e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007582:	d807      	bhi.n	8007594 <_printf_i+0x28>
 8007584:	2f62      	cmp	r7, #98	@ 0x62
 8007586:	d80a      	bhi.n	800759e <_printf_i+0x32>
 8007588:	2f00      	cmp	r7, #0
 800758a:	f000 80d2 	beq.w	8007732 <_printf_i+0x1c6>
 800758e:	2f58      	cmp	r7, #88	@ 0x58
 8007590:	f000 80b9 	beq.w	8007706 <_printf_i+0x19a>
 8007594:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007598:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800759c:	e03a      	b.n	8007614 <_printf_i+0xa8>
 800759e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80075a2:	2b15      	cmp	r3, #21
 80075a4:	d8f6      	bhi.n	8007594 <_printf_i+0x28>
 80075a6:	a101      	add	r1, pc, #4	@ (adr r1, 80075ac <_printf_i+0x40>)
 80075a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075ac:	08007605 	.word	0x08007605
 80075b0:	08007619 	.word	0x08007619
 80075b4:	08007595 	.word	0x08007595
 80075b8:	08007595 	.word	0x08007595
 80075bc:	08007595 	.word	0x08007595
 80075c0:	08007595 	.word	0x08007595
 80075c4:	08007619 	.word	0x08007619
 80075c8:	08007595 	.word	0x08007595
 80075cc:	08007595 	.word	0x08007595
 80075d0:	08007595 	.word	0x08007595
 80075d4:	08007595 	.word	0x08007595
 80075d8:	08007719 	.word	0x08007719
 80075dc:	08007643 	.word	0x08007643
 80075e0:	080076d3 	.word	0x080076d3
 80075e4:	08007595 	.word	0x08007595
 80075e8:	08007595 	.word	0x08007595
 80075ec:	0800773b 	.word	0x0800773b
 80075f0:	08007595 	.word	0x08007595
 80075f4:	08007643 	.word	0x08007643
 80075f8:	08007595 	.word	0x08007595
 80075fc:	08007595 	.word	0x08007595
 8007600:	080076db 	.word	0x080076db
 8007604:	6833      	ldr	r3, [r6, #0]
 8007606:	1d1a      	adds	r2, r3, #4
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	6032      	str	r2, [r6, #0]
 800760c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007610:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007614:	2301      	movs	r3, #1
 8007616:	e09d      	b.n	8007754 <_printf_i+0x1e8>
 8007618:	6833      	ldr	r3, [r6, #0]
 800761a:	6820      	ldr	r0, [r4, #0]
 800761c:	1d19      	adds	r1, r3, #4
 800761e:	6031      	str	r1, [r6, #0]
 8007620:	0606      	lsls	r6, r0, #24
 8007622:	d501      	bpl.n	8007628 <_printf_i+0xbc>
 8007624:	681d      	ldr	r5, [r3, #0]
 8007626:	e003      	b.n	8007630 <_printf_i+0xc4>
 8007628:	0645      	lsls	r5, r0, #25
 800762a:	d5fb      	bpl.n	8007624 <_printf_i+0xb8>
 800762c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007630:	2d00      	cmp	r5, #0
 8007632:	da03      	bge.n	800763c <_printf_i+0xd0>
 8007634:	232d      	movs	r3, #45	@ 0x2d
 8007636:	426d      	negs	r5, r5
 8007638:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800763c:	4859      	ldr	r0, [pc, #356]	@ (80077a4 <_printf_i+0x238>)
 800763e:	230a      	movs	r3, #10
 8007640:	e011      	b.n	8007666 <_printf_i+0xfa>
 8007642:	6821      	ldr	r1, [r4, #0]
 8007644:	6833      	ldr	r3, [r6, #0]
 8007646:	0608      	lsls	r0, r1, #24
 8007648:	f853 5b04 	ldr.w	r5, [r3], #4
 800764c:	d402      	bmi.n	8007654 <_printf_i+0xe8>
 800764e:	0649      	lsls	r1, r1, #25
 8007650:	bf48      	it	mi
 8007652:	b2ad      	uxthmi	r5, r5
 8007654:	2f6f      	cmp	r7, #111	@ 0x6f
 8007656:	4853      	ldr	r0, [pc, #332]	@ (80077a4 <_printf_i+0x238>)
 8007658:	6033      	str	r3, [r6, #0]
 800765a:	bf14      	ite	ne
 800765c:	230a      	movne	r3, #10
 800765e:	2308      	moveq	r3, #8
 8007660:	2100      	movs	r1, #0
 8007662:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007666:	6866      	ldr	r6, [r4, #4]
 8007668:	60a6      	str	r6, [r4, #8]
 800766a:	2e00      	cmp	r6, #0
 800766c:	bfa2      	ittt	ge
 800766e:	6821      	ldrge	r1, [r4, #0]
 8007670:	f021 0104 	bicge.w	r1, r1, #4
 8007674:	6021      	strge	r1, [r4, #0]
 8007676:	b90d      	cbnz	r5, 800767c <_printf_i+0x110>
 8007678:	2e00      	cmp	r6, #0
 800767a:	d04b      	beq.n	8007714 <_printf_i+0x1a8>
 800767c:	4616      	mov	r6, r2
 800767e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007682:	fb03 5711 	mls	r7, r3, r1, r5
 8007686:	5dc7      	ldrb	r7, [r0, r7]
 8007688:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800768c:	462f      	mov	r7, r5
 800768e:	42bb      	cmp	r3, r7
 8007690:	460d      	mov	r5, r1
 8007692:	d9f4      	bls.n	800767e <_printf_i+0x112>
 8007694:	2b08      	cmp	r3, #8
 8007696:	d10b      	bne.n	80076b0 <_printf_i+0x144>
 8007698:	6823      	ldr	r3, [r4, #0]
 800769a:	07df      	lsls	r7, r3, #31
 800769c:	d508      	bpl.n	80076b0 <_printf_i+0x144>
 800769e:	6923      	ldr	r3, [r4, #16]
 80076a0:	6861      	ldr	r1, [r4, #4]
 80076a2:	4299      	cmp	r1, r3
 80076a4:	bfde      	ittt	le
 80076a6:	2330      	movle	r3, #48	@ 0x30
 80076a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80076ac:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80076b0:	1b92      	subs	r2, r2, r6
 80076b2:	6122      	str	r2, [r4, #16]
 80076b4:	f8cd a000 	str.w	sl, [sp]
 80076b8:	464b      	mov	r3, r9
 80076ba:	aa03      	add	r2, sp, #12
 80076bc:	4621      	mov	r1, r4
 80076be:	4640      	mov	r0, r8
 80076c0:	f7ff fee6 	bl	8007490 <_printf_common>
 80076c4:	3001      	adds	r0, #1
 80076c6:	d14a      	bne.n	800775e <_printf_i+0x1f2>
 80076c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076cc:	b004      	add	sp, #16
 80076ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076d2:	6823      	ldr	r3, [r4, #0]
 80076d4:	f043 0320 	orr.w	r3, r3, #32
 80076d8:	6023      	str	r3, [r4, #0]
 80076da:	4833      	ldr	r0, [pc, #204]	@ (80077a8 <_printf_i+0x23c>)
 80076dc:	2778      	movs	r7, #120	@ 0x78
 80076de:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80076e2:	6823      	ldr	r3, [r4, #0]
 80076e4:	6831      	ldr	r1, [r6, #0]
 80076e6:	061f      	lsls	r7, r3, #24
 80076e8:	f851 5b04 	ldr.w	r5, [r1], #4
 80076ec:	d402      	bmi.n	80076f4 <_printf_i+0x188>
 80076ee:	065f      	lsls	r7, r3, #25
 80076f0:	bf48      	it	mi
 80076f2:	b2ad      	uxthmi	r5, r5
 80076f4:	6031      	str	r1, [r6, #0]
 80076f6:	07d9      	lsls	r1, r3, #31
 80076f8:	bf44      	itt	mi
 80076fa:	f043 0320 	orrmi.w	r3, r3, #32
 80076fe:	6023      	strmi	r3, [r4, #0]
 8007700:	b11d      	cbz	r5, 800770a <_printf_i+0x19e>
 8007702:	2310      	movs	r3, #16
 8007704:	e7ac      	b.n	8007660 <_printf_i+0xf4>
 8007706:	4827      	ldr	r0, [pc, #156]	@ (80077a4 <_printf_i+0x238>)
 8007708:	e7e9      	b.n	80076de <_printf_i+0x172>
 800770a:	6823      	ldr	r3, [r4, #0]
 800770c:	f023 0320 	bic.w	r3, r3, #32
 8007710:	6023      	str	r3, [r4, #0]
 8007712:	e7f6      	b.n	8007702 <_printf_i+0x196>
 8007714:	4616      	mov	r6, r2
 8007716:	e7bd      	b.n	8007694 <_printf_i+0x128>
 8007718:	6833      	ldr	r3, [r6, #0]
 800771a:	6825      	ldr	r5, [r4, #0]
 800771c:	6961      	ldr	r1, [r4, #20]
 800771e:	1d18      	adds	r0, r3, #4
 8007720:	6030      	str	r0, [r6, #0]
 8007722:	062e      	lsls	r6, r5, #24
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	d501      	bpl.n	800772c <_printf_i+0x1c0>
 8007728:	6019      	str	r1, [r3, #0]
 800772a:	e002      	b.n	8007732 <_printf_i+0x1c6>
 800772c:	0668      	lsls	r0, r5, #25
 800772e:	d5fb      	bpl.n	8007728 <_printf_i+0x1bc>
 8007730:	8019      	strh	r1, [r3, #0]
 8007732:	2300      	movs	r3, #0
 8007734:	6123      	str	r3, [r4, #16]
 8007736:	4616      	mov	r6, r2
 8007738:	e7bc      	b.n	80076b4 <_printf_i+0x148>
 800773a:	6833      	ldr	r3, [r6, #0]
 800773c:	1d1a      	adds	r2, r3, #4
 800773e:	6032      	str	r2, [r6, #0]
 8007740:	681e      	ldr	r6, [r3, #0]
 8007742:	6862      	ldr	r2, [r4, #4]
 8007744:	2100      	movs	r1, #0
 8007746:	4630      	mov	r0, r6
 8007748:	f7f8 fd6a 	bl	8000220 <memchr>
 800774c:	b108      	cbz	r0, 8007752 <_printf_i+0x1e6>
 800774e:	1b80      	subs	r0, r0, r6
 8007750:	6060      	str	r0, [r4, #4]
 8007752:	6863      	ldr	r3, [r4, #4]
 8007754:	6123      	str	r3, [r4, #16]
 8007756:	2300      	movs	r3, #0
 8007758:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800775c:	e7aa      	b.n	80076b4 <_printf_i+0x148>
 800775e:	6923      	ldr	r3, [r4, #16]
 8007760:	4632      	mov	r2, r6
 8007762:	4649      	mov	r1, r9
 8007764:	4640      	mov	r0, r8
 8007766:	47d0      	blx	sl
 8007768:	3001      	adds	r0, #1
 800776a:	d0ad      	beq.n	80076c8 <_printf_i+0x15c>
 800776c:	6823      	ldr	r3, [r4, #0]
 800776e:	079b      	lsls	r3, r3, #30
 8007770:	d413      	bmi.n	800779a <_printf_i+0x22e>
 8007772:	68e0      	ldr	r0, [r4, #12]
 8007774:	9b03      	ldr	r3, [sp, #12]
 8007776:	4298      	cmp	r0, r3
 8007778:	bfb8      	it	lt
 800777a:	4618      	movlt	r0, r3
 800777c:	e7a6      	b.n	80076cc <_printf_i+0x160>
 800777e:	2301      	movs	r3, #1
 8007780:	4632      	mov	r2, r6
 8007782:	4649      	mov	r1, r9
 8007784:	4640      	mov	r0, r8
 8007786:	47d0      	blx	sl
 8007788:	3001      	adds	r0, #1
 800778a:	d09d      	beq.n	80076c8 <_printf_i+0x15c>
 800778c:	3501      	adds	r5, #1
 800778e:	68e3      	ldr	r3, [r4, #12]
 8007790:	9903      	ldr	r1, [sp, #12]
 8007792:	1a5b      	subs	r3, r3, r1
 8007794:	42ab      	cmp	r3, r5
 8007796:	dcf2      	bgt.n	800777e <_printf_i+0x212>
 8007798:	e7eb      	b.n	8007772 <_printf_i+0x206>
 800779a:	2500      	movs	r5, #0
 800779c:	f104 0619 	add.w	r6, r4, #25
 80077a0:	e7f5      	b.n	800778e <_printf_i+0x222>
 80077a2:	bf00      	nop
 80077a4:	080087ad 	.word	0x080087ad
 80077a8:	080087be 	.word	0x080087be

080077ac <__malloc_lock>:
 80077ac:	4801      	ldr	r0, [pc, #4]	@ (80077b4 <__malloc_lock+0x8>)
 80077ae:	f7ff bc65 	b.w	800707c <__retarget_lock_acquire_recursive>
 80077b2:	bf00      	nop
 80077b4:	20005038 	.word	0x20005038

080077b8 <__malloc_unlock>:
 80077b8:	4801      	ldr	r0, [pc, #4]	@ (80077c0 <__malloc_unlock+0x8>)
 80077ba:	f7ff bc60 	b.w	800707e <__retarget_lock_release_recursive>
 80077be:	bf00      	nop
 80077c0:	20005038 	.word	0x20005038

080077c4 <_realloc_r>:
 80077c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077c8:	4680      	mov	r8, r0
 80077ca:	4615      	mov	r5, r2
 80077cc:	460c      	mov	r4, r1
 80077ce:	b921      	cbnz	r1, 80077da <_realloc_r+0x16>
 80077d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80077d4:	4611      	mov	r1, r2
 80077d6:	f7ff bddb 	b.w	8007390 <_malloc_r>
 80077da:	b92a      	cbnz	r2, 80077e8 <_realloc_r+0x24>
 80077dc:	f000 f84a 	bl	8007874 <_free_r>
 80077e0:	2400      	movs	r4, #0
 80077e2:	4620      	mov	r0, r4
 80077e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077e8:	f000 f88e 	bl	8007908 <_malloc_usable_size_r>
 80077ec:	4285      	cmp	r5, r0
 80077ee:	4606      	mov	r6, r0
 80077f0:	d802      	bhi.n	80077f8 <_realloc_r+0x34>
 80077f2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80077f6:	d8f4      	bhi.n	80077e2 <_realloc_r+0x1e>
 80077f8:	4629      	mov	r1, r5
 80077fa:	4640      	mov	r0, r8
 80077fc:	f7ff fdc8 	bl	8007390 <_malloc_r>
 8007800:	4607      	mov	r7, r0
 8007802:	2800      	cmp	r0, #0
 8007804:	d0ec      	beq.n	80077e0 <_realloc_r+0x1c>
 8007806:	42b5      	cmp	r5, r6
 8007808:	462a      	mov	r2, r5
 800780a:	4621      	mov	r1, r4
 800780c:	bf28      	it	cs
 800780e:	4632      	movcs	r2, r6
 8007810:	f7ff fc36 	bl	8007080 <memcpy>
 8007814:	4621      	mov	r1, r4
 8007816:	4640      	mov	r0, r8
 8007818:	f000 f82c 	bl	8007874 <_free_r>
 800781c:	463c      	mov	r4, r7
 800781e:	e7e0      	b.n	80077e2 <_realloc_r+0x1e>

08007820 <memmove>:
 8007820:	4288      	cmp	r0, r1
 8007822:	b510      	push	{r4, lr}
 8007824:	eb01 0402 	add.w	r4, r1, r2
 8007828:	d902      	bls.n	8007830 <memmove+0x10>
 800782a:	4284      	cmp	r4, r0
 800782c:	4623      	mov	r3, r4
 800782e:	d807      	bhi.n	8007840 <memmove+0x20>
 8007830:	1e43      	subs	r3, r0, #1
 8007832:	42a1      	cmp	r1, r4
 8007834:	d008      	beq.n	8007848 <memmove+0x28>
 8007836:	f811 2b01 	ldrb.w	r2, [r1], #1
 800783a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800783e:	e7f8      	b.n	8007832 <memmove+0x12>
 8007840:	4402      	add	r2, r0
 8007842:	4601      	mov	r1, r0
 8007844:	428a      	cmp	r2, r1
 8007846:	d100      	bne.n	800784a <memmove+0x2a>
 8007848:	bd10      	pop	{r4, pc}
 800784a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800784e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007852:	e7f7      	b.n	8007844 <memmove+0x24>

08007854 <_sbrk_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	4d06      	ldr	r5, [pc, #24]	@ (8007870 <_sbrk_r+0x1c>)
 8007858:	2300      	movs	r3, #0
 800785a:	4604      	mov	r4, r0
 800785c:	4608      	mov	r0, r1
 800785e:	602b      	str	r3, [r5, #0]
 8007860:	f7f9 ffc6 	bl	80017f0 <_sbrk>
 8007864:	1c43      	adds	r3, r0, #1
 8007866:	d102      	bne.n	800786e <_sbrk_r+0x1a>
 8007868:	682b      	ldr	r3, [r5, #0]
 800786a:	b103      	cbz	r3, 800786e <_sbrk_r+0x1a>
 800786c:	6023      	str	r3, [r4, #0]
 800786e:	bd38      	pop	{r3, r4, r5, pc}
 8007870:	20005044 	.word	0x20005044

08007874 <_free_r>:
 8007874:	b538      	push	{r3, r4, r5, lr}
 8007876:	4605      	mov	r5, r0
 8007878:	2900      	cmp	r1, #0
 800787a:	d041      	beq.n	8007900 <_free_r+0x8c>
 800787c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007880:	1f0c      	subs	r4, r1, #4
 8007882:	2b00      	cmp	r3, #0
 8007884:	bfb8      	it	lt
 8007886:	18e4      	addlt	r4, r4, r3
 8007888:	f7ff ff90 	bl	80077ac <__malloc_lock>
 800788c:	4a1d      	ldr	r2, [pc, #116]	@ (8007904 <_free_r+0x90>)
 800788e:	6813      	ldr	r3, [r2, #0]
 8007890:	b933      	cbnz	r3, 80078a0 <_free_r+0x2c>
 8007892:	6063      	str	r3, [r4, #4]
 8007894:	6014      	str	r4, [r2, #0]
 8007896:	4628      	mov	r0, r5
 8007898:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800789c:	f7ff bf8c 	b.w	80077b8 <__malloc_unlock>
 80078a0:	42a3      	cmp	r3, r4
 80078a2:	d908      	bls.n	80078b6 <_free_r+0x42>
 80078a4:	6820      	ldr	r0, [r4, #0]
 80078a6:	1821      	adds	r1, r4, r0
 80078a8:	428b      	cmp	r3, r1
 80078aa:	bf01      	itttt	eq
 80078ac:	6819      	ldreq	r1, [r3, #0]
 80078ae:	685b      	ldreq	r3, [r3, #4]
 80078b0:	1809      	addeq	r1, r1, r0
 80078b2:	6021      	streq	r1, [r4, #0]
 80078b4:	e7ed      	b.n	8007892 <_free_r+0x1e>
 80078b6:	461a      	mov	r2, r3
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	b10b      	cbz	r3, 80078c0 <_free_r+0x4c>
 80078bc:	42a3      	cmp	r3, r4
 80078be:	d9fa      	bls.n	80078b6 <_free_r+0x42>
 80078c0:	6811      	ldr	r1, [r2, #0]
 80078c2:	1850      	adds	r0, r2, r1
 80078c4:	42a0      	cmp	r0, r4
 80078c6:	d10b      	bne.n	80078e0 <_free_r+0x6c>
 80078c8:	6820      	ldr	r0, [r4, #0]
 80078ca:	4401      	add	r1, r0
 80078cc:	1850      	adds	r0, r2, r1
 80078ce:	4283      	cmp	r3, r0
 80078d0:	6011      	str	r1, [r2, #0]
 80078d2:	d1e0      	bne.n	8007896 <_free_r+0x22>
 80078d4:	6818      	ldr	r0, [r3, #0]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	6053      	str	r3, [r2, #4]
 80078da:	4408      	add	r0, r1
 80078dc:	6010      	str	r0, [r2, #0]
 80078de:	e7da      	b.n	8007896 <_free_r+0x22>
 80078e0:	d902      	bls.n	80078e8 <_free_r+0x74>
 80078e2:	230c      	movs	r3, #12
 80078e4:	602b      	str	r3, [r5, #0]
 80078e6:	e7d6      	b.n	8007896 <_free_r+0x22>
 80078e8:	6820      	ldr	r0, [r4, #0]
 80078ea:	1821      	adds	r1, r4, r0
 80078ec:	428b      	cmp	r3, r1
 80078ee:	bf04      	itt	eq
 80078f0:	6819      	ldreq	r1, [r3, #0]
 80078f2:	685b      	ldreq	r3, [r3, #4]
 80078f4:	6063      	str	r3, [r4, #4]
 80078f6:	bf04      	itt	eq
 80078f8:	1809      	addeq	r1, r1, r0
 80078fa:	6021      	streq	r1, [r4, #0]
 80078fc:	6054      	str	r4, [r2, #4]
 80078fe:	e7ca      	b.n	8007896 <_free_r+0x22>
 8007900:	bd38      	pop	{r3, r4, r5, pc}
 8007902:	bf00      	nop
 8007904:	20005040 	.word	0x20005040

08007908 <_malloc_usable_size_r>:
 8007908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800790c:	1f18      	subs	r0, r3, #4
 800790e:	2b00      	cmp	r3, #0
 8007910:	bfbc      	itt	lt
 8007912:	580b      	ldrlt	r3, [r1, r0]
 8007914:	18c0      	addlt	r0, r0, r3
 8007916:	4770      	bx	lr

08007918 <_init>:
 8007918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800791a:	bf00      	nop
 800791c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800791e:	bc08      	pop	{r3}
 8007920:	469e      	mov	lr, r3
 8007922:	4770      	bx	lr

08007924 <_fini>:
 8007924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007926:	bf00      	nop
 8007928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800792a:	bc08      	pop	{r3}
 800792c:	469e      	mov	lr, r3
 800792e:	4770      	bx	lr
