#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n10472.Q[0] (.latch clocked by pclk)
Endpoint  : n5215.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10472.clk[0] (.latch)                                           1.014     1.014
n10472.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10473.in[0] (.names)                                            1.014     2.070
n10473.out[0] (.names)                                           0.261     2.331
n10445.in[0] (.names)                                            1.014     3.344
n10445.out[0] (.names)                                           0.261     3.605
n10540.in[2] (.names)                                            1.014     4.619
n10540.out[0] (.names)                                           0.261     4.880
n10542.in[0] (.names)                                            1.014     5.894
n10542.out[0] (.names)                                           0.261     6.155
n10541.in[0] (.names)                                            1.014     7.169
n10541.out[0] (.names)                                           0.261     7.430
n10180.in[0] (.names)                                            1.014     8.444
n10180.out[0] (.names)                                           0.261     8.705
n10181.in[1] (.names)                                            1.014     9.719
n10181.out[0] (.names)                                           0.261     9.980
n10183.in[1] (.names)                                            1.014    10.993
n10183.out[0] (.names)                                           0.261    11.254
n10184.in[0] (.names)                                            1.014    12.268
n10184.out[0] (.names)                                           0.261    12.529
n10185.in[0] (.names)                                            1.014    13.543
n10185.out[0] (.names)                                           0.261    13.804
n10189.in[2] (.names)                                            1.014    14.818
n10189.out[0] (.names)                                           0.261    15.079
n10190.in[0] (.names)                                            1.014    16.093
n10190.out[0] (.names)                                           0.261    16.354
n10192.in[0] (.names)                                            1.014    17.367
n10192.out[0] (.names)                                           0.261    17.628
n10194.in[0] (.names)                                            1.014    18.642
n10194.out[0] (.names)                                           0.261    18.903
n10195.in[0] (.names)                                            1.014    19.917
n10195.out[0] (.names)                                           0.261    20.178
n10197.in[0] (.names)                                            1.014    21.192
n10197.out[0] (.names)                                           0.261    21.453
n10198.in[0] (.names)                                            1.014    22.467
n10198.out[0] (.names)                                           0.261    22.728
n10199.in[2] (.names)                                            1.014    23.742
n10199.out[0] (.names)                                           0.261    24.003
n10200.in[0] (.names)                                            1.014    25.016
n10200.out[0] (.names)                                           0.261    25.277
n10205.in[0] (.names)                                            1.014    26.291
n10205.out[0] (.names)                                           0.261    26.552
n10215.in[1] (.names)                                            1.014    27.566
n10215.out[0] (.names)                                           0.261    27.827
n10201.in[1] (.names)                                            1.014    28.841
n10201.out[0] (.names)                                           0.261    29.102
n10202.in[1] (.names)                                            1.014    30.116
n10202.out[0] (.names)                                           0.261    30.377
n10208.in[2] (.names)                                            1.014    31.390
n10208.out[0] (.names)                                           0.261    31.651
n10209.in[0] (.names)                                            1.014    32.665
n10209.out[0] (.names)                                           0.261    32.926
n10211.in[0] (.names)                                            1.014    33.940
n10211.out[0] (.names)                                           0.261    34.201
n10213.in[0] (.names)                                            1.014    35.215
n10213.out[0] (.names)                                           0.261    35.476
n10217.in[1] (.names)                                            1.014    36.490
n10217.out[0] (.names)                                           0.261    36.751
n10259.in[0] (.names)                                            1.014    37.765
n10259.out[0] (.names)                                           0.261    38.026
n10260.in[0] (.names)                                            1.014    39.039
n10260.out[0] (.names)                                           0.261    39.300
n10262.in[1] (.names)                                            1.014    40.314
n10262.out[0] (.names)                                           0.261    40.575
n10263.in[0] (.names)                                            1.014    41.589
n10263.out[0] (.names)                                           0.261    41.850
n10264.in[0] (.names)                                            1.014    42.864
n10264.out[0] (.names)                                           0.261    43.125
n10267.in[0] (.names)                                            1.014    44.139
n10267.out[0] (.names)                                           0.261    44.400
n10268.in[0] (.names)                                            1.014    45.413
n10268.out[0] (.names)                                           0.261    45.674
n5689.in[0] (.names)                                             1.014    46.688
n5689.out[0] (.names)                                            0.261    46.949
n179.in[1] (.names)                                              1.014    47.963
n179.out[0] (.names)                                             0.261    48.224
n9771.in[0] (.names)                                             1.014    49.238
n9771.out[0] (.names)                                            0.261    49.499
n9775.in[1] (.names)                                             1.014    50.513
n9775.out[0] (.names)                                            0.261    50.774
n5704.in[1] (.names)                                             1.014    51.787
n5704.out[0] (.names)                                            0.261    52.048
n5215.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5215.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n4192.Q[0] (.latch clocked by pclk)
Endpoint  : n5004.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4192.clk[0] (.latch)                                            1.014     1.014
n4192.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4362.in[0] (.names)                                             1.014     2.070
n4362.out[0] (.names)                                            0.261     2.331
n4366.in[0] (.names)                                             1.014     3.344
n4366.out[0] (.names)                                            0.261     3.605
n4367.in[0] (.names)                                             1.014     4.619
n4367.out[0] (.names)                                            0.261     4.880
n4369.in[0] (.names)                                             1.014     5.894
n4369.out[0] (.names)                                            0.261     6.155
n4370.in[0] (.names)                                             1.014     7.169
n4370.out[0] (.names)                                            0.261     7.430
n4371.in[0] (.names)                                             1.014     8.444
n4371.out[0] (.names)                                            0.261     8.705
n4374.in[0] (.names)                                             1.014     9.719
n4374.out[0] (.names)                                            0.261     9.980
n4281.in[1] (.names)                                             1.014    10.993
n4281.out[0] (.names)                                            0.261    11.254
n5089.in[0] (.names)                                             1.014    12.268
n5089.out[0] (.names)                                            0.261    12.529
n4961.in[0] (.names)                                             1.014    13.543
n4961.out[0] (.names)                                            0.261    13.804
n4964.in[0] (.names)                                             1.014    14.818
n4964.out[0] (.names)                                            0.261    15.079
n4965.in[0] (.names)                                             1.014    16.093
n4965.out[0] (.names)                                            0.261    16.354
n4966.in[0] (.names)                                             1.014    17.367
n4966.out[0] (.names)                                            0.261    17.628
n4970.in[0] (.names)                                             1.014    18.642
n4970.out[0] (.names)                                            0.261    18.903
n4971.in[0] (.names)                                             1.014    19.917
n4971.out[0] (.names)                                            0.261    20.178
n4967.in[1] (.names)                                             1.014    21.192
n4967.out[0] (.names)                                            0.261    21.453
n4968.in[0] (.names)                                             1.014    22.467
n4968.out[0] (.names)                                            0.261    22.728
n4981.in[2] (.names)                                             1.014    23.742
n4981.out[0] (.names)                                            0.261    24.003
n4982.in[2] (.names)                                             1.014    25.016
n4982.out[0] (.names)                                            0.261    25.277
n4983.in[2] (.names)                                             1.014    26.291
n4983.out[0] (.names)                                            0.261    26.552
n4986.in[0] (.names)                                             1.014    27.566
n4986.out[0] (.names)                                            0.261    27.827
n4987.in[0] (.names)                                             1.014    28.841
n4987.out[0] (.names)                                            0.261    29.102
n4988.in[1] (.names)                                             1.014    30.116
n4988.out[0] (.names)                                            0.261    30.377
n4989.in[0] (.names)                                             1.014    31.390
n4989.out[0] (.names)                                            0.261    31.651
n4990.in[0] (.names)                                             1.014    32.665
n4990.out[0] (.names)                                            0.261    32.926
n4991.in[0] (.names)                                             1.014    33.940
n4991.out[0] (.names)                                            0.261    34.201
n5000.in[0] (.names)                                             1.014    35.215
n5000.out[0] (.names)                                            0.261    35.476
n4993.in[0] (.names)                                             1.014    36.490
n4993.out[0] (.names)                                            0.261    36.751
n4994.in[3] (.names)                                             1.014    37.765
n4994.out[0] (.names)                                            0.261    38.026
n4996.in[2] (.names)                                             1.014    39.039
n4996.out[0] (.names)                                            0.261    39.300
n4997.in[0] (.names)                                             1.014    40.314
n4997.out[0] (.names)                                            0.261    40.575
n4998.in[0] (.names)                                             1.014    41.589
n4998.out[0] (.names)                                            0.261    41.850
n4999.in[1] (.names)                                             1.014    42.864
n4999.out[0] (.names)                                            0.261    43.125
n5002.in[1] (.names)                                             1.014    44.139
n5002.out[0] (.names)                                            0.261    44.400
n4433.in[1] (.names)                                             1.014    45.413
n4433.out[0] (.names)                                            0.261    45.674
n5016.in[1] (.names)                                             1.014    46.688
n5016.out[0] (.names)                                            0.261    46.949
n5017.in[1] (.names)                                             1.014    47.963
n5017.out[0] (.names)                                            0.261    48.224
n4421.in[0] (.names)                                             1.014    49.238
n4421.out[0] (.names)                                            0.261    49.499
n5008.in[0] (.names)                                             1.014    50.513
n5008.out[0] (.names)                                            0.261    50.774
n3979.in[0] (.names)                                             1.014    51.787
n3979.out[0] (.names)                                            0.261    52.048
n5004.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5004.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n4192.Q[0] (.latch clocked by pclk)
Endpoint  : n3980.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4192.clk[0] (.latch)                                            1.014     1.014
n4192.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4362.in[0] (.names)                                             1.014     2.070
n4362.out[0] (.names)                                            0.261     2.331
n4366.in[0] (.names)                                             1.014     3.344
n4366.out[0] (.names)                                            0.261     3.605
n4367.in[0] (.names)                                             1.014     4.619
n4367.out[0] (.names)                                            0.261     4.880
n4369.in[0] (.names)                                             1.014     5.894
n4369.out[0] (.names)                                            0.261     6.155
n4370.in[0] (.names)                                             1.014     7.169
n4370.out[0] (.names)                                            0.261     7.430
n4371.in[0] (.names)                                             1.014     8.444
n4371.out[0] (.names)                                            0.261     8.705
n4374.in[0] (.names)                                             1.014     9.719
n4374.out[0] (.names)                                            0.261     9.980
n4281.in[1] (.names)                                             1.014    10.993
n4281.out[0] (.names)                                            0.261    11.254
n5089.in[0] (.names)                                             1.014    12.268
n5089.out[0] (.names)                                            0.261    12.529
n4961.in[0] (.names)                                             1.014    13.543
n4961.out[0] (.names)                                            0.261    13.804
n4964.in[0] (.names)                                             1.014    14.818
n4964.out[0] (.names)                                            0.261    15.079
n4965.in[0] (.names)                                             1.014    16.093
n4965.out[0] (.names)                                            0.261    16.354
n4966.in[0] (.names)                                             1.014    17.367
n4966.out[0] (.names)                                            0.261    17.628
n4970.in[0] (.names)                                             1.014    18.642
n4970.out[0] (.names)                                            0.261    18.903
n4971.in[0] (.names)                                             1.014    19.917
n4971.out[0] (.names)                                            0.261    20.178
n4967.in[1] (.names)                                             1.014    21.192
n4967.out[0] (.names)                                            0.261    21.453
n4968.in[0] (.names)                                             1.014    22.467
n4968.out[0] (.names)                                            0.261    22.728
n4981.in[2] (.names)                                             1.014    23.742
n4981.out[0] (.names)                                            0.261    24.003
n4982.in[2] (.names)                                             1.014    25.016
n4982.out[0] (.names)                                            0.261    25.277
n4983.in[2] (.names)                                             1.014    26.291
n4983.out[0] (.names)                                            0.261    26.552
n4986.in[0] (.names)                                             1.014    27.566
n4986.out[0] (.names)                                            0.261    27.827
n4987.in[0] (.names)                                             1.014    28.841
n4987.out[0] (.names)                                            0.261    29.102
n4988.in[1] (.names)                                             1.014    30.116
n4988.out[0] (.names)                                            0.261    30.377
n4989.in[0] (.names)                                             1.014    31.390
n4989.out[0] (.names)                                            0.261    31.651
n4990.in[0] (.names)                                             1.014    32.665
n4990.out[0] (.names)                                            0.261    32.926
n4991.in[0] (.names)                                             1.014    33.940
n4991.out[0] (.names)                                            0.261    34.201
n5000.in[0] (.names)                                             1.014    35.215
n5000.out[0] (.names)                                            0.261    35.476
n4993.in[0] (.names)                                             1.014    36.490
n4993.out[0] (.names)                                            0.261    36.751
n4994.in[3] (.names)                                             1.014    37.765
n4994.out[0] (.names)                                            0.261    38.026
n4996.in[2] (.names)                                             1.014    39.039
n4996.out[0] (.names)                                            0.261    39.300
n4997.in[0] (.names)                                             1.014    40.314
n4997.out[0] (.names)                                            0.261    40.575
n4998.in[0] (.names)                                             1.014    41.589
n4998.out[0] (.names)                                            0.261    41.850
n4999.in[1] (.names)                                             1.014    42.864
n4999.out[0] (.names)                                            0.261    43.125
n5002.in[1] (.names)                                             1.014    44.139
n5002.out[0] (.names)                                            0.261    44.400
n4433.in[1] (.names)                                             1.014    45.413
n4433.out[0] (.names)                                            0.261    45.674
n5016.in[1] (.names)                                             1.014    46.688
n5016.out[0] (.names)                                            0.261    46.949
n5017.in[1] (.names)                                             1.014    47.963
n5017.out[0] (.names)                                            0.261    48.224
n4421.in[0] (.names)                                             1.014    49.238
n4421.out[0] (.names)                                            0.261    49.499
n5008.in[0] (.names)                                             1.014    50.513
n5008.out[0] (.names)                                            0.261    50.774
n3979.in[0] (.names)                                             1.014    51.787
n3979.out[0] (.names)                                            0.261    52.048
n3980.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3980.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n708.Q[0] (.latch clocked by pclk)
Endpoint  : n1675.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n708.clk[0] (.latch)                                             1.014     1.014
n708.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1132.in[0] (.names)                                             1.014     2.070
n1132.out[0] (.names)                                            0.261     2.331
n1187.in[1] (.names)                                             1.014     3.344
n1187.out[0] (.names)                                            0.261     3.605
n1133.in[0] (.names)                                             1.014     4.619
n1133.out[0] (.names)                                            0.261     4.880
n1253.in[0] (.names)                                             1.014     5.894
n1253.out[0] (.names)                                            0.261     6.155
n1254.in[2] (.names)                                             1.014     7.169
n1254.out[0] (.names)                                            0.261     7.430
n1258.in[1] (.names)                                             1.014     8.444
n1258.out[0] (.names)                                            0.261     8.705
n1261.in[0] (.names)                                             1.014     9.719
n1261.out[0] (.names)                                            0.261     9.980
n1256.in[0] (.names)                                             1.014    10.993
n1256.out[0] (.names)                                            0.261    11.254
n1257.in[1] (.names)                                             1.014    12.268
n1257.out[0] (.names)                                            0.261    12.529
n1259.in[0] (.names)                                             1.014    13.543
n1259.out[0] (.names)                                            0.261    13.804
n1263.in[0] (.names)                                             1.014    14.818
n1263.out[0] (.names)                                            0.261    15.079
n1264.in[3] (.names)                                             1.014    16.093
n1264.out[0] (.names)                                            0.261    16.354
n1266.in[2] (.names)                                             1.014    17.367
n1266.out[0] (.names)                                            0.261    17.628
n1268.in[2] (.names)                                             1.014    18.642
n1268.out[0] (.names)                                            0.261    18.903
n1270.in[0] (.names)                                             1.014    19.917
n1270.out[0] (.names)                                            0.261    20.178
n1153.in[1] (.names)                                             1.014    21.192
n1153.out[0] (.names)                                            0.261    21.453
n1154.in[1] (.names)                                             1.014    22.467
n1154.out[0] (.names)                                            0.261    22.728
n1155.in[0] (.names)                                             1.014    23.742
n1155.out[0] (.names)                                            0.261    24.003
n1156.in[0] (.names)                                             1.014    25.016
n1156.out[0] (.names)                                            0.261    25.277
n1158.in[0] (.names)                                             1.014    26.291
n1158.out[0] (.names)                                            0.261    26.552
n1159.in[0] (.names)                                             1.014    27.566
n1159.out[0] (.names)                                            0.261    27.827
n1160.in[0] (.names)                                             1.014    28.841
n1160.out[0] (.names)                                            0.261    29.102
n1640.in[1] (.names)                                             1.014    30.116
n1640.out[0] (.names)                                            0.261    30.377
n1641.in[2] (.names)                                             1.014    31.390
n1641.out[0] (.names)                                            0.261    31.651
n1643.in[1] (.names)                                             1.014    32.665
n1643.out[0] (.names)                                            0.261    32.926
n1646.in[0] (.names)                                             1.014    33.940
n1646.out[0] (.names)                                            0.261    34.201
n1647.in[1] (.names)                                             1.014    35.215
n1647.out[0] (.names)                                            0.261    35.476
n1648.in[0] (.names)                                             1.014    36.490
n1648.out[0] (.names)                                            0.261    36.751
n1649.in[0] (.names)                                             1.014    37.765
n1649.out[0] (.names)                                            0.261    38.026
n1651.in[1] (.names)                                             1.014    39.039
n1651.out[0] (.names)                                            0.261    39.300
n1093.in[1] (.names)                                             1.014    40.314
n1093.out[0] (.names)                                            0.261    40.575
n1652.in[1] (.names)                                             1.014    41.589
n1652.out[0] (.names)                                            0.261    41.850
n1653.in[0] (.names)                                             1.014    42.864
n1653.out[0] (.names)                                            0.261    43.125
n1654.in[1] (.names)                                             1.014    44.139
n1654.out[0] (.names)                                            0.261    44.400
n1656.in[0] (.names)                                             1.014    45.413
n1656.out[0] (.names)                                            0.261    45.674
n1658.in[0] (.names)                                             1.014    46.688
n1658.out[0] (.names)                                            0.261    46.949
n1667.in[1] (.names)                                             1.014    47.963
n1667.out[0] (.names)                                            0.261    48.224
n1670.in[2] (.names)                                             1.014    49.238
n1670.out[0] (.names)                                            0.261    49.499
n1673.in[2] (.names)                                             1.014    50.513
n1673.out[0] (.names)                                            0.261    50.774
n1674.in[0] (.names)                                             1.014    51.787
n1674.out[0] (.names)                                            0.261    52.048
n1675.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1675.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n708.Q[0] (.latch clocked by pclk)
Endpoint  : n1668.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n708.clk[0] (.latch)                                             1.014     1.014
n708.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1132.in[0] (.names)                                             1.014     2.070
n1132.out[0] (.names)                                            0.261     2.331
n1187.in[1] (.names)                                             1.014     3.344
n1187.out[0] (.names)                                            0.261     3.605
n1133.in[0] (.names)                                             1.014     4.619
n1133.out[0] (.names)                                            0.261     4.880
n1253.in[0] (.names)                                             1.014     5.894
n1253.out[0] (.names)                                            0.261     6.155
n1254.in[2] (.names)                                             1.014     7.169
n1254.out[0] (.names)                                            0.261     7.430
n1258.in[1] (.names)                                             1.014     8.444
n1258.out[0] (.names)                                            0.261     8.705
n1261.in[0] (.names)                                             1.014     9.719
n1261.out[0] (.names)                                            0.261     9.980
n1256.in[0] (.names)                                             1.014    10.993
n1256.out[0] (.names)                                            0.261    11.254
n1257.in[1] (.names)                                             1.014    12.268
n1257.out[0] (.names)                                            0.261    12.529
n1259.in[0] (.names)                                             1.014    13.543
n1259.out[0] (.names)                                            0.261    13.804
n1263.in[0] (.names)                                             1.014    14.818
n1263.out[0] (.names)                                            0.261    15.079
n1264.in[3] (.names)                                             1.014    16.093
n1264.out[0] (.names)                                            0.261    16.354
n1266.in[2] (.names)                                             1.014    17.367
n1266.out[0] (.names)                                            0.261    17.628
n1268.in[2] (.names)                                             1.014    18.642
n1268.out[0] (.names)                                            0.261    18.903
n1270.in[0] (.names)                                             1.014    19.917
n1270.out[0] (.names)                                            0.261    20.178
n1153.in[1] (.names)                                             1.014    21.192
n1153.out[0] (.names)                                            0.261    21.453
n1154.in[1] (.names)                                             1.014    22.467
n1154.out[0] (.names)                                            0.261    22.728
n1155.in[0] (.names)                                             1.014    23.742
n1155.out[0] (.names)                                            0.261    24.003
n1156.in[0] (.names)                                             1.014    25.016
n1156.out[0] (.names)                                            0.261    25.277
n1158.in[0] (.names)                                             1.014    26.291
n1158.out[0] (.names)                                            0.261    26.552
n1159.in[0] (.names)                                             1.014    27.566
n1159.out[0] (.names)                                            0.261    27.827
n1160.in[0] (.names)                                             1.014    28.841
n1160.out[0] (.names)                                            0.261    29.102
n1640.in[1] (.names)                                             1.014    30.116
n1640.out[0] (.names)                                            0.261    30.377
n1641.in[2] (.names)                                             1.014    31.390
n1641.out[0] (.names)                                            0.261    31.651
n1643.in[1] (.names)                                             1.014    32.665
n1643.out[0] (.names)                                            0.261    32.926
n1646.in[0] (.names)                                             1.014    33.940
n1646.out[0] (.names)                                            0.261    34.201
n1647.in[1] (.names)                                             1.014    35.215
n1647.out[0] (.names)                                            0.261    35.476
n1648.in[0] (.names)                                             1.014    36.490
n1648.out[0] (.names)                                            0.261    36.751
n1649.in[0] (.names)                                             1.014    37.765
n1649.out[0] (.names)                                            0.261    38.026
n1651.in[1] (.names)                                             1.014    39.039
n1651.out[0] (.names)                                            0.261    39.300
n1093.in[1] (.names)                                             1.014    40.314
n1093.out[0] (.names)                                            0.261    40.575
n1652.in[1] (.names)                                             1.014    41.589
n1652.out[0] (.names)                                            0.261    41.850
n1653.in[0] (.names)                                             1.014    42.864
n1653.out[0] (.names)                                            0.261    43.125
n1654.in[1] (.names)                                             1.014    44.139
n1654.out[0] (.names)                                            0.261    44.400
n1656.in[0] (.names)                                             1.014    45.413
n1656.out[0] (.names)                                            0.261    45.674
n1658.in[0] (.names)                                             1.014    46.688
n1658.out[0] (.names)                                            0.261    46.949
n1667.in[1] (.names)                                             1.014    47.963
n1667.out[0] (.names)                                            0.261    48.224
n1670.in[2] (.names)                                             1.014    49.238
n1670.out[0] (.names)                                            0.261    49.499
n1673.in[2] (.names)                                             1.014    50.513
n1673.out[0] (.names)                                            0.261    50.774
n1674.in[0] (.names)                                             1.014    51.787
n1674.out[0] (.names)                                            0.261    52.048
n1668.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1668.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n1085.Q[0] (.latch clocked by pclk)
Endpoint  : n1057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1085.clk[0] (.latch)                                            1.014     1.014
n1085.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1301.in[0] (.names)                                             1.014     2.070
n1301.out[0] (.names)                                            0.261     2.331
n1304.in[1] (.names)                                             1.014     3.344
n1304.out[0] (.names)                                            0.261     3.605
n1305.in[0] (.names)                                             1.014     4.619
n1305.out[0] (.names)                                            0.261     4.880
n1298.in[0] (.names)                                             1.014     5.894
n1298.out[0] (.names)                                            0.261     6.155
n1299.in[0] (.names)                                             1.014     7.169
n1299.out[0] (.names)                                            0.261     7.430
n1306.in[1] (.names)                                             1.014     8.444
n1306.out[0] (.names)                                            0.261     8.705
n1307.in[0] (.names)                                             1.014     9.719
n1307.out[0] (.names)                                            0.261     9.980
n1282.in[1] (.names)                                             1.014    10.993
n1282.out[0] (.names)                                            0.261    11.254
n1554.in[0] (.names)                                             1.014    12.268
n1554.out[0] (.names)                                            0.261    12.529
n1477.in[1] (.names)                                             1.014    13.543
n1477.out[0] (.names)                                            0.261    13.804
n1474.in[0] (.names)                                             1.014    14.818
n1474.out[0] (.names)                                            0.261    15.079
n1476.in[0] (.names)                                             1.014    16.093
n1476.out[0] (.names)                                            0.261    16.354
n1481.in[1] (.names)                                             1.014    17.367
n1481.out[0] (.names)                                            0.261    17.628
n1484.in[0] (.names)                                             1.014    18.642
n1484.out[0] (.names)                                            0.261    18.903
n1314.in[0] (.names)                                             1.014    19.917
n1314.out[0] (.names)                                            0.261    20.178
n1485.in[0] (.names)                                             1.014    21.192
n1485.out[0] (.names)                                            0.261    21.453
n1482.in[1] (.names)                                             1.014    22.467
n1482.out[0] (.names)                                            0.261    22.728
n1483.in[1] (.names)                                             1.014    23.742
n1483.out[0] (.names)                                            0.261    24.003
n1488.in[3] (.names)                                             1.014    25.016
n1488.out[0] (.names)                                            0.261    25.277
n1489.in[0] (.names)                                             1.014    26.291
n1489.out[0] (.names)                                            0.261    26.552
n1490.in[0] (.names)                                             1.014    27.566
n1490.out[0] (.names)                                            0.261    27.827
n1492.in[2] (.names)                                             1.014    28.841
n1492.out[0] (.names)                                            0.261    29.102
n1493.in[1] (.names)                                             1.014    30.116
n1493.out[0] (.names)                                            0.261    30.377
n1494.in[1] (.names)                                             1.014    31.390
n1494.out[0] (.names)                                            0.261    31.651
n1498.in[1] (.names)                                             1.014    32.665
n1498.out[0] (.names)                                            0.261    32.926
n1514.in[2] (.names)                                             1.014    33.940
n1514.out[0] (.names)                                            0.261    34.201
n1516.in[2] (.names)                                             1.014    35.215
n1516.out[0] (.names)                                            0.261    35.476
n1517.in[0] (.names)                                             1.014    36.490
n1517.out[0] (.names)                                            0.261    36.751
n1518.in[0] (.names)                                             1.014    37.765
n1518.out[0] (.names)                                            0.261    38.026
n1536.in[1] (.names)                                             1.014    39.039
n1536.out[0] (.names)                                            0.261    39.300
n1538.in[2] (.names)                                             1.014    40.314
n1538.out[0] (.names)                                            0.261    40.575
n1540.in[0] (.names)                                             1.014    41.589
n1540.out[0] (.names)                                            0.261    41.850
n1100.in[1] (.names)                                             1.014    42.864
n1100.out[0] (.names)                                            0.261    43.125
n1552.in[0] (.names)                                             1.014    44.139
n1552.out[0] (.names)                                            0.261    44.400
n1047.in[0] (.names)                                             1.014    45.413
n1047.out[0] (.names)                                            0.261    45.674
n1495.in[0] (.names)                                             1.014    46.688
n1495.out[0] (.names)                                            0.261    46.949
n1496.in[0] (.names)                                             1.014    47.963
n1496.out[0] (.names)                                            0.261    48.224
n1497.in[2] (.names)                                             1.014    49.238
n1497.out[0] (.names)                                            0.261    49.499
n1056.in[0] (.names)                                             1.014    50.513
n1056.out[0] (.names)                                            0.261    50.774
n1057.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1057.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 7
Startpoint: n1085.Q[0] (.latch clocked by pclk)
Endpoint  : n1491.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1085.clk[0] (.latch)                                            1.014     1.014
n1085.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1301.in[0] (.names)                                             1.014     2.070
n1301.out[0] (.names)                                            0.261     2.331
n1304.in[1] (.names)                                             1.014     3.344
n1304.out[0] (.names)                                            0.261     3.605
n1305.in[0] (.names)                                             1.014     4.619
n1305.out[0] (.names)                                            0.261     4.880
n1298.in[0] (.names)                                             1.014     5.894
n1298.out[0] (.names)                                            0.261     6.155
n1299.in[0] (.names)                                             1.014     7.169
n1299.out[0] (.names)                                            0.261     7.430
n1306.in[1] (.names)                                             1.014     8.444
n1306.out[0] (.names)                                            0.261     8.705
n1307.in[0] (.names)                                             1.014     9.719
n1307.out[0] (.names)                                            0.261     9.980
n1282.in[1] (.names)                                             1.014    10.993
n1282.out[0] (.names)                                            0.261    11.254
n1554.in[0] (.names)                                             1.014    12.268
n1554.out[0] (.names)                                            0.261    12.529
n1477.in[1] (.names)                                             1.014    13.543
n1477.out[0] (.names)                                            0.261    13.804
n1474.in[0] (.names)                                             1.014    14.818
n1474.out[0] (.names)                                            0.261    15.079
n1476.in[0] (.names)                                             1.014    16.093
n1476.out[0] (.names)                                            0.261    16.354
n1481.in[1] (.names)                                             1.014    17.367
n1481.out[0] (.names)                                            0.261    17.628
n1484.in[0] (.names)                                             1.014    18.642
n1484.out[0] (.names)                                            0.261    18.903
n1314.in[0] (.names)                                             1.014    19.917
n1314.out[0] (.names)                                            0.261    20.178
n1485.in[0] (.names)                                             1.014    21.192
n1485.out[0] (.names)                                            0.261    21.453
n1482.in[1] (.names)                                             1.014    22.467
n1482.out[0] (.names)                                            0.261    22.728
n1483.in[1] (.names)                                             1.014    23.742
n1483.out[0] (.names)                                            0.261    24.003
n1488.in[3] (.names)                                             1.014    25.016
n1488.out[0] (.names)                                            0.261    25.277
n1489.in[0] (.names)                                             1.014    26.291
n1489.out[0] (.names)                                            0.261    26.552
n1490.in[0] (.names)                                             1.014    27.566
n1490.out[0] (.names)                                            0.261    27.827
n1492.in[2] (.names)                                             1.014    28.841
n1492.out[0] (.names)                                            0.261    29.102
n1493.in[1] (.names)                                             1.014    30.116
n1493.out[0] (.names)                                            0.261    30.377
n1494.in[1] (.names)                                             1.014    31.390
n1494.out[0] (.names)                                            0.261    31.651
n1498.in[1] (.names)                                             1.014    32.665
n1498.out[0] (.names)                                            0.261    32.926
n1514.in[2] (.names)                                             1.014    33.940
n1514.out[0] (.names)                                            0.261    34.201
n1516.in[2] (.names)                                             1.014    35.215
n1516.out[0] (.names)                                            0.261    35.476
n1517.in[0] (.names)                                             1.014    36.490
n1517.out[0] (.names)                                            0.261    36.751
n1518.in[0] (.names)                                             1.014    37.765
n1518.out[0] (.names)                                            0.261    38.026
n1536.in[1] (.names)                                             1.014    39.039
n1536.out[0] (.names)                                            0.261    39.300
n1538.in[2] (.names)                                             1.014    40.314
n1538.out[0] (.names)                                            0.261    40.575
n1540.in[0] (.names)                                             1.014    41.589
n1540.out[0] (.names)                                            0.261    41.850
n1100.in[1] (.names)                                             1.014    42.864
n1100.out[0] (.names)                                            0.261    43.125
n1552.in[0] (.names)                                             1.014    44.139
n1552.out[0] (.names)                                            0.261    44.400
n1047.in[0] (.names)                                             1.014    45.413
n1047.out[0] (.names)                                            0.261    45.674
n1495.in[0] (.names)                                             1.014    46.688
n1495.out[0] (.names)                                            0.261    46.949
n1496.in[0] (.names)                                             1.014    47.963
n1496.out[0] (.names)                                            0.261    48.224
n1497.in[2] (.names)                                             1.014    49.238
n1497.out[0] (.names)                                            0.261    49.499
n1056.in[0] (.names)                                             1.014    50.513
n1056.out[0] (.names)                                            0.261    50.774
n1491.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1491.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 8
Startpoint: n2122.Q[0] (.latch clocked by pclk)
Endpoint  : n803.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2122.clk[0] (.latch)                                            1.014     1.014
n2122.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2121.in[0] (.names)                                             1.014     2.070
n2121.out[0] (.names)                                            0.261     2.331
n2129.in[0] (.names)                                             1.014     3.344
n2129.out[0] (.names)                                            0.261     3.605
n2127.in[0] (.names)                                             1.014     4.619
n2127.out[0] (.names)                                            0.261     4.880
n2131.in[1] (.names)                                             1.014     5.894
n2131.out[0] (.names)                                            0.261     6.155
n2120.in[0] (.names)                                             1.014     7.169
n2120.out[0] (.names)                                            0.261     7.430
n2110.in[0] (.names)                                             1.014     8.444
n2110.out[0] (.names)                                            0.261     8.705
n2111.in[0] (.names)                                             1.014     9.719
n2111.out[0] (.names)                                            0.261     9.980
n2112.in[0] (.names)                                             1.014    10.993
n2112.out[0] (.names)                                            0.261    11.254
n2114.in[0] (.names)                                             1.014    12.268
n2114.out[0] (.names)                                            0.261    12.529
n2081.in[0] (.names)                                             1.014    13.543
n2081.out[0] (.names)                                            0.261    13.804
n2115.in[0] (.names)                                             1.014    14.818
n2115.out[0] (.names)                                            0.261    15.079
n2116.in[0] (.names)                                             1.014    16.093
n2116.out[0] (.names)                                            0.261    16.354
n2117.in[0] (.names)                                             1.014    17.367
n2117.out[0] (.names)                                            0.261    17.628
n2118.in[1] (.names)                                             1.014    18.642
n2118.out[0] (.names)                                            0.261    18.903
n2077.in[0] (.names)                                             1.014    19.917
n2077.out[0] (.names)                                            0.261    20.178
n2119.in[0] (.names)                                             1.014    21.192
n2119.out[0] (.names)                                            0.261    21.453
n2092.in[0] (.names)                                             1.014    22.467
n2092.out[0] (.names)                                            0.261    22.728
n2068.in[0] (.names)                                             1.014    23.742
n2068.out[0] (.names)                                            0.261    24.003
n2019.in[2] (.names)                                             1.014    25.016
n2019.out[0] (.names)                                            0.261    25.277
n2070.in[0] (.names)                                             1.014    26.291
n2070.out[0] (.names)                                            0.261    26.552
n2071.in[0] (.names)                                             1.014    27.566
n2071.out[0] (.names)                                            0.261    27.827
n2072.in[0] (.names)                                             1.014    28.841
n2072.out[0] (.names)                                            0.261    29.102
n2073.in[1] (.names)                                             1.014    30.116
n2073.out[0] (.names)                                            0.261    30.377
n2074.in[0] (.names)                                             1.014    31.390
n2074.out[0] (.names)                                            0.261    31.651
n204.in[0] (.names)                                              1.014    32.665
n204.out[0] (.names)                                             0.261    32.926
n2085.in[2] (.names)                                             1.014    33.940
n2085.out[0] (.names)                                            0.261    34.201
n2086.in[1] (.names)                                             1.014    35.215
n2086.out[0] (.names)                                            0.261    35.476
n2087.in[0] (.names)                                             1.014    36.490
n2087.out[0] (.names)                                            0.261    36.751
n2094.in[1] (.names)                                             1.014    37.765
n2094.out[0] (.names)                                            0.261    38.026
n2096.in[0] (.names)                                             1.014    39.039
n2096.out[0] (.names)                                            0.261    39.300
n2099.in[0] (.names)                                             1.014    40.314
n2099.out[0] (.names)                                            0.261    40.575
n2102.in[3] (.names)                                             1.014    41.589
n2102.out[0] (.names)                                            0.261    41.850
n2103.in[0] (.names)                                             1.014    42.864
n2103.out[0] (.names)                                            0.261    43.125
n2088.in[0] (.names)                                             1.014    44.139
n2088.out[0] (.names)                                            0.261    44.400
n2106.in[1] (.names)                                             1.014    45.413
n2106.out[0] (.names)                                            0.261    45.674
n1106.in[1] (.names)                                             1.014    46.688
n1106.out[0] (.names)                                            0.261    46.949
n2107.in[0] (.names)                                             1.014    47.963
n2107.out[0] (.names)                                            0.261    48.224
n2108.in[1] (.names)                                             1.014    49.238
n2108.out[0] (.names)                                            0.261    49.499
n1095.in[0] (.names)                                             1.014    50.513
n1095.out[0] (.names)                                            0.261    50.774
n803.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n803.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 9
Startpoint: n2122.Q[0] (.latch clocked by pclk)
Endpoint  : n2105.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2122.clk[0] (.latch)                                            1.014     1.014
n2122.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2121.in[0] (.names)                                             1.014     2.070
n2121.out[0] (.names)                                            0.261     2.331
n2129.in[0] (.names)                                             1.014     3.344
n2129.out[0] (.names)                                            0.261     3.605
n2127.in[0] (.names)                                             1.014     4.619
n2127.out[0] (.names)                                            0.261     4.880
n2131.in[1] (.names)                                             1.014     5.894
n2131.out[0] (.names)                                            0.261     6.155
n2120.in[0] (.names)                                             1.014     7.169
n2120.out[0] (.names)                                            0.261     7.430
n2110.in[0] (.names)                                             1.014     8.444
n2110.out[0] (.names)                                            0.261     8.705
n2111.in[0] (.names)                                             1.014     9.719
n2111.out[0] (.names)                                            0.261     9.980
n2112.in[0] (.names)                                             1.014    10.993
n2112.out[0] (.names)                                            0.261    11.254
n2114.in[0] (.names)                                             1.014    12.268
n2114.out[0] (.names)                                            0.261    12.529
n2081.in[0] (.names)                                             1.014    13.543
n2081.out[0] (.names)                                            0.261    13.804
n2115.in[0] (.names)                                             1.014    14.818
n2115.out[0] (.names)                                            0.261    15.079
n2116.in[0] (.names)                                             1.014    16.093
n2116.out[0] (.names)                                            0.261    16.354
n2117.in[0] (.names)                                             1.014    17.367
n2117.out[0] (.names)                                            0.261    17.628
n2118.in[1] (.names)                                             1.014    18.642
n2118.out[0] (.names)                                            0.261    18.903
n2077.in[0] (.names)                                             1.014    19.917
n2077.out[0] (.names)                                            0.261    20.178
n2119.in[0] (.names)                                             1.014    21.192
n2119.out[0] (.names)                                            0.261    21.453
n2092.in[0] (.names)                                             1.014    22.467
n2092.out[0] (.names)                                            0.261    22.728
n2068.in[0] (.names)                                             1.014    23.742
n2068.out[0] (.names)                                            0.261    24.003
n2019.in[2] (.names)                                             1.014    25.016
n2019.out[0] (.names)                                            0.261    25.277
n2070.in[0] (.names)                                             1.014    26.291
n2070.out[0] (.names)                                            0.261    26.552
n2071.in[0] (.names)                                             1.014    27.566
n2071.out[0] (.names)                                            0.261    27.827
n2072.in[0] (.names)                                             1.014    28.841
n2072.out[0] (.names)                                            0.261    29.102
n2073.in[1] (.names)                                             1.014    30.116
n2073.out[0] (.names)                                            0.261    30.377
n2074.in[0] (.names)                                             1.014    31.390
n2074.out[0] (.names)                                            0.261    31.651
n204.in[0] (.names)                                              1.014    32.665
n204.out[0] (.names)                                             0.261    32.926
n2085.in[2] (.names)                                             1.014    33.940
n2085.out[0] (.names)                                            0.261    34.201
n2086.in[1] (.names)                                             1.014    35.215
n2086.out[0] (.names)                                            0.261    35.476
n2087.in[0] (.names)                                             1.014    36.490
n2087.out[0] (.names)                                            0.261    36.751
n2094.in[1] (.names)                                             1.014    37.765
n2094.out[0] (.names)                                            0.261    38.026
n2096.in[0] (.names)                                             1.014    39.039
n2096.out[0] (.names)                                            0.261    39.300
n2099.in[0] (.names)                                             1.014    40.314
n2099.out[0] (.names)                                            0.261    40.575
n2102.in[3] (.names)                                             1.014    41.589
n2102.out[0] (.names)                                            0.261    41.850
n2103.in[0] (.names)                                             1.014    42.864
n2103.out[0] (.names)                                            0.261    43.125
n2088.in[0] (.names)                                             1.014    44.139
n2088.out[0] (.names)                                            0.261    44.400
n2106.in[1] (.names)                                             1.014    45.413
n2106.out[0] (.names)                                            0.261    45.674
n1106.in[1] (.names)                                             1.014    46.688
n1106.out[0] (.names)                                            0.261    46.949
n2107.in[0] (.names)                                             1.014    47.963
n2107.out[0] (.names)                                            0.261    48.224
n2108.in[1] (.names)                                             1.014    49.238
n2108.out[0] (.names)                                            0.261    49.499
n1095.in[0] (.names)                                             1.014    50.513
n1095.out[0] (.names)                                            0.261    50.774
n2105.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2105.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 10
Startpoint: n4192.Q[0] (.latch clocked by pclk)
Endpoint  : n4002.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4192.clk[0] (.latch)                                            1.014     1.014
n4192.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4362.in[0] (.names)                                             1.014     2.070
n4362.out[0] (.names)                                            0.261     2.331
n4366.in[0] (.names)                                             1.014     3.344
n4366.out[0] (.names)                                            0.261     3.605
n4367.in[0] (.names)                                             1.014     4.619
n4367.out[0] (.names)                                            0.261     4.880
n4369.in[0] (.names)                                             1.014     5.894
n4369.out[0] (.names)                                            0.261     6.155
n4370.in[0] (.names)                                             1.014     7.169
n4370.out[0] (.names)                                            0.261     7.430
n4371.in[0] (.names)                                             1.014     8.444
n4371.out[0] (.names)                                            0.261     8.705
n4374.in[0] (.names)                                             1.014     9.719
n4374.out[0] (.names)                                            0.261     9.980
n4281.in[1] (.names)                                             1.014    10.993
n4281.out[0] (.names)                                            0.261    11.254
n5089.in[0] (.names)                                             1.014    12.268
n5089.out[0] (.names)                                            0.261    12.529
n5093.in[0] (.names)                                             1.014    13.543
n5093.out[0] (.names)                                            0.261    13.804
n5094.in[0] (.names)                                             1.014    14.818
n5094.out[0] (.names)                                            0.261    15.079
n5096.in[0] (.names)                                             1.014    16.093
n5096.out[0] (.names)                                            0.261    16.354
n5033.in[0] (.names)                                             1.014    17.367
n5033.out[0] (.names)                                            0.261    17.628
n5034.in[2] (.names)                                             1.014    18.642
n5034.out[0] (.names)                                            0.261    18.903
n5037.in[1] (.names)                                             1.014    19.917
n5037.out[0] (.names)                                            0.261    20.178
n5039.in[1] (.names)                                             1.014    21.192
n5039.out[0] (.names)                                            0.261    21.453
n5040.in[0] (.names)                                             1.014    22.467
n5040.out[0] (.names)                                            0.261    22.728
n5045.in[1] (.names)                                             1.014    23.742
n5045.out[0] (.names)                                            0.261    24.003
n5047.in[0] (.names)                                             1.014    25.016
n5047.out[0] (.names)                                            0.261    25.277
n5041.in[0] (.names)                                             1.014    26.291
n5041.out[0] (.names)                                            0.261    26.552
n5042.in[0] (.names)                                             1.014    27.566
n5042.out[0] (.names)                                            0.261    27.827
n5043.in[1] (.names)                                             1.014    28.841
n5043.out[0] (.names)                                            0.261    29.102
n5051.in[0] (.names)                                             1.014    30.116
n5051.out[0] (.names)                                            0.261    30.377
n5052.in[1] (.names)                                             1.014    31.390
n5052.out[0] (.names)                                            0.261    31.651
n5053.in[0] (.names)                                             1.014    32.665
n5053.out[0] (.names)                                            0.261    32.926
n5009.in[3] (.names)                                             1.014    33.940
n5009.out[0] (.names)                                            0.261    34.201
n5063.in[1] (.names)                                             1.014    35.215
n5063.out[0] (.names)                                            0.261    35.476
n5064.in[0] (.names)                                             1.014    36.490
n5064.out[0] (.names)                                            0.261    36.751
n5067.in[2] (.names)                                             1.014    37.765
n5067.out[0] (.names)                                            0.261    38.026
n5068.in[0] (.names)                                             1.014    39.039
n5068.out[0] (.names)                                            0.261    39.300
n5069.in[0] (.names)                                             1.014    40.314
n5069.out[0] (.names)                                            0.261    40.575
n5071.in[0] (.names)                                             1.014    41.589
n5071.out[0] (.names)                                            0.261    41.850
n5072.in[0] (.names)                                             1.014    42.864
n5072.out[0] (.names)                                            0.261    43.125
n5061.in[0] (.names)                                             1.014    44.139
n5061.out[0] (.names)                                            0.261    44.400
n5079.in[0] (.names)                                             1.014    45.413
n5079.out[0] (.names)                                            0.261    45.674
n5082.in[0] (.names)                                             1.014    46.688
n5082.out[0] (.names)                                            0.261    46.949
n5073.in[1] (.names)                                             1.014    47.963
n5073.out[0] (.names)                                            0.261    48.224
n5074.in[0] (.names)                                             1.014    49.238
n5074.out[0] (.names)                                            0.261    49.499
n4001.in[1] (.names)                                             1.014    50.513
n4001.out[0] (.names)                                            0.261    50.774
n4002.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4002.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n4192.Q[0] (.latch clocked by pclk)
Endpoint  : n5077.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4192.clk[0] (.latch)                                            1.014     1.014
n4192.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4362.in[0] (.names)                                             1.014     2.070
n4362.out[0] (.names)                                            0.261     2.331
n4366.in[0] (.names)                                             1.014     3.344
n4366.out[0] (.names)                                            0.261     3.605
n4367.in[0] (.names)                                             1.014     4.619
n4367.out[0] (.names)                                            0.261     4.880
n4369.in[0] (.names)                                             1.014     5.894
n4369.out[0] (.names)                                            0.261     6.155
n4370.in[0] (.names)                                             1.014     7.169
n4370.out[0] (.names)                                            0.261     7.430
n4371.in[0] (.names)                                             1.014     8.444
n4371.out[0] (.names)                                            0.261     8.705
n4374.in[0] (.names)                                             1.014     9.719
n4374.out[0] (.names)                                            0.261     9.980
n4281.in[1] (.names)                                             1.014    10.993
n4281.out[0] (.names)                                            0.261    11.254
n5089.in[0] (.names)                                             1.014    12.268
n5089.out[0] (.names)                                            0.261    12.529
n5093.in[0] (.names)                                             1.014    13.543
n5093.out[0] (.names)                                            0.261    13.804
n5094.in[0] (.names)                                             1.014    14.818
n5094.out[0] (.names)                                            0.261    15.079
n5096.in[0] (.names)                                             1.014    16.093
n5096.out[0] (.names)                                            0.261    16.354
n5033.in[0] (.names)                                             1.014    17.367
n5033.out[0] (.names)                                            0.261    17.628
n5034.in[2] (.names)                                             1.014    18.642
n5034.out[0] (.names)                                            0.261    18.903
n5037.in[1] (.names)                                             1.014    19.917
n5037.out[0] (.names)                                            0.261    20.178
n5039.in[1] (.names)                                             1.014    21.192
n5039.out[0] (.names)                                            0.261    21.453
n5040.in[0] (.names)                                             1.014    22.467
n5040.out[0] (.names)                                            0.261    22.728
n5045.in[1] (.names)                                             1.014    23.742
n5045.out[0] (.names)                                            0.261    24.003
n5047.in[0] (.names)                                             1.014    25.016
n5047.out[0] (.names)                                            0.261    25.277
n5041.in[0] (.names)                                             1.014    26.291
n5041.out[0] (.names)                                            0.261    26.552
n5042.in[0] (.names)                                             1.014    27.566
n5042.out[0] (.names)                                            0.261    27.827
n5043.in[1] (.names)                                             1.014    28.841
n5043.out[0] (.names)                                            0.261    29.102
n5051.in[0] (.names)                                             1.014    30.116
n5051.out[0] (.names)                                            0.261    30.377
n5052.in[1] (.names)                                             1.014    31.390
n5052.out[0] (.names)                                            0.261    31.651
n5053.in[0] (.names)                                             1.014    32.665
n5053.out[0] (.names)                                            0.261    32.926
n5009.in[3] (.names)                                             1.014    33.940
n5009.out[0] (.names)                                            0.261    34.201
n5063.in[1] (.names)                                             1.014    35.215
n5063.out[0] (.names)                                            0.261    35.476
n5064.in[0] (.names)                                             1.014    36.490
n5064.out[0] (.names)                                            0.261    36.751
n5067.in[2] (.names)                                             1.014    37.765
n5067.out[0] (.names)                                            0.261    38.026
n5068.in[0] (.names)                                             1.014    39.039
n5068.out[0] (.names)                                            0.261    39.300
n5069.in[0] (.names)                                             1.014    40.314
n5069.out[0] (.names)                                            0.261    40.575
n5071.in[0] (.names)                                             1.014    41.589
n5071.out[0] (.names)                                            0.261    41.850
n5072.in[0] (.names)                                             1.014    42.864
n5072.out[0] (.names)                                            0.261    43.125
n5061.in[0] (.names)                                             1.014    44.139
n5061.out[0] (.names)                                            0.261    44.400
n5079.in[0] (.names)                                             1.014    45.413
n5079.out[0] (.names)                                            0.261    45.674
n5082.in[0] (.names)                                             1.014    46.688
n5082.out[0] (.names)                                            0.261    46.949
n5073.in[1] (.names)                                             1.014    47.963
n5073.out[0] (.names)                                            0.261    48.224
n5074.in[0] (.names)                                             1.014    49.238
n5074.out[0] (.names)                                            0.261    49.499
n4001.in[1] (.names)                                             1.014    50.513
n4001.out[0] (.names)                                            0.261    50.774
n5077.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5077.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n4219.Q[0] (.latch clocked by pclk)
Endpoint  : n4482.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4219.clk[0] (.latch)                                            1.014     1.014
n4219.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4593.in[0] (.names)                                             1.014     2.070
n4593.out[0] (.names)                                            0.261     2.331
n4561.in[0] (.names)                                             1.014     3.344
n4561.out[0] (.names)                                            0.261     3.605
n4562.in[0] (.names)                                             1.014     4.619
n4562.out[0] (.names)                                            0.261     4.880
n4565.in[0] (.names)                                             1.014     5.894
n4565.out[0] (.names)                                            0.261     6.155
n4566.in[0] (.names)                                             1.014     7.169
n4566.out[0] (.names)                                            0.261     7.430
n4567.in[0] (.names)                                             1.014     8.444
n4567.out[0] (.names)                                            0.261     8.705
n4568.in[1] (.names)                                             1.014     9.719
n4568.out[0] (.names)                                            0.261     9.980
n4480.in[0] (.names)                                             1.014    10.993
n4480.out[0] (.names)                                            0.261    11.254
n4576.in[0] (.names)                                             1.014    12.268
n4576.out[0] (.names)                                            0.261    12.529
n4496.in[1] (.names)                                             1.014    13.543
n4496.out[0] (.names)                                            0.261    13.804
n4570.in[0] (.names)                                             1.014    14.818
n4570.out[0] (.names)                                            0.261    15.079
n4475.in[0] (.names)                                             1.014    16.093
n4475.out[0] (.names)                                            0.261    16.354
n4471.in[2] (.names)                                             1.014    17.367
n4471.out[0] (.names)                                            0.261    17.628
n4470.in[0] (.names)                                             1.014    18.642
n4470.out[0] (.names)                                            0.261    18.903
n4481.in[0] (.names)                                             1.014    19.917
n4481.out[0] (.names)                                            0.261    20.178
n4486.in[2] (.names)                                             1.014    21.192
n4486.out[0] (.names)                                            0.261    21.453
n4487.in[0] (.names)                                             1.014    22.467
n4487.out[0] (.names)                                            0.261    22.728
n4458.in[0] (.names)                                             1.014    23.742
n4458.out[0] (.names)                                            0.261    24.003
n4447.in[0] (.names)                                             1.014    25.016
n4447.out[0] (.names)                                            0.261    25.277
n4479.in[1] (.names)                                             1.014    26.291
n4479.out[0] (.names)                                            0.261    26.552
n4485.in[2] (.names)                                             1.014    27.566
n4485.out[0] (.names)                                            0.261    27.827
n4489.in[0] (.names)                                             1.014    28.841
n4489.out[0] (.names)                                            0.261    29.102
n4491.in[1] (.names)                                             1.014    30.116
n4491.out[0] (.names)                                            0.261    30.377
n4493.in[0] (.names)                                             1.014    31.390
n4493.out[0] (.names)                                            0.261    31.651
n4435.in[0] (.names)                                             1.014    32.665
n4435.out[0] (.names)                                            0.261    32.926
n4441.in[1] (.names)                                             1.014    33.940
n4441.out[0] (.names)                                            0.261    34.201
n4444.in[0] (.names)                                             1.014    35.215
n4444.out[0] (.names)                                            0.261    35.476
n4445.in[2] (.names)                                             1.014    36.490
n4445.out[0] (.names)                                            0.261    36.751
n4446.in[0] (.names)                                             1.014    37.765
n4446.out[0] (.names)                                            0.261    38.026
n4448.in[1] (.names)                                             1.014    39.039
n4448.out[0] (.names)                                            0.261    39.300
n4452.in[0] (.names)                                             1.014    40.314
n4452.out[0] (.names)                                            0.261    40.575
n4450.in[0] (.names)                                             1.014    41.589
n4450.out[0] (.names)                                            0.261    41.850
n4451.in[0] (.names)                                             1.014    42.864
n4451.out[0] (.names)                                            0.261    43.125
n4453.in[0] (.names)                                             1.014    44.139
n4453.out[0] (.names)                                            0.261    44.400
n4454.in[0] (.names)                                             1.014    45.413
n4454.out[0] (.names)                                            0.261    45.674
n4455.in[1] (.names)                                             1.014    46.688
n4455.out[0] (.names)                                            0.261    46.949
n4459.in[0] (.names)                                             1.014    47.963
n4459.out[0] (.names)                                            0.261    48.224
n4460.in[0] (.names)                                             1.014    49.238
n4460.out[0] (.names)                                            0.261    49.499
n4478.in[1] (.names)                                             1.014    50.513
n4478.out[0] (.names)                                            0.261    50.774
n4482.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4482.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n4416.Q[0] (.latch clocked by pclk)
Endpoint  : n4414.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4416.clk[0] (.latch)                                            1.014     1.014
n4416.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5167.in[0] (.names)                                             1.014     2.070
n5167.out[0] (.names)                                            0.261     2.331
n5168.in[0] (.names)                                             1.014     3.344
n5168.out[0] (.names)                                            0.261     3.605
n5162.in[0] (.names)                                             1.014     4.619
n5162.out[0] (.names)                                            0.261     4.880
n5154.in[0] (.names)                                             1.014     5.894
n5154.out[0] (.names)                                            0.261     6.155
n5159.in[0] (.names)                                             1.014     7.169
n5159.out[0] (.names)                                            0.261     7.430
n5160.in[0] (.names)                                             1.014     8.444
n5160.out[0] (.names)                                            0.261     8.705
n5161.in[0] (.names)                                             1.014     9.719
n5161.out[0] (.names)                                            0.261     9.980
n4962.in[0] (.names)                                             1.014    10.993
n4962.out[0] (.names)                                            0.261    11.254
n5105.in[0] (.names)                                             1.014    12.268
n5105.out[0] (.names)                                            0.261    12.529
n5106.in[1] (.names)                                             1.014    13.543
n5106.out[0] (.names)                                            0.261    13.804
n5107.in[2] (.names)                                             1.014    14.818
n5107.out[0] (.names)                                            0.261    15.079
n5108.in[0] (.names)                                             1.014    16.093
n5108.out[0] (.names)                                            0.261    16.354
n5109.in[1] (.names)                                             1.014    17.367
n5109.out[0] (.names)                                            0.261    17.628
n5101.in[0] (.names)                                             1.014    18.642
n5101.out[0] (.names)                                            0.261    18.903
n4917.in[0] (.names)                                             1.014    19.917
n4917.out[0] (.names)                                            0.261    20.178
n4916.in[1] (.names)                                             1.014    21.192
n4916.out[0] (.names)                                            0.261    21.453
n4918.in[0] (.names)                                             1.014    22.467
n4918.out[0] (.names)                                            0.261    22.728
n4935.in[1] (.names)                                             1.014    23.742
n4935.out[0] (.names)                                            0.261    24.003
n4938.in[2] (.names)                                             1.014    25.016
n4938.out[0] (.names)                                            0.261    25.277
n4939.in[1] (.names)                                             1.014    26.291
n4939.out[0] (.names)                                            0.261    26.552
n4940.in[0] (.names)                                             1.014    27.566
n4940.out[0] (.names)                                            0.261    27.827
n4941.in[1] (.names)                                             1.014    28.841
n4941.out[0] (.names)                                            0.261    29.102
n4942.in[2] (.names)                                             1.014    30.116
n4942.out[0] (.names)                                            0.261    30.377
n4926.in[1] (.names)                                             1.014    31.390
n4926.out[0] (.names)                                            0.261    31.651
n4936.in[0] (.names)                                             1.014    32.665
n4936.out[0] (.names)                                            0.261    32.926
n4925.in[1] (.names)                                             1.014    33.940
n4925.out[0] (.names)                                            0.261    34.201
n4930.in[0] (.names)                                             1.014    35.215
n4930.out[0] (.names)                                            0.261    35.476
n4931.in[0] (.names)                                             1.014    36.490
n4931.out[0] (.names)                                            0.261    36.751
n4932.in[0] (.names)                                             1.014    37.765
n4932.out[0] (.names)                                            0.261    38.026
n4922.in[0] (.names)                                             1.014    39.039
n4922.out[0] (.names)                                            0.261    39.300
n4933.in[0] (.names)                                             1.014    40.314
n4933.out[0] (.names)                                            0.261    40.575
n4934.in[1] (.names)                                             1.014    41.589
n4934.out[0] (.names)                                            0.261    41.850
n4944.in[0] (.names)                                             1.014    42.864
n4944.out[0] (.names)                                            0.261    43.125
n4945.in[1] (.names)                                             1.014    44.139
n4945.out[0] (.names)                                            0.261    44.400
n4946.in[0] (.names)                                             1.014    45.413
n4946.out[0] (.names)                                            0.261    45.674
n4405.in[0] (.names)                                             1.014    46.688
n4405.out[0] (.names)                                            0.261    46.949
n4947.in[0] (.names)                                             1.014    47.963
n4947.out[0] (.names)                                            0.261    48.224
n4216.in[0] (.names)                                             1.014    49.238
n4216.out[0] (.names)                                            0.261    49.499
n4413.in[0] (.names)                                             1.014    50.513
n4413.out[0] (.names)                                            0.261    50.774
n4414.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4414.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n3627.Q[0] (.latch clocked by pclk)
Endpoint  : n2250.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3627.clk[0] (.latch)                                            1.014     1.014
n3627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3612.in[0] (.names)                                             1.014     2.070
n3612.out[0] (.names)                                            0.261     2.331
n3618.in[0] (.names)                                             1.014     3.344
n3618.out[0] (.names)                                            0.261     3.605
n3580.in[0] (.names)                                             1.014     4.619
n3580.out[0] (.names)                                            0.261     4.880
n3578.in[1] (.names)                                             1.014     5.894
n3578.out[0] (.names)                                            0.261     6.155
n3875.in[2] (.names)                                             1.014     7.169
n3875.out[0] (.names)                                            0.261     7.430
n3876.in[0] (.names)                                             1.014     8.444
n3876.out[0] (.names)                                            0.261     8.705
n3877.in[0] (.names)                                             1.014     9.719
n3877.out[0] (.names)                                            0.261     9.980
n3878.in[0] (.names)                                             1.014    10.993
n3878.out[0] (.names)                                            0.261    11.254
n3879.in[2] (.names)                                             1.014    12.268
n3879.out[0] (.names)                                            0.261    12.529
n3880.in[0] (.names)                                             1.014    13.543
n3880.out[0] (.names)                                            0.261    13.804
n3873.in[0] (.names)                                             1.014    14.818
n3873.out[0] (.names)                                            0.261    15.079
n3874.in[1] (.names)                                             1.014    16.093
n3874.out[0] (.names)                                            0.261    16.354
n3881.in[1] (.names)                                             1.014    17.367
n3881.out[0] (.names)                                            0.261    17.628
n3882.in[0] (.names)                                             1.014    18.642
n3882.out[0] (.names)                                            0.261    18.903
n3885.in[0] (.names)                                             1.014    19.917
n3885.out[0] (.names)                                            0.261    20.178
n3890.in[2] (.names)                                             1.014    21.192
n3890.out[0] (.names)                                            0.261    21.453
n3891.in[2] (.names)                                             1.014    22.467
n3891.out[0] (.names)                                            0.261    22.728
n3892.in[1] (.names)                                             1.014    23.742
n3892.out[0] (.names)                                            0.261    24.003
n3893.in[0] (.names)                                             1.014    25.016
n3893.out[0] (.names)                                            0.261    25.277
n3894.in[1] (.names)                                             1.014    26.291
n3894.out[0] (.names)                                            0.261    26.552
n3895.in[0] (.names)                                             1.014    27.566
n3895.out[0] (.names)                                            0.261    27.827
n3897.in[0] (.names)                                             1.014    28.841
n3897.out[0] (.names)                                            0.261    29.102
n3899.in[0] (.names)                                             1.014    30.116
n3899.out[0] (.names)                                            0.261    30.377
n3900.in[0] (.names)                                             1.014    31.390
n3900.out[0] (.names)                                            0.261    31.651
n3901.in[1] (.names)                                             1.014    32.665
n3901.out[0] (.names)                                            0.261    32.926
n3808.in[0] (.names)                                             1.014    33.940
n3808.out[0] (.names)                                            0.261    34.201
n3809.in[3] (.names)                                             1.014    35.215
n3809.out[0] (.names)                                            0.261    35.476
n3827.in[2] (.names)                                             1.014    36.490
n3827.out[0] (.names)                                            0.261    36.751
n3863.in[1] (.names)                                             1.014    37.765
n3863.out[0] (.names)                                            0.261    38.026
n3523.in[0] (.names)                                             1.014    39.039
n3523.out[0] (.names)                                            0.261    39.300
n3524.in[3] (.names)                                             1.014    40.314
n3524.out[0] (.names)                                            0.261    40.575
n3525.in[2] (.names)                                             1.014    41.589
n3525.out[0] (.names)                                            0.261    41.850
n3526.in[2] (.names)                                             1.014    42.864
n3526.out[0] (.names)                                            0.261    43.125
n3527.in[1] (.names)                                             1.014    44.139
n3527.out[0] (.names)                                            0.261    44.400
n3528.in[0] (.names)                                             1.014    45.413
n3528.out[0] (.names)                                            0.261    45.674
n3519.in[0] (.names)                                             1.014    46.688
n3519.out[0] (.names)                                            0.261    46.949
n3520.in[0] (.names)                                             1.014    47.963
n3520.out[0] (.names)                                            0.261    48.224
n2680.in[0] (.names)                                             1.014    49.238
n2680.out[0] (.names)                                            0.261    49.499
n3409.in[0] (.names)                                             1.014    50.513
n3409.out[0] (.names)                                            0.261    50.774
n2250.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2250.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n3627.Q[0] (.latch clocked by pclk)
Endpoint  : n3403.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3627.clk[0] (.latch)                                            1.014     1.014
n3627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3612.in[0] (.names)                                             1.014     2.070
n3612.out[0] (.names)                                            0.261     2.331
n3618.in[0] (.names)                                             1.014     3.344
n3618.out[0] (.names)                                            0.261     3.605
n3580.in[0] (.names)                                             1.014     4.619
n3580.out[0] (.names)                                            0.261     4.880
n3578.in[1] (.names)                                             1.014     5.894
n3578.out[0] (.names)                                            0.261     6.155
n3875.in[2] (.names)                                             1.014     7.169
n3875.out[0] (.names)                                            0.261     7.430
n3876.in[0] (.names)                                             1.014     8.444
n3876.out[0] (.names)                                            0.261     8.705
n3877.in[0] (.names)                                             1.014     9.719
n3877.out[0] (.names)                                            0.261     9.980
n3878.in[0] (.names)                                             1.014    10.993
n3878.out[0] (.names)                                            0.261    11.254
n3879.in[2] (.names)                                             1.014    12.268
n3879.out[0] (.names)                                            0.261    12.529
n3880.in[0] (.names)                                             1.014    13.543
n3880.out[0] (.names)                                            0.261    13.804
n3873.in[0] (.names)                                             1.014    14.818
n3873.out[0] (.names)                                            0.261    15.079
n3874.in[1] (.names)                                             1.014    16.093
n3874.out[0] (.names)                                            0.261    16.354
n3881.in[1] (.names)                                             1.014    17.367
n3881.out[0] (.names)                                            0.261    17.628
n3882.in[0] (.names)                                             1.014    18.642
n3882.out[0] (.names)                                            0.261    18.903
n3885.in[0] (.names)                                             1.014    19.917
n3885.out[0] (.names)                                            0.261    20.178
n3890.in[2] (.names)                                             1.014    21.192
n3890.out[0] (.names)                                            0.261    21.453
n3891.in[2] (.names)                                             1.014    22.467
n3891.out[0] (.names)                                            0.261    22.728
n3892.in[1] (.names)                                             1.014    23.742
n3892.out[0] (.names)                                            0.261    24.003
n3893.in[0] (.names)                                             1.014    25.016
n3893.out[0] (.names)                                            0.261    25.277
n3894.in[1] (.names)                                             1.014    26.291
n3894.out[0] (.names)                                            0.261    26.552
n3895.in[0] (.names)                                             1.014    27.566
n3895.out[0] (.names)                                            0.261    27.827
n3897.in[0] (.names)                                             1.014    28.841
n3897.out[0] (.names)                                            0.261    29.102
n3899.in[0] (.names)                                             1.014    30.116
n3899.out[0] (.names)                                            0.261    30.377
n3900.in[0] (.names)                                             1.014    31.390
n3900.out[0] (.names)                                            0.261    31.651
n3901.in[1] (.names)                                             1.014    32.665
n3901.out[0] (.names)                                            0.261    32.926
n3808.in[0] (.names)                                             1.014    33.940
n3808.out[0] (.names)                                            0.261    34.201
n3809.in[3] (.names)                                             1.014    35.215
n3809.out[0] (.names)                                            0.261    35.476
n3827.in[2] (.names)                                             1.014    36.490
n3827.out[0] (.names)                                            0.261    36.751
n3863.in[1] (.names)                                             1.014    37.765
n3863.out[0] (.names)                                            0.261    38.026
n3523.in[0] (.names)                                             1.014    39.039
n3523.out[0] (.names)                                            0.261    39.300
n3524.in[3] (.names)                                             1.014    40.314
n3524.out[0] (.names)                                            0.261    40.575
n3525.in[2] (.names)                                             1.014    41.589
n3525.out[0] (.names)                                            0.261    41.850
n3526.in[2] (.names)                                             1.014    42.864
n3526.out[0] (.names)                                            0.261    43.125
n3527.in[1] (.names)                                             1.014    44.139
n3527.out[0] (.names)                                            0.261    44.400
n3528.in[0] (.names)                                             1.014    45.413
n3528.out[0] (.names)                                            0.261    45.674
n3519.in[0] (.names)                                             1.014    46.688
n3519.out[0] (.names)                                            0.261    46.949
n3521.in[0] (.names)                                             1.014    47.963
n3521.out[0] (.names)                                            0.261    48.224
n3531.in[0] (.names)                                             1.014    49.238
n3531.out[0] (.names)                                            0.261    49.499
n3402.in[0] (.names)                                             1.014    50.513
n3402.out[0] (.names)                                            0.261    50.774
n3403.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3403.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n3627.Q[0] (.latch clocked by pclk)
Endpoint  : n3529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3627.clk[0] (.latch)                                            1.014     1.014
n3627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3612.in[0] (.names)                                             1.014     2.070
n3612.out[0] (.names)                                            0.261     2.331
n3618.in[0] (.names)                                             1.014     3.344
n3618.out[0] (.names)                                            0.261     3.605
n3580.in[0] (.names)                                             1.014     4.619
n3580.out[0] (.names)                                            0.261     4.880
n3578.in[1] (.names)                                             1.014     5.894
n3578.out[0] (.names)                                            0.261     6.155
n3875.in[2] (.names)                                             1.014     7.169
n3875.out[0] (.names)                                            0.261     7.430
n3876.in[0] (.names)                                             1.014     8.444
n3876.out[0] (.names)                                            0.261     8.705
n3877.in[0] (.names)                                             1.014     9.719
n3877.out[0] (.names)                                            0.261     9.980
n3878.in[0] (.names)                                             1.014    10.993
n3878.out[0] (.names)                                            0.261    11.254
n3879.in[2] (.names)                                             1.014    12.268
n3879.out[0] (.names)                                            0.261    12.529
n3880.in[0] (.names)                                             1.014    13.543
n3880.out[0] (.names)                                            0.261    13.804
n3873.in[0] (.names)                                             1.014    14.818
n3873.out[0] (.names)                                            0.261    15.079
n3874.in[1] (.names)                                             1.014    16.093
n3874.out[0] (.names)                                            0.261    16.354
n3881.in[1] (.names)                                             1.014    17.367
n3881.out[0] (.names)                                            0.261    17.628
n3882.in[0] (.names)                                             1.014    18.642
n3882.out[0] (.names)                                            0.261    18.903
n3885.in[0] (.names)                                             1.014    19.917
n3885.out[0] (.names)                                            0.261    20.178
n3890.in[2] (.names)                                             1.014    21.192
n3890.out[0] (.names)                                            0.261    21.453
n3891.in[2] (.names)                                             1.014    22.467
n3891.out[0] (.names)                                            0.261    22.728
n3892.in[1] (.names)                                             1.014    23.742
n3892.out[0] (.names)                                            0.261    24.003
n3893.in[0] (.names)                                             1.014    25.016
n3893.out[0] (.names)                                            0.261    25.277
n3894.in[1] (.names)                                             1.014    26.291
n3894.out[0] (.names)                                            0.261    26.552
n3895.in[0] (.names)                                             1.014    27.566
n3895.out[0] (.names)                                            0.261    27.827
n3897.in[0] (.names)                                             1.014    28.841
n3897.out[0] (.names)                                            0.261    29.102
n3899.in[0] (.names)                                             1.014    30.116
n3899.out[0] (.names)                                            0.261    30.377
n3900.in[0] (.names)                                             1.014    31.390
n3900.out[0] (.names)                                            0.261    31.651
n3901.in[1] (.names)                                             1.014    32.665
n3901.out[0] (.names)                                            0.261    32.926
n3808.in[0] (.names)                                             1.014    33.940
n3808.out[0] (.names)                                            0.261    34.201
n3809.in[3] (.names)                                             1.014    35.215
n3809.out[0] (.names)                                            0.261    35.476
n3827.in[2] (.names)                                             1.014    36.490
n3827.out[0] (.names)                                            0.261    36.751
n3863.in[1] (.names)                                             1.014    37.765
n3863.out[0] (.names)                                            0.261    38.026
n3523.in[0] (.names)                                             1.014    39.039
n3523.out[0] (.names)                                            0.261    39.300
n3524.in[3] (.names)                                             1.014    40.314
n3524.out[0] (.names)                                            0.261    40.575
n3525.in[2] (.names)                                             1.014    41.589
n3525.out[0] (.names)                                            0.261    41.850
n3526.in[2] (.names)                                             1.014    42.864
n3526.out[0] (.names)                                            0.261    43.125
n3527.in[1] (.names)                                             1.014    44.139
n3527.out[0] (.names)                                            0.261    44.400
n3528.in[0] (.names)                                             1.014    45.413
n3528.out[0] (.names)                                            0.261    45.674
n3519.in[0] (.names)                                             1.014    46.688
n3519.out[0] (.names)                                            0.261    46.949
n3521.in[0] (.names)                                             1.014    47.963
n3521.out[0] (.names)                                            0.261    48.224
n3531.in[0] (.names)                                             1.014    49.238
n3531.out[0] (.names)                                            0.261    49.499
n3402.in[0] (.names)                                             1.014    50.513
n3402.out[0] (.names)                                            0.261    50.774
n3529.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3529.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n5777.Q[0] (.latch clocked by pclk)
Endpoint  : n5686.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5777.clk[0] (.latch)                                            1.014     1.014
n5777.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5961.in[0] (.names)                                             1.014     2.070
n5961.out[0] (.names)                                            0.261     2.331
n5954.in[0] (.names)                                             1.014     3.344
n5954.out[0] (.names)                                            0.261     3.605
n5906.in[0] (.names)                                             1.014     4.619
n5906.out[0] (.names)                                            0.261     4.880
n6075.in[1] (.names)                                             1.014     5.894
n6075.out[0] (.names)                                            0.261     6.155
n6076.in[0] (.names)                                             1.014     7.169
n6076.out[0] (.names)                                            0.261     7.430
n6071.in[0] (.names)                                             1.014     8.444
n6071.out[0] (.names)                                            0.261     8.705
n6084.in[2] (.names)                                             1.014     9.719
n6084.out[0] (.names)                                            0.261     9.980
n6085.in[2] (.names)                                             1.014    10.993
n6085.out[0] (.names)                                            0.261    11.254
n6087.in[0] (.names)                                             1.014    12.268
n6087.out[0] (.names)                                            0.261    12.529
n6090.in[0] (.names)                                             1.014    13.543
n6090.out[0] (.names)                                            0.261    13.804
n6091.in[1] (.names)                                             1.014    14.818
n6091.out[0] (.names)                                            0.261    15.079
n6095.in[0] (.names)                                             1.014    16.093
n6095.out[0] (.names)                                            0.261    16.354
n6096.in[1] (.names)                                             1.014    17.367
n6096.out[0] (.names)                                            0.261    17.628
n6097.in[0] (.names)                                             1.014    18.642
n6097.out[0] (.names)                                            0.261    18.903
n6088.in[1] (.names)                                             1.014    19.917
n6088.out[0] (.names)                                            0.261    20.178
n6089.in[0] (.names)                                             1.014    21.192
n6089.out[0] (.names)                                            0.261    21.453
n6092.in[1] (.names)                                             1.014    22.467
n6092.out[0] (.names)                                            0.261    22.728
n6002.in[0] (.names)                                             1.014    23.742
n6002.out[0] (.names)                                            0.261    24.003
n6038.in[2] (.names)                                             1.014    25.016
n6038.out[0] (.names)                                            0.261    25.277
n6039.in[2] (.names)                                             1.014    26.291
n6039.out[0] (.names)                                            0.261    26.552
n6005.in[1] (.names)                                             1.014    27.566
n6005.out[0] (.names)                                            0.261    27.827
n6001.in[0] (.names)                                             1.014    28.841
n6001.out[0] (.names)                                            0.261    29.102
n6006.in[0] (.names)                                             1.014    30.116
n6006.out[0] (.names)                                            0.261    30.377
n6007.in[0] (.names)                                             1.014    31.390
n6007.out[0] (.names)                                            0.261    31.651
n6008.in[0] (.names)                                             1.014    32.665
n6008.out[0] (.names)                                            0.261    32.926
n6010.in[2] (.names)                                             1.014    33.940
n6010.out[0] (.names)                                            0.261    34.201
n6013.in[0] (.names)                                             1.014    35.215
n6013.out[0] (.names)                                            0.261    35.476
n6014.in[0] (.names)                                             1.014    36.490
n6014.out[0] (.names)                                            0.261    36.751
n6015.in[0] (.names)                                             1.014    37.765
n6015.out[0] (.names)                                            0.261    38.026
n6017.in[0] (.names)                                             1.014    39.039
n6017.out[0] (.names)                                            0.261    39.300
n5893.in[0] (.names)                                             1.014    40.314
n5893.out[0] (.names)                                            0.261    40.575
n5894.in[1] (.names)                                             1.014    41.589
n5894.out[0] (.names)                                            0.261    41.850
n5895.in[2] (.names)                                             1.014    42.864
n5895.out[0] (.names)                                            0.261    43.125
n5897.in[1] (.names)                                             1.014    44.139
n5897.out[0] (.names)                                            0.261    44.400
n5898.in[0] (.names)                                             1.014    45.413
n5898.out[0] (.names)                                            0.261    45.674
n5899.in[0] (.names)                                             1.014    46.688
n5899.out[0] (.names)                                            0.261    46.949
n5772.in[0] (.names)                                             1.014    47.963
n5772.out[0] (.names)                                            0.261    48.224
n5768.in[0] (.names)                                             1.014    49.238
n5768.out[0] (.names)                                            0.261    49.499
n5685.in[0] (.names)                                             1.014    50.513
n5685.out[0] (.names)                                            0.261    50.774
n5686.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5686.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n5777.Q[0] (.latch clocked by pclk)
Endpoint  : n5809.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5777.clk[0] (.latch)                                            1.014     1.014
n5777.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5961.in[0] (.names)                                             1.014     2.070
n5961.out[0] (.names)                                            0.261     2.331
n5954.in[0] (.names)                                             1.014     3.344
n5954.out[0] (.names)                                            0.261     3.605
n5906.in[0] (.names)                                             1.014     4.619
n5906.out[0] (.names)                                            0.261     4.880
n6075.in[1] (.names)                                             1.014     5.894
n6075.out[0] (.names)                                            0.261     6.155
n6076.in[0] (.names)                                             1.014     7.169
n6076.out[0] (.names)                                            0.261     7.430
n6071.in[0] (.names)                                             1.014     8.444
n6071.out[0] (.names)                                            0.261     8.705
n6084.in[2] (.names)                                             1.014     9.719
n6084.out[0] (.names)                                            0.261     9.980
n6085.in[2] (.names)                                             1.014    10.993
n6085.out[0] (.names)                                            0.261    11.254
n6087.in[0] (.names)                                             1.014    12.268
n6087.out[0] (.names)                                            0.261    12.529
n6090.in[0] (.names)                                             1.014    13.543
n6090.out[0] (.names)                                            0.261    13.804
n6091.in[1] (.names)                                             1.014    14.818
n6091.out[0] (.names)                                            0.261    15.079
n6095.in[0] (.names)                                             1.014    16.093
n6095.out[0] (.names)                                            0.261    16.354
n6096.in[1] (.names)                                             1.014    17.367
n6096.out[0] (.names)                                            0.261    17.628
n6097.in[0] (.names)                                             1.014    18.642
n6097.out[0] (.names)                                            0.261    18.903
n6088.in[1] (.names)                                             1.014    19.917
n6088.out[0] (.names)                                            0.261    20.178
n6089.in[0] (.names)                                             1.014    21.192
n6089.out[0] (.names)                                            0.261    21.453
n6092.in[1] (.names)                                             1.014    22.467
n6092.out[0] (.names)                                            0.261    22.728
n6002.in[0] (.names)                                             1.014    23.742
n6002.out[0] (.names)                                            0.261    24.003
n6038.in[2] (.names)                                             1.014    25.016
n6038.out[0] (.names)                                            0.261    25.277
n6156.in[0] (.names)                                             1.014    26.291
n6156.out[0] (.names)                                            0.261    26.552
n6157.in[2] (.names)                                             1.014    27.566
n6157.out[0] (.names)                                            0.261    27.827
n6158.in[2] (.names)                                             1.014    28.841
n6158.out[0] (.names)                                            0.261    29.102
n6164.in[0] (.names)                                             1.014    30.116
n6164.out[0] (.names)                                            0.261    30.377
n6165.in[0] (.names)                                             1.014    31.390
n6165.out[0] (.names)                                            0.261    31.651
n6166.in[1] (.names)                                             1.014    32.665
n6166.out[0] (.names)                                            0.261    32.926
n6159.in[0] (.names)                                             1.014    33.940
n6159.out[0] (.names)                                            0.261    34.201
n6160.in[0] (.names)                                             1.014    35.215
n6160.out[0] (.names)                                            0.261    35.476
n6161.in[1] (.names)                                             1.014    36.490
n6161.out[0] (.names)                                            0.261    36.751
n6167.in[1] (.names)                                             1.014    37.765
n6167.out[0] (.names)                                            0.261    38.026
n6168.in[0] (.names)                                             1.014    39.039
n6168.out[0] (.names)                                            0.261    39.300
n6169.in[1] (.names)                                             1.014    40.314
n6169.out[0] (.names)                                            0.261    40.575
n6171.in[2] (.names)                                             1.014    41.589
n6171.out[0] (.names)                                            0.261    41.850
n6172.in[0] (.names)                                             1.014    42.864
n6172.out[0] (.names)                                            0.261    43.125
n6173.in[1] (.names)                                             1.014    44.139
n6173.out[0] (.names)                                            0.261    44.400
n6174.in[0] (.names)                                             1.014    45.413
n6174.out[0] (.names)                                            0.261    45.674
n5718.in[0] (.names)                                             1.014    46.688
n5718.out[0] (.names)                                            0.261    46.949
n6175.in[0] (.names)                                             1.014    47.963
n6175.out[0] (.names)                                            0.261    48.224
n2687.in[1] (.names)                                             1.014    49.238
n2687.out[0] (.names)                                            0.261    49.499
n5808.in[0] (.names)                                             1.014    50.513
n5808.out[0] (.names)                                            0.261    50.774
n5809.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5809.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n10472.Q[0] (.latch clocked by pclk)
Endpoint  : n10233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10472.clk[0] (.latch)                                           1.014     1.014
n10472.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10473.in[0] (.names)                                            1.014     2.070
n10473.out[0] (.names)                                           0.261     2.331
n10445.in[0] (.names)                                            1.014     3.344
n10445.out[0] (.names)                                           0.261     3.605
n10540.in[2] (.names)                                            1.014     4.619
n10540.out[0] (.names)                                           0.261     4.880
n10542.in[0] (.names)                                            1.014     5.894
n10542.out[0] (.names)                                           0.261     6.155
n10541.in[0] (.names)                                            1.014     7.169
n10541.out[0] (.names)                                           0.261     7.430
n10180.in[0] (.names)                                            1.014     8.444
n10180.out[0] (.names)                                           0.261     8.705
n10181.in[1] (.names)                                            1.014     9.719
n10181.out[0] (.names)                                           0.261     9.980
n10183.in[1] (.names)                                            1.014    10.993
n10183.out[0] (.names)                                           0.261    11.254
n10184.in[0] (.names)                                            1.014    12.268
n10184.out[0] (.names)                                           0.261    12.529
n10185.in[0] (.names)                                            1.014    13.543
n10185.out[0] (.names)                                           0.261    13.804
n10189.in[2] (.names)                                            1.014    14.818
n10189.out[0] (.names)                                           0.261    15.079
n10190.in[0] (.names)                                            1.014    16.093
n10190.out[0] (.names)                                           0.261    16.354
n10192.in[0] (.names)                                            1.014    17.367
n10192.out[0] (.names)                                           0.261    17.628
n10194.in[0] (.names)                                            1.014    18.642
n10194.out[0] (.names)                                           0.261    18.903
n10195.in[0] (.names)                                            1.014    19.917
n10195.out[0] (.names)                                           0.261    20.178
n10197.in[0] (.names)                                            1.014    21.192
n10197.out[0] (.names)                                           0.261    21.453
n10198.in[0] (.names)                                            1.014    22.467
n10198.out[0] (.names)                                           0.261    22.728
n10199.in[2] (.names)                                            1.014    23.742
n10199.out[0] (.names)                                           0.261    24.003
n10200.in[0] (.names)                                            1.014    25.016
n10200.out[0] (.names)                                           0.261    25.277
n10205.in[0] (.names)                                            1.014    26.291
n10205.out[0] (.names)                                           0.261    26.552
n10215.in[1] (.names)                                            1.014    27.566
n10215.out[0] (.names)                                           0.261    27.827
n10201.in[1] (.names)                                            1.014    28.841
n10201.out[0] (.names)                                           0.261    29.102
n10202.in[1] (.names)                                            1.014    30.116
n10202.out[0] (.names)                                           0.261    30.377
n10208.in[2] (.names)                                            1.014    31.390
n10208.out[0] (.names)                                           0.261    31.651
n10209.in[0] (.names)                                            1.014    32.665
n10209.out[0] (.names)                                           0.261    32.926
n10211.in[0] (.names)                                            1.014    33.940
n10211.out[0] (.names)                                           0.261    34.201
n10213.in[0] (.names)                                            1.014    35.215
n10213.out[0] (.names)                                           0.261    35.476
n10217.in[1] (.names)                                            1.014    36.490
n10217.out[0] (.names)                                           0.261    36.751
n10219.in[3] (.names)                                            1.014    37.765
n10219.out[0] (.names)                                           0.261    38.026
n10222.in[2] (.names)                                            1.014    39.039
n10222.out[0] (.names)                                           0.261    39.300
n10223.in[0] (.names)                                            1.014    40.314
n10223.out[0] (.names)                                           0.261    40.575
n10224.in[0] (.names)                                            1.014    41.589
n10224.out[0] (.names)                                           0.261    41.850
n10225.in[0] (.names)                                            1.014    42.864
n10225.out[0] (.names)                                           0.261    43.125
n2689.in[1] (.names)                                             1.014    44.139
n2689.out[0] (.names)                                            0.261    44.400
n10227.in[0] (.names)                                            1.014    45.413
n10227.out[0] (.names)                                           0.261    45.674
n10228.in[0] (.names)                                            1.014    46.688
n10228.out[0] (.names)                                           0.261    46.949
n10229.in[0] (.names)                                            1.014    47.963
n10229.out[0] (.names)                                           0.261    48.224
n10230.in[0] (.names)                                            1.014    49.238
n10230.out[0] (.names)                                           0.261    49.499
n10232.in[0] (.names)                                            1.014    50.513
n10232.out[0] (.names)                                           0.261    50.774
n10233.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10233.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n10472.Q[0] (.latch clocked by pclk)
Endpoint  : n9918.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10472.clk[0] (.latch)                                           1.014     1.014
n10472.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10473.in[0] (.names)                                            1.014     2.070
n10473.out[0] (.names)                                           0.261     2.331
n10445.in[0] (.names)                                            1.014     3.344
n10445.out[0] (.names)                                           0.261     3.605
n10540.in[2] (.names)                                            1.014     4.619
n10540.out[0] (.names)                                           0.261     4.880
n10542.in[0] (.names)                                            1.014     5.894
n10542.out[0] (.names)                                           0.261     6.155
n10541.in[0] (.names)                                            1.014     7.169
n10541.out[0] (.names)                                           0.261     7.430
n10180.in[0] (.names)                                            1.014     8.444
n10180.out[0] (.names)                                           0.261     8.705
n10181.in[1] (.names)                                            1.014     9.719
n10181.out[0] (.names)                                           0.261     9.980
n10183.in[1] (.names)                                            1.014    10.993
n10183.out[0] (.names)                                           0.261    11.254
n10184.in[0] (.names)                                            1.014    12.268
n10184.out[0] (.names)                                           0.261    12.529
n10185.in[0] (.names)                                            1.014    13.543
n10185.out[0] (.names)                                           0.261    13.804
n10189.in[2] (.names)                                            1.014    14.818
n10189.out[0] (.names)                                           0.261    15.079
n10190.in[0] (.names)                                            1.014    16.093
n10190.out[0] (.names)                                           0.261    16.354
n10192.in[0] (.names)                                            1.014    17.367
n10192.out[0] (.names)                                           0.261    17.628
n10194.in[0] (.names)                                            1.014    18.642
n10194.out[0] (.names)                                           0.261    18.903
n10195.in[0] (.names)                                            1.014    19.917
n10195.out[0] (.names)                                           0.261    20.178
n10197.in[0] (.names)                                            1.014    21.192
n10197.out[0] (.names)                                           0.261    21.453
n10198.in[0] (.names)                                            1.014    22.467
n10198.out[0] (.names)                                           0.261    22.728
n10199.in[2] (.names)                                            1.014    23.742
n10199.out[0] (.names)                                           0.261    24.003
n10200.in[0] (.names)                                            1.014    25.016
n10200.out[0] (.names)                                           0.261    25.277
n10205.in[0] (.names)                                            1.014    26.291
n10205.out[0] (.names)                                           0.261    26.552
n10215.in[1] (.names)                                            1.014    27.566
n10215.out[0] (.names)                                           0.261    27.827
n10201.in[1] (.names)                                            1.014    28.841
n10201.out[0] (.names)                                           0.261    29.102
n10202.in[1] (.names)                                            1.014    30.116
n10202.out[0] (.names)                                           0.261    30.377
n10208.in[2] (.names)                                            1.014    31.390
n10208.out[0] (.names)                                           0.261    31.651
n10209.in[0] (.names)                                            1.014    32.665
n10209.out[0] (.names)                                           0.261    32.926
n10211.in[0] (.names)                                            1.014    33.940
n10211.out[0] (.names)                                           0.261    34.201
n10213.in[0] (.names)                                            1.014    35.215
n10213.out[0] (.names)                                           0.261    35.476
n10217.in[1] (.names)                                            1.014    36.490
n10217.out[0] (.names)                                           0.261    36.751
n10219.in[3] (.names)                                            1.014    37.765
n10219.out[0] (.names)                                           0.261    38.026
n10222.in[2] (.names)                                            1.014    39.039
n10222.out[0] (.names)                                           0.261    39.300
n10223.in[0] (.names)                                            1.014    40.314
n10223.out[0] (.names)                                           0.261    40.575
n10224.in[0] (.names)                                            1.014    41.589
n10224.out[0] (.names)                                           0.261    41.850
n10225.in[0] (.names)                                            1.014    42.864
n10225.out[0] (.names)                                           0.261    43.125
n2689.in[1] (.names)                                             1.014    44.139
n2689.out[0] (.names)                                            0.261    44.400
n10227.in[0] (.names)                                            1.014    45.413
n10227.out[0] (.names)                                           0.261    45.674
n10228.in[0] (.names)                                            1.014    46.688
n10228.out[0] (.names)                                           0.261    46.949
n10229.in[0] (.names)                                            1.014    47.963
n10229.out[0] (.names)                                           0.261    48.224
n10230.in[0] (.names)                                            1.014    49.238
n10230.out[0] (.names)                                           0.261    49.499
n9917.in[0] (.names)                                             1.014    50.513
n9917.out[0] (.names)                                            0.261    50.774
n9918.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9918.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n2854.Q[0] (.latch clocked by pclk)
Endpoint  : n8699.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2854.clk[0] (.latch)                                            1.014     1.014
n2854.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8258.in[0] (.names)                                             1.014     2.070
n8258.out[0] (.names)                                            0.261     2.331
n8259.in[3] (.names)                                             1.014     3.344
n8259.out[0] (.names)                                            0.261     3.605
n8260.in[3] (.names)                                             1.014     4.619
n8260.out[0] (.names)                                            0.261     4.880
n8261.in[1] (.names)                                             1.014     5.894
n8261.out[0] (.names)                                            0.261     6.155
n8265.in[0] (.names)                                             1.014     7.169
n8265.out[0] (.names)                                            0.261     7.430
n8267.in[0] (.names)                                             1.014     8.444
n8267.out[0] (.names)                                            0.261     8.705
n8707.in[0] (.names)                                             1.014     9.719
n8707.out[0] (.names)                                            0.261     9.980
n8709.in[0] (.names)                                             1.014    10.993
n8709.out[0] (.names)                                            0.261    11.254
n8710.in[0] (.names)                                             1.014    12.268
n8710.out[0] (.names)                                            0.261    12.529
n8711.in[0] (.names)                                             1.014    13.543
n8711.out[0] (.names)                                            0.261    13.804
n8643.in[0] (.names)                                             1.014    14.818
n8643.out[0] (.names)                                            0.261    15.079
n8649.in[0] (.names)                                             1.014    16.093
n8649.out[0] (.names)                                            0.261    16.354
n8651.in[0] (.names)                                             1.014    17.367
n8651.out[0] (.names)                                            0.261    17.628
n8652.in[0] (.names)                                             1.014    18.642
n8652.out[0] (.names)                                            0.261    18.903
n8658.in[0] (.names)                                             1.014    19.917
n8658.out[0] (.names)                                            0.261    20.178
n8659.in[0] (.names)                                             1.014    21.192
n8659.out[0] (.names)                                            0.261    21.453
n8660.in[0] (.names)                                             1.014    22.467
n8660.out[0] (.names)                                            0.261    22.728
n8663.in[0] (.names)                                             1.014    23.742
n8663.out[0] (.names)                                            0.261    24.003
n8655.in[0] (.names)                                             1.014    25.016
n8655.out[0] (.names)                                            0.261    25.277
n8656.in[0] (.names)                                             1.014    26.291
n8656.out[0] (.names)                                            0.261    26.552
n8671.in[0] (.names)                                             1.014    27.566
n8671.out[0] (.names)                                            0.261    27.827
n8672.in[1] (.names)                                             1.014    28.841
n8672.out[0] (.names)                                            0.261    29.102
n7836.in[0] (.names)                                             1.014    30.116
n7836.out[0] (.names)                                            0.261    30.377
n8682.in[1] (.names)                                             1.014    31.390
n8682.out[0] (.names)                                            0.261    31.651
n8683.in[0] (.names)                                             1.014    32.665
n8683.out[0] (.names)                                            0.261    32.926
n8687.in[1] (.names)                                             1.014    33.940
n8687.out[0] (.names)                                            0.261    34.201
n8693.in[1] (.names)                                             1.014    35.215
n8693.out[0] (.names)                                            0.261    35.476
n8689.in[0] (.names)                                             1.014    36.490
n8689.out[0] (.names)                                            0.261    36.751
n8690.in[1] (.names)                                             1.014    37.765
n8690.out[0] (.names)                                            0.261    38.026
n8691.in[1] (.names)                                             1.014    39.039
n8691.out[0] (.names)                                            0.261    39.300
n8692.in[0] (.names)                                             1.014    40.314
n8692.out[0] (.names)                                            0.261    40.575
n8695.in[1] (.names)                                             1.014    41.589
n8695.out[0] (.names)                                            0.261    41.850
n7883.in[0] (.names)                                             1.014    42.864
n7883.out[0] (.names)                                            0.261    43.125
n8650.in[0] (.names)                                             1.014    44.139
n8650.out[0] (.names)                                            0.261    44.400
n8678.in[0] (.names)                                             1.014    45.413
n8678.out[0] (.names)                                            0.261    45.674
n8680.in[1] (.names)                                             1.014    46.688
n8680.out[0] (.names)                                            0.261    46.949
n8681.in[1] (.names)                                             1.014    47.963
n8681.out[0] (.names)                                            0.261    48.224
n7875.in[0] (.names)                                             1.014    49.238
n7875.out[0] (.names)                                            0.261    49.499
n8698.in[2] (.names)                                             1.014    50.513
n8698.out[0] (.names)                                            0.261    50.774
n8699.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8699.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n5690.Q[0] (.latch clocked by pclk)
Endpoint  : n6720.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5690.clk[0] (.latch)                                            1.014     1.014
n5690.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6861.in[0] (.names)                                             1.014     2.070
n6861.out[0] (.names)                                            0.261     2.331
n6862.in[2] (.names)                                             1.014     3.344
n6862.out[0] (.names)                                            0.261     3.605
n6697.in[0] (.names)                                             1.014     4.619
n6697.out[0] (.names)                                            0.261     4.880
n6724.in[0] (.names)                                             1.014     5.894
n6724.out[0] (.names)                                            0.261     6.155
n6725.in[0] (.names)                                             1.014     7.169
n6725.out[0] (.names)                                            0.261     7.430
n6726.in[2] (.names)                                             1.014     8.444
n6726.out[0] (.names)                                            0.261     8.705
n6735.in[0] (.names)                                             1.014     9.719
n6735.out[0] (.names)                                            0.261     9.980
n6727.in[1] (.names)                                             1.014    10.993
n6727.out[0] (.names)                                            0.261    11.254
n6736.in[0] (.names)                                             1.014    12.268
n6736.out[0] (.names)                                            0.261    12.529
n6738.in[1] (.names)                                             1.014    13.543
n6738.out[0] (.names)                                            0.261    13.804
n6742.in[0] (.names)                                             1.014    14.818
n6742.out[0] (.names)                                            0.261    15.079
n6743.in[1] (.names)                                             1.014    16.093
n6743.out[0] (.names)                                            0.261    16.354
n6746.in[0] (.names)                                             1.014    17.367
n6746.out[0] (.names)                                            0.261    17.628
n6749.in[0] (.names)                                             1.014    18.642
n6749.out[0] (.names)                                            0.261    18.903
n6751.in[0] (.names)                                             1.014    19.917
n6751.out[0] (.names)                                            0.261    20.178
n6752.in[2] (.names)                                             1.014    21.192
n6752.out[0] (.names)                                            0.261    21.453
n6753.in[0] (.names)                                             1.014    22.467
n6753.out[0] (.names)                                            0.261    22.728
n6690.in[0] (.names)                                             1.014    23.742
n6690.out[0] (.names)                                            0.261    24.003
n6691.in[0] (.names)                                             1.014    25.016
n6691.out[0] (.names)                                            0.261    25.277
n6695.in[2] (.names)                                             1.014    26.291
n6695.out[0] (.names)                                            0.261    26.552
n6696.in[1] (.names)                                             1.014    27.566
n6696.out[0] (.names)                                            0.261    27.827
n6698.in[0] (.names)                                             1.014    28.841
n6698.out[0] (.names)                                            0.261    29.102
n6699.in[0] (.names)                                             1.014    30.116
n6699.out[0] (.names)                                            0.261    30.377
n6700.in[0] (.names)                                             1.014    31.390
n6700.out[0] (.names)                                            0.261    31.651
n6701.in[0] (.names)                                             1.014    32.665
n6701.out[0] (.names)                                            0.261    32.926
n6702.in[0] (.names)                                             1.014    33.940
n6702.out[0] (.names)                                            0.261    34.201
n6703.in[0] (.names)                                             1.014    35.215
n6703.out[0] (.names)                                            0.261    35.476
n6708.in[2] (.names)                                             1.014    36.490
n6708.out[0] (.names)                                            0.261    36.751
n6709.in[0] (.names)                                             1.014    37.765
n6709.out[0] (.names)                                            0.261    38.026
n6710.in[1] (.names)                                             1.014    39.039
n6710.out[0] (.names)                                            0.261    39.300
n6711.in[1] (.names)                                             1.014    40.314
n6711.out[0] (.names)                                            0.261    40.575
n6712.in[0] (.names)                                             1.014    41.589
n6712.out[0] (.names)                                            0.261    41.850
n6714.in[1] (.names)                                             1.014    42.864
n6714.out[0] (.names)                                            0.261    43.125
n6715.in[1] (.names)                                             1.014    44.139
n6715.out[0] (.names)                                            0.261    44.400
n6716.in[0] (.names)                                             1.014    45.413
n6716.out[0] (.names)                                            0.261    45.674
n6717.in[0] (.names)                                             1.014    46.688
n6717.out[0] (.names)                                            0.261    46.949
n6718.in[0] (.names)                                             1.014    47.963
n6718.out[0] (.names)                                            0.261    48.224
n6719.in[0] (.names)                                             1.014    49.238
n6719.out[0] (.names)                                            0.261    49.499
n6329.in[0] (.names)                                             1.014    50.513
n6329.out[0] (.names)                                            0.261    50.774
n6720.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6720.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n5690.Q[0] (.latch clocked by pclk)
Endpoint  : n6330.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5690.clk[0] (.latch)                                            1.014     1.014
n5690.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6861.in[0] (.names)                                             1.014     2.070
n6861.out[0] (.names)                                            0.261     2.331
n6862.in[2] (.names)                                             1.014     3.344
n6862.out[0] (.names)                                            0.261     3.605
n6697.in[0] (.names)                                             1.014     4.619
n6697.out[0] (.names)                                            0.261     4.880
n6724.in[0] (.names)                                             1.014     5.894
n6724.out[0] (.names)                                            0.261     6.155
n6725.in[0] (.names)                                             1.014     7.169
n6725.out[0] (.names)                                            0.261     7.430
n6726.in[2] (.names)                                             1.014     8.444
n6726.out[0] (.names)                                            0.261     8.705
n6735.in[0] (.names)                                             1.014     9.719
n6735.out[0] (.names)                                            0.261     9.980
n6727.in[1] (.names)                                             1.014    10.993
n6727.out[0] (.names)                                            0.261    11.254
n6736.in[0] (.names)                                             1.014    12.268
n6736.out[0] (.names)                                            0.261    12.529
n6738.in[1] (.names)                                             1.014    13.543
n6738.out[0] (.names)                                            0.261    13.804
n6742.in[0] (.names)                                             1.014    14.818
n6742.out[0] (.names)                                            0.261    15.079
n6743.in[1] (.names)                                             1.014    16.093
n6743.out[0] (.names)                                            0.261    16.354
n6746.in[0] (.names)                                             1.014    17.367
n6746.out[0] (.names)                                            0.261    17.628
n6749.in[0] (.names)                                             1.014    18.642
n6749.out[0] (.names)                                            0.261    18.903
n6751.in[0] (.names)                                             1.014    19.917
n6751.out[0] (.names)                                            0.261    20.178
n6752.in[2] (.names)                                             1.014    21.192
n6752.out[0] (.names)                                            0.261    21.453
n6753.in[0] (.names)                                             1.014    22.467
n6753.out[0] (.names)                                            0.261    22.728
n6690.in[0] (.names)                                             1.014    23.742
n6690.out[0] (.names)                                            0.261    24.003
n6691.in[0] (.names)                                             1.014    25.016
n6691.out[0] (.names)                                            0.261    25.277
n6695.in[2] (.names)                                             1.014    26.291
n6695.out[0] (.names)                                            0.261    26.552
n6696.in[1] (.names)                                             1.014    27.566
n6696.out[0] (.names)                                            0.261    27.827
n6698.in[0] (.names)                                             1.014    28.841
n6698.out[0] (.names)                                            0.261    29.102
n6699.in[0] (.names)                                             1.014    30.116
n6699.out[0] (.names)                                            0.261    30.377
n6700.in[0] (.names)                                             1.014    31.390
n6700.out[0] (.names)                                            0.261    31.651
n6701.in[0] (.names)                                             1.014    32.665
n6701.out[0] (.names)                                            0.261    32.926
n6702.in[0] (.names)                                             1.014    33.940
n6702.out[0] (.names)                                            0.261    34.201
n6703.in[0] (.names)                                             1.014    35.215
n6703.out[0] (.names)                                            0.261    35.476
n6708.in[2] (.names)                                             1.014    36.490
n6708.out[0] (.names)                                            0.261    36.751
n6709.in[0] (.names)                                             1.014    37.765
n6709.out[0] (.names)                                            0.261    38.026
n6710.in[1] (.names)                                             1.014    39.039
n6710.out[0] (.names)                                            0.261    39.300
n6711.in[1] (.names)                                             1.014    40.314
n6711.out[0] (.names)                                            0.261    40.575
n6712.in[0] (.names)                                             1.014    41.589
n6712.out[0] (.names)                                            0.261    41.850
n6714.in[1] (.names)                                             1.014    42.864
n6714.out[0] (.names)                                            0.261    43.125
n6715.in[1] (.names)                                             1.014    44.139
n6715.out[0] (.names)                                            0.261    44.400
n6716.in[0] (.names)                                             1.014    45.413
n6716.out[0] (.names)                                            0.261    45.674
n6717.in[0] (.names)                                             1.014    46.688
n6717.out[0] (.names)                                            0.261    46.949
n6718.in[0] (.names)                                             1.014    47.963
n6718.out[0] (.names)                                            0.261    48.224
n6719.in[0] (.names)                                             1.014    49.238
n6719.out[0] (.names)                                            0.261    49.499
n6329.in[0] (.names)                                             1.014    50.513
n6329.out[0] (.names)                                            0.261    50.774
n6330.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6330.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n5690.Q[0] (.latch clocked by pclk)
Endpoint  : n6812.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5690.clk[0] (.latch)                                            1.014     1.014
n5690.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6861.in[0] (.names)                                             1.014     2.070
n6861.out[0] (.names)                                            0.261     2.331
n6862.in[2] (.names)                                             1.014     3.344
n6862.out[0] (.names)                                            0.261     3.605
n6697.in[0] (.names)                                             1.014     4.619
n6697.out[0] (.names)                                            0.261     4.880
n6724.in[0] (.names)                                             1.014     5.894
n6724.out[0] (.names)                                            0.261     6.155
n6725.in[0] (.names)                                             1.014     7.169
n6725.out[0] (.names)                                            0.261     7.430
n6726.in[2] (.names)                                             1.014     8.444
n6726.out[0] (.names)                                            0.261     8.705
n6735.in[0] (.names)                                             1.014     9.719
n6735.out[0] (.names)                                            0.261     9.980
n6727.in[1] (.names)                                             1.014    10.993
n6727.out[0] (.names)                                            0.261    11.254
n6736.in[0] (.names)                                             1.014    12.268
n6736.out[0] (.names)                                            0.261    12.529
n6738.in[1] (.names)                                             1.014    13.543
n6738.out[0] (.names)                                            0.261    13.804
n6742.in[0] (.names)                                             1.014    14.818
n6742.out[0] (.names)                                            0.261    15.079
n6743.in[1] (.names)                                             1.014    16.093
n6743.out[0] (.names)                                            0.261    16.354
n6744.in[0] (.names)                                             1.014    17.367
n6744.out[0] (.names)                                            0.261    17.628
n6793.in[2] (.names)                                             1.014    18.642
n6793.out[0] (.names)                                            0.261    18.903
n6799.in[0] (.names)                                             1.014    19.917
n6799.out[0] (.names)                                            0.261    20.178
n6790.in[0] (.names)                                             1.014    21.192
n6790.out[0] (.names)                                            0.261    21.453
n6791.in[0] (.names)                                             1.014    22.467
n6791.out[0] (.names)                                            0.261    22.728
n6792.in[1] (.names)                                             1.014    23.742
n6792.out[0] (.names)                                            0.261    24.003
n6800.in[1] (.names)                                             1.014    25.016
n6800.out[0] (.names)                                            0.261    25.277
n6801.in[1] (.names)                                             1.014    26.291
n6801.out[0] (.names)                                            0.261    26.552
n6803.in[0] (.names)                                             1.014    27.566
n6803.out[0] (.names)                                            0.261    27.827
n6804.in[0] (.names)                                             1.014    28.841
n6804.out[0] (.names)                                            0.261    29.102
n6805.in[0] (.names)                                             1.014    30.116
n6805.out[0] (.names)                                            0.261    30.377
n6806.in[0] (.names)                                             1.014    31.390
n6806.out[0] (.names)                                            0.261    31.651
n6807.in[0] (.names)                                             1.014    32.665
n6807.out[0] (.names)                                            0.261    32.926
n6814.in[0] (.names)                                             1.014    33.940
n6814.out[0] (.names)                                            0.261    34.201
n6815.in[0] (.names)                                             1.014    35.215
n6815.out[0] (.names)                                            0.261    35.476
n6810.in[0] (.names)                                             1.014    36.490
n6810.out[0] (.names)                                            0.261    36.751
n6835.in[0] (.names)                                             1.014    37.765
n6835.out[0] (.names)                                            0.261    38.026
n6841.in[1] (.names)                                             1.014    39.039
n6841.out[0] (.names)                                            0.261    39.300
n5798.in[0] (.names)                                             1.014    40.314
n5798.out[0] (.names)                                            0.261    40.575
n6842.in[0] (.names)                                             1.014    41.589
n6842.out[0] (.names)                                            0.261    41.850
n6843.in[1] (.names)                                             1.014    42.864
n6843.out[0] (.names)                                            0.261    43.125
n6845.in[0] (.names)                                             1.014    44.139
n6845.out[0] (.names)                                            0.261    44.400
n6846.in[0] (.names)                                             1.014    45.413
n6846.out[0] (.names)                                            0.261    45.674
n6847.in[1] (.names)                                             1.014    46.688
n6847.out[0] (.names)                                            0.261    46.949
n6788.in[0] (.names)                                             1.014    47.963
n6788.out[0] (.names)                                            0.261    48.224
n6773.in[1] (.names)                                             1.014    49.238
n6773.out[0] (.names)                                            0.261    49.499
n6811.in[3] (.names)                                             1.014    50.513
n6811.out[0] (.names)                                            0.261    50.774
n6812.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6812.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n5690.Q[0] (.latch clocked by pclk)
Endpoint  : n6774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5690.clk[0] (.latch)                                            1.014     1.014
n5690.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6861.in[0] (.names)                                             1.014     2.070
n6861.out[0] (.names)                                            0.261     2.331
n6862.in[2] (.names)                                             1.014     3.344
n6862.out[0] (.names)                                            0.261     3.605
n6697.in[0] (.names)                                             1.014     4.619
n6697.out[0] (.names)                                            0.261     4.880
n6724.in[0] (.names)                                             1.014     5.894
n6724.out[0] (.names)                                            0.261     6.155
n6725.in[0] (.names)                                             1.014     7.169
n6725.out[0] (.names)                                            0.261     7.430
n6726.in[2] (.names)                                             1.014     8.444
n6726.out[0] (.names)                                            0.261     8.705
n6735.in[0] (.names)                                             1.014     9.719
n6735.out[0] (.names)                                            0.261     9.980
n6727.in[1] (.names)                                             1.014    10.993
n6727.out[0] (.names)                                            0.261    11.254
n6736.in[0] (.names)                                             1.014    12.268
n6736.out[0] (.names)                                            0.261    12.529
n6738.in[1] (.names)                                             1.014    13.543
n6738.out[0] (.names)                                            0.261    13.804
n6742.in[0] (.names)                                             1.014    14.818
n6742.out[0] (.names)                                            0.261    15.079
n6743.in[1] (.names)                                             1.014    16.093
n6743.out[0] (.names)                                            0.261    16.354
n6744.in[0] (.names)                                             1.014    17.367
n6744.out[0] (.names)                                            0.261    17.628
n6793.in[2] (.names)                                             1.014    18.642
n6793.out[0] (.names)                                            0.261    18.903
n6799.in[0] (.names)                                             1.014    19.917
n6799.out[0] (.names)                                            0.261    20.178
n6790.in[0] (.names)                                             1.014    21.192
n6790.out[0] (.names)                                            0.261    21.453
n6791.in[0] (.names)                                             1.014    22.467
n6791.out[0] (.names)                                            0.261    22.728
n6792.in[1] (.names)                                             1.014    23.742
n6792.out[0] (.names)                                            0.261    24.003
n6800.in[1] (.names)                                             1.014    25.016
n6800.out[0] (.names)                                            0.261    25.277
n6801.in[1] (.names)                                             1.014    26.291
n6801.out[0] (.names)                                            0.261    26.552
n6803.in[0] (.names)                                             1.014    27.566
n6803.out[0] (.names)                                            0.261    27.827
n6804.in[0] (.names)                                             1.014    28.841
n6804.out[0] (.names)                                            0.261    29.102
n6805.in[0] (.names)                                             1.014    30.116
n6805.out[0] (.names)                                            0.261    30.377
n6806.in[0] (.names)                                             1.014    31.390
n6806.out[0] (.names)                                            0.261    31.651
n6807.in[0] (.names)                                             1.014    32.665
n6807.out[0] (.names)                                            0.261    32.926
n6814.in[0] (.names)                                             1.014    33.940
n6814.out[0] (.names)                                            0.261    34.201
n6815.in[0] (.names)                                             1.014    35.215
n6815.out[0] (.names)                                            0.261    35.476
n6810.in[0] (.names)                                             1.014    36.490
n6810.out[0] (.names)                                            0.261    36.751
n6835.in[0] (.names)                                             1.014    37.765
n6835.out[0] (.names)                                            0.261    38.026
n6841.in[1] (.names)                                             1.014    39.039
n6841.out[0] (.names)                                            0.261    39.300
n5798.in[0] (.names)                                             1.014    40.314
n5798.out[0] (.names)                                            0.261    40.575
n6842.in[0] (.names)                                             1.014    41.589
n6842.out[0] (.names)                                            0.261    41.850
n6843.in[1] (.names)                                             1.014    42.864
n6843.out[0] (.names)                                            0.261    43.125
n6845.in[0] (.names)                                             1.014    44.139
n6845.out[0] (.names)                                            0.261    44.400
n6846.in[0] (.names)                                             1.014    45.413
n6846.out[0] (.names)                                            0.261    45.674
n6847.in[1] (.names)                                             1.014    46.688
n6847.out[0] (.names)                                            0.261    46.949
n6788.in[0] (.names)                                             1.014    47.963
n6788.out[0] (.names)                                            0.261    48.224
n6773.in[1] (.names)                                             1.014    49.238
n6773.out[0] (.names)                                            0.261    49.499
n5776.in[1] (.names)                                             1.014    50.513
n5776.out[0] (.names)                                            0.261    50.774
n6774.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6774.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n5690.Q[0] (.latch clocked by pclk)
Endpoint  : n5777.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5690.clk[0] (.latch)                                            1.014     1.014
n5690.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6861.in[0] (.names)                                             1.014     2.070
n6861.out[0] (.names)                                            0.261     2.331
n6862.in[2] (.names)                                             1.014     3.344
n6862.out[0] (.names)                                            0.261     3.605
n6697.in[0] (.names)                                             1.014     4.619
n6697.out[0] (.names)                                            0.261     4.880
n6724.in[0] (.names)                                             1.014     5.894
n6724.out[0] (.names)                                            0.261     6.155
n6725.in[0] (.names)                                             1.014     7.169
n6725.out[0] (.names)                                            0.261     7.430
n6726.in[2] (.names)                                             1.014     8.444
n6726.out[0] (.names)                                            0.261     8.705
n6735.in[0] (.names)                                             1.014     9.719
n6735.out[0] (.names)                                            0.261     9.980
n6727.in[1] (.names)                                             1.014    10.993
n6727.out[0] (.names)                                            0.261    11.254
n6736.in[0] (.names)                                             1.014    12.268
n6736.out[0] (.names)                                            0.261    12.529
n6738.in[1] (.names)                                             1.014    13.543
n6738.out[0] (.names)                                            0.261    13.804
n6742.in[0] (.names)                                             1.014    14.818
n6742.out[0] (.names)                                            0.261    15.079
n6743.in[1] (.names)                                             1.014    16.093
n6743.out[0] (.names)                                            0.261    16.354
n6744.in[0] (.names)                                             1.014    17.367
n6744.out[0] (.names)                                            0.261    17.628
n6793.in[2] (.names)                                             1.014    18.642
n6793.out[0] (.names)                                            0.261    18.903
n6799.in[0] (.names)                                             1.014    19.917
n6799.out[0] (.names)                                            0.261    20.178
n6790.in[0] (.names)                                             1.014    21.192
n6790.out[0] (.names)                                            0.261    21.453
n6791.in[0] (.names)                                             1.014    22.467
n6791.out[0] (.names)                                            0.261    22.728
n6792.in[1] (.names)                                             1.014    23.742
n6792.out[0] (.names)                                            0.261    24.003
n6800.in[1] (.names)                                             1.014    25.016
n6800.out[0] (.names)                                            0.261    25.277
n6801.in[1] (.names)                                             1.014    26.291
n6801.out[0] (.names)                                            0.261    26.552
n6803.in[0] (.names)                                             1.014    27.566
n6803.out[0] (.names)                                            0.261    27.827
n6804.in[0] (.names)                                             1.014    28.841
n6804.out[0] (.names)                                            0.261    29.102
n6805.in[0] (.names)                                             1.014    30.116
n6805.out[0] (.names)                                            0.261    30.377
n6806.in[0] (.names)                                             1.014    31.390
n6806.out[0] (.names)                                            0.261    31.651
n6807.in[0] (.names)                                             1.014    32.665
n6807.out[0] (.names)                                            0.261    32.926
n6814.in[0] (.names)                                             1.014    33.940
n6814.out[0] (.names)                                            0.261    34.201
n6815.in[0] (.names)                                             1.014    35.215
n6815.out[0] (.names)                                            0.261    35.476
n6810.in[0] (.names)                                             1.014    36.490
n6810.out[0] (.names)                                            0.261    36.751
n6835.in[0] (.names)                                             1.014    37.765
n6835.out[0] (.names)                                            0.261    38.026
n6841.in[1] (.names)                                             1.014    39.039
n6841.out[0] (.names)                                            0.261    39.300
n5798.in[0] (.names)                                             1.014    40.314
n5798.out[0] (.names)                                            0.261    40.575
n6842.in[0] (.names)                                             1.014    41.589
n6842.out[0] (.names)                                            0.261    41.850
n6843.in[1] (.names)                                             1.014    42.864
n6843.out[0] (.names)                                            0.261    43.125
n6845.in[0] (.names)                                             1.014    44.139
n6845.out[0] (.names)                                            0.261    44.400
n6846.in[0] (.names)                                             1.014    45.413
n6846.out[0] (.names)                                            0.261    45.674
n6847.in[1] (.names)                                             1.014    46.688
n6847.out[0] (.names)                                            0.261    46.949
n6788.in[0] (.names)                                             1.014    47.963
n6788.out[0] (.names)                                            0.261    48.224
n6773.in[1] (.names)                                             1.014    49.238
n6773.out[0] (.names)                                            0.261    49.499
n5776.in[1] (.names)                                             1.014    50.513
n5776.out[0] (.names)                                            0.261    50.774
n5777.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5777.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n1104.Q[0] (.latch clocked by pclk)
Endpoint  : out:n122.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1104.clk[0] (.latch)                                            1.014     1.014
n1104.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2039.in[0] (.names)                                             1.014     2.070
n2039.out[0] (.names)                                            0.261     2.331
n2037.in[0] (.names)                                             1.014     3.344
n2037.out[0] (.names)                                            0.261     3.605
n2038.in[0] (.names)                                             1.014     4.619
n2038.out[0] (.names)                                            0.261     4.880
n2043.in[1] (.names)                                             1.014     5.894
n2043.out[0] (.names)                                            0.261     6.155
n2044.in[1] (.names)                                             1.014     7.169
n2044.out[0] (.names)                                            0.261     7.430
n2045.in[1] (.names)                                             1.014     8.444
n2045.out[0] (.names)                                            0.261     8.705
n2046.in[0] (.names)                                             1.014     9.719
n2046.out[0] (.names)                                            0.261     9.980
n2047.in[0] (.names)                                             1.014    10.993
n2047.out[0] (.names)                                            0.261    11.254
n2048.in[1] (.names)                                             1.014    12.268
n2048.out[0] (.names)                                            0.261    12.529
n2049.in[0] (.names)                                             1.014    13.543
n2049.out[0] (.names)                                            0.261    13.804
n2050.in[1] (.names)                                             1.014    14.818
n2050.out[0] (.names)                                            0.261    15.079
n2053.in[2] (.names)                                             1.014    16.093
n2053.out[0] (.names)                                            0.261    16.354
n2054.in[0] (.names)                                             1.014    17.367
n2054.out[0] (.names)                                            0.261    17.628
n2012.in[1] (.names)                                             1.014    18.642
n2012.out[0] (.names)                                            0.261    18.903
n1965.in[0] (.names)                                             1.014    19.917
n1965.out[0] (.names)                                            0.261    20.178
n1966.in[0] (.names)                                             1.014    21.192
n1966.out[0] (.names)                                            0.261    21.453
n1964.in[0] (.names)                                             1.014    22.467
n1964.out[0] (.names)                                            0.261    22.728
n1967.in[0] (.names)                                             1.014    23.742
n1967.out[0] (.names)                                            0.261    24.003
n1941.in[2] (.names)                                             1.014    25.016
n1941.out[0] (.names)                                            0.261    25.277
n1968.in[1] (.names)                                             1.014    26.291
n1968.out[0] (.names)                                            0.261    26.552
n1945.in[0] (.names)                                             1.014    27.566
n1945.out[0] (.names)                                            0.261    27.827
n1894.in[3] (.names)                                             1.014    28.841
n1894.out[0] (.names)                                            0.261    29.102
n1936.in[1] (.names)                                             1.014    30.116
n1936.out[0] (.names)                                            0.261    30.377
n1958.in[0] (.names)                                             1.014    31.390
n1958.out[0] (.names)                                            0.261    31.651
n1959.in[0] (.names)                                             1.014    32.665
n1959.out[0] (.names)                                            0.261    32.926
n1960.in[1] (.names)                                             1.014    33.940
n1960.out[0] (.names)                                            0.261    34.201
n1962.in[0] (.names)                                             1.014    35.215
n1962.out[0] (.names)                                            0.261    35.476
n1956.in[0] (.names)                                             1.014    36.490
n1956.out[0] (.names)                                            0.261    36.751
n1957.in[1] (.names)                                             1.014    37.765
n1957.out[0] (.names)                                            0.261    38.026
n1939.in[0] (.names)                                             1.014    39.039
n1939.out[0] (.names)                                            0.261    39.300
n1963.in[0] (.names)                                             1.014    40.314
n1963.out[0] (.names)                                            0.261    40.575
n1947.in[0] (.names)                                             1.014    41.589
n1947.out[0] (.names)                                            0.261    41.850
n1935.in[0] (.names)                                             1.014    42.864
n1935.out[0] (.names)                                            0.261    43.125
n1937.in[1] (.names)                                             1.014    44.139
n1937.out[0] (.names)                                            0.261    44.400
n1940.in[1] (.names)                                             1.014    45.413
n1940.out[0] (.names)                                            0.261    45.674
n1943.in[0] (.names)                                             1.014    46.688
n1943.out[0] (.names)                                            0.261    46.949
n1129.in[0] (.names)                                             1.014    47.963
n1129.out[0] (.names)                                            0.261    48.224
n122.in[0] (.names)                                              1.014    49.238
n122.out[0] (.names)                                             0.261    49.499
out:n122.outpad[0] (.output)                                     1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.513


#Path 28
Startpoint: n4192.Q[0] (.latch clocked by pclk)
Endpoint  : n5081.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4192.clk[0] (.latch)                                            1.014     1.014
n4192.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4362.in[0] (.names)                                             1.014     2.070
n4362.out[0] (.names)                                            0.261     2.331
n4366.in[0] (.names)                                             1.014     3.344
n4366.out[0] (.names)                                            0.261     3.605
n4367.in[0] (.names)                                             1.014     4.619
n4367.out[0] (.names)                                            0.261     4.880
n4369.in[0] (.names)                                             1.014     5.894
n4369.out[0] (.names)                                            0.261     6.155
n4370.in[0] (.names)                                             1.014     7.169
n4370.out[0] (.names)                                            0.261     7.430
n4371.in[0] (.names)                                             1.014     8.444
n4371.out[0] (.names)                                            0.261     8.705
n4374.in[0] (.names)                                             1.014     9.719
n4374.out[0] (.names)                                            0.261     9.980
n4281.in[1] (.names)                                             1.014    10.993
n4281.out[0] (.names)                                            0.261    11.254
n5089.in[0] (.names)                                             1.014    12.268
n5089.out[0] (.names)                                            0.261    12.529
n5093.in[0] (.names)                                             1.014    13.543
n5093.out[0] (.names)                                            0.261    13.804
n5094.in[0] (.names)                                             1.014    14.818
n5094.out[0] (.names)                                            0.261    15.079
n5096.in[0] (.names)                                             1.014    16.093
n5096.out[0] (.names)                                            0.261    16.354
n5033.in[0] (.names)                                             1.014    17.367
n5033.out[0] (.names)                                            0.261    17.628
n5034.in[2] (.names)                                             1.014    18.642
n5034.out[0] (.names)                                            0.261    18.903
n5037.in[1] (.names)                                             1.014    19.917
n5037.out[0] (.names)                                            0.261    20.178
n5039.in[1] (.names)                                             1.014    21.192
n5039.out[0] (.names)                                            0.261    21.453
n5040.in[0] (.names)                                             1.014    22.467
n5040.out[0] (.names)                                            0.261    22.728
n5045.in[1] (.names)                                             1.014    23.742
n5045.out[0] (.names)                                            0.261    24.003
n5047.in[0] (.names)                                             1.014    25.016
n5047.out[0] (.names)                                            0.261    25.277
n5041.in[0] (.names)                                             1.014    26.291
n5041.out[0] (.names)                                            0.261    26.552
n5042.in[0] (.names)                                             1.014    27.566
n5042.out[0] (.names)                                            0.261    27.827
n5043.in[1] (.names)                                             1.014    28.841
n5043.out[0] (.names)                                            0.261    29.102
n5051.in[0] (.names)                                             1.014    30.116
n5051.out[0] (.names)                                            0.261    30.377
n5052.in[1] (.names)                                             1.014    31.390
n5052.out[0] (.names)                                            0.261    31.651
n5053.in[0] (.names)                                             1.014    32.665
n5053.out[0] (.names)                                            0.261    32.926
n5009.in[3] (.names)                                             1.014    33.940
n5009.out[0] (.names)                                            0.261    34.201
n5063.in[1] (.names)                                             1.014    35.215
n5063.out[0] (.names)                                            0.261    35.476
n5064.in[0] (.names)                                             1.014    36.490
n5064.out[0] (.names)                                            0.261    36.751
n5067.in[2] (.names)                                             1.014    37.765
n5067.out[0] (.names)                                            0.261    38.026
n5068.in[0] (.names)                                             1.014    39.039
n5068.out[0] (.names)                                            0.261    39.300
n5069.in[0] (.names)                                             1.014    40.314
n5069.out[0] (.names)                                            0.261    40.575
n5071.in[0] (.names)                                             1.014    41.589
n5071.out[0] (.names)                                            0.261    41.850
n5072.in[0] (.names)                                             1.014    42.864
n5072.out[0] (.names)                                            0.261    43.125
n5061.in[0] (.names)                                             1.014    44.139
n5061.out[0] (.names)                                            0.261    44.400
n5079.in[0] (.names)                                             1.014    45.413
n5079.out[0] (.names)                                            0.261    45.674
n5082.in[0] (.names)                                             1.014    46.688
n5082.out[0] (.names)                                            0.261    46.949
n5073.in[1] (.names)                                             1.014    47.963
n5073.out[0] (.names)                                            0.261    48.224
n5080.in[0] (.names)                                             1.014    49.238
n5080.out[0] (.names)                                            0.261    49.499
n5081.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5081.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 29
Startpoint: n442.Q[0] (.latch clocked by pclk)
Endpoint  : n380.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n442.clk[0] (.latch)                                             1.014     1.014
n442.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n445.in[0] (.names)                                              1.014     2.070
n445.out[0] (.names)                                             0.261     2.331
n446.in[0] (.names)                                              1.014     3.344
n446.out[0] (.names)                                             0.261     3.605
n444.in[1] (.names)                                              1.014     4.619
n444.out[0] (.names)                                             0.261     4.880
n369.in[0] (.names)                                              1.014     5.894
n369.out[0] (.names)                                             0.261     6.155
n370.in[0] (.names)                                              1.014     7.169
n370.out[0] (.names)                                             0.261     7.430
n374.in[1] (.names)                                              1.014     8.444
n374.out[0] (.names)                                             0.261     8.705
n362.in[0] (.names)                                              1.014     9.719
n362.out[0] (.names)                                             0.261     9.980
n404.in[1] (.names)                                              1.014    10.993
n404.out[0] (.names)                                             0.261    11.254
n411.in[1] (.names)                                              1.014    12.268
n411.out[0] (.names)                                             0.261    12.529
n413.in[0] (.names)                                              1.014    13.543
n413.out[0] (.names)                                             0.261    13.804
n415.in[0] (.names)                                              1.014    14.818
n415.out[0] (.names)                                             0.261    15.079
n416.in[0] (.names)                                              1.014    16.093
n416.out[0] (.names)                                             0.261    16.354
n393.in[0] (.names)                                              1.014    17.367
n393.out[0] (.names)                                             0.261    17.628
n394.in[0] (.names)                                              1.014    18.642
n394.out[0] (.names)                                             0.261    18.903
n368.in[3] (.names)                                              1.014    19.917
n368.out[0] (.names)                                             0.261    20.178
n396.in[0] (.names)                                              1.014    21.192
n396.out[0] (.names)                                             0.261    21.453
n397.in[0] (.names)                                              1.014    22.467
n397.out[0] (.names)                                             0.261    22.728
n398.in[1] (.names)                                              1.014    23.742
n398.out[0] (.names)                                             0.261    24.003
n400.in[0] (.names)                                              1.014    25.016
n400.out[0] (.names)                                             0.261    25.277
n406.in[2] (.names)                                              1.014    26.291
n406.out[0] (.names)                                             0.261    26.552
n407.in[1] (.names)                                              1.014    27.566
n407.out[0] (.names)                                             0.261    27.827
n408.in[0] (.names)                                              1.014    28.841
n408.out[0] (.names)                                             0.261    29.102
n391.in[0] (.names)                                              1.014    30.116
n391.out[0] (.names)                                             0.261    30.377
n371.in[0] (.names)                                              1.014    31.390
n371.out[0] (.names)                                             0.261    31.651
n373.in[0] (.names)                                              1.014    32.665
n373.out[0] (.names)                                             0.261    32.926
n367.in[1] (.names)                                              1.014    33.940
n367.out[0] (.names)                                             0.261    34.201
n363.in[1] (.names)                                              1.014    35.215
n363.out[0] (.names)                                             0.261    35.476
n366.in[1] (.names)                                              1.014    36.490
n366.out[0] (.names)                                             0.261    36.751
n377.in[3] (.names)                                              1.014    37.765
n377.out[0] (.names)                                             0.261    38.026
n381.in[1] (.names)                                              1.014    39.039
n381.out[0] (.names)                                             0.261    39.300
n382.in[0] (.names)                                              1.014    40.314
n382.out[0] (.names)                                             0.261    40.575
n384.in[0] (.names)                                              1.014    41.589
n384.out[0] (.names)                                             0.261    41.850
n385.in[0] (.names)                                              1.014    42.864
n385.out[0] (.names)                                             0.261    43.125
n123.in[0] (.names)                                              1.014    44.139
n123.out[0] (.names)                                             0.261    44.400
n386.in[2] (.names)                                              1.014    45.413
n386.out[0] (.names)                                             0.261    45.674
n389.in[0] (.names)                                              1.014    46.688
n389.out[0] (.names)                                             0.261    46.949
n390.in[0] (.names)                                              1.014    47.963
n390.out[0] (.names)                                             0.261    48.224
n208.in[0] (.names)                                              1.014    49.238
n208.out[0] (.names)                                             0.261    49.499
n380.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n380.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 30
Startpoint: n4219.Q[0] (.latch clocked by pclk)
Endpoint  : n4461.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4219.clk[0] (.latch)                                            1.014     1.014
n4219.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4593.in[0] (.names)                                             1.014     2.070
n4593.out[0] (.names)                                            0.261     2.331
n4561.in[0] (.names)                                             1.014     3.344
n4561.out[0] (.names)                                            0.261     3.605
n4562.in[0] (.names)                                             1.014     4.619
n4562.out[0] (.names)                                            0.261     4.880
n4565.in[0] (.names)                                             1.014     5.894
n4565.out[0] (.names)                                            0.261     6.155
n4566.in[0] (.names)                                             1.014     7.169
n4566.out[0] (.names)                                            0.261     7.430
n4567.in[0] (.names)                                             1.014     8.444
n4567.out[0] (.names)                                            0.261     8.705
n4568.in[1] (.names)                                             1.014     9.719
n4568.out[0] (.names)                                            0.261     9.980
n4480.in[0] (.names)                                             1.014    10.993
n4480.out[0] (.names)                                            0.261    11.254
n4576.in[0] (.names)                                             1.014    12.268
n4576.out[0] (.names)                                            0.261    12.529
n4496.in[1] (.names)                                             1.014    13.543
n4496.out[0] (.names)                                            0.261    13.804
n4570.in[0] (.names)                                             1.014    14.818
n4570.out[0] (.names)                                            0.261    15.079
n4475.in[0] (.names)                                             1.014    16.093
n4475.out[0] (.names)                                            0.261    16.354
n4471.in[2] (.names)                                             1.014    17.367
n4471.out[0] (.names)                                            0.261    17.628
n4470.in[0] (.names)                                             1.014    18.642
n4470.out[0] (.names)                                            0.261    18.903
n4481.in[0] (.names)                                             1.014    19.917
n4481.out[0] (.names)                                            0.261    20.178
n4486.in[2] (.names)                                             1.014    21.192
n4486.out[0] (.names)                                            0.261    21.453
n4487.in[0] (.names)                                             1.014    22.467
n4487.out[0] (.names)                                            0.261    22.728
n4458.in[0] (.names)                                             1.014    23.742
n4458.out[0] (.names)                                            0.261    24.003
n4447.in[0] (.names)                                             1.014    25.016
n4447.out[0] (.names)                                            0.261    25.277
n4479.in[1] (.names)                                             1.014    26.291
n4479.out[0] (.names)                                            0.261    26.552
n4485.in[2] (.names)                                             1.014    27.566
n4485.out[0] (.names)                                            0.261    27.827
n4489.in[0] (.names)                                             1.014    28.841
n4489.out[0] (.names)                                            0.261    29.102
n4491.in[1] (.names)                                             1.014    30.116
n4491.out[0] (.names)                                            0.261    30.377
n4493.in[0] (.names)                                             1.014    31.390
n4493.out[0] (.names)                                            0.261    31.651
n4435.in[0] (.names)                                             1.014    32.665
n4435.out[0] (.names)                                            0.261    32.926
n4441.in[1] (.names)                                             1.014    33.940
n4441.out[0] (.names)                                            0.261    34.201
n4444.in[0] (.names)                                             1.014    35.215
n4444.out[0] (.names)                                            0.261    35.476
n4445.in[2] (.names)                                             1.014    36.490
n4445.out[0] (.names)                                            0.261    36.751
n4446.in[0] (.names)                                             1.014    37.765
n4446.out[0] (.names)                                            0.261    38.026
n4448.in[1] (.names)                                             1.014    39.039
n4448.out[0] (.names)                                            0.261    39.300
n4452.in[0] (.names)                                             1.014    40.314
n4452.out[0] (.names)                                            0.261    40.575
n4450.in[0] (.names)                                             1.014    41.589
n4450.out[0] (.names)                                            0.261    41.850
n4451.in[0] (.names)                                             1.014    42.864
n4451.out[0] (.names)                                            0.261    43.125
n4453.in[0] (.names)                                             1.014    44.139
n4453.out[0] (.names)                                            0.261    44.400
n4454.in[0] (.names)                                             1.014    45.413
n4454.out[0] (.names)                                            0.261    45.674
n4455.in[1] (.names)                                             1.014    46.688
n4455.out[0] (.names)                                            0.261    46.949
n4459.in[0] (.names)                                             1.014    47.963
n4459.out[0] (.names)                                            0.261    48.224
n4460.in[0] (.names)                                             1.014    49.238
n4460.out[0] (.names)                                            0.261    49.499
n4461.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4461.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 31
Startpoint: n4416.Q[0] (.latch clocked by pclk)
Endpoint  : n4217.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4416.clk[0] (.latch)                                            1.014     1.014
n4416.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5167.in[0] (.names)                                             1.014     2.070
n5167.out[0] (.names)                                            0.261     2.331
n5168.in[0] (.names)                                             1.014     3.344
n5168.out[0] (.names)                                            0.261     3.605
n5162.in[0] (.names)                                             1.014     4.619
n5162.out[0] (.names)                                            0.261     4.880
n5154.in[0] (.names)                                             1.014     5.894
n5154.out[0] (.names)                                            0.261     6.155
n5159.in[0] (.names)                                             1.014     7.169
n5159.out[0] (.names)                                            0.261     7.430
n5160.in[0] (.names)                                             1.014     8.444
n5160.out[0] (.names)                                            0.261     8.705
n5161.in[0] (.names)                                             1.014     9.719
n5161.out[0] (.names)                                            0.261     9.980
n4962.in[0] (.names)                                             1.014    10.993
n4962.out[0] (.names)                                            0.261    11.254
n5105.in[0] (.names)                                             1.014    12.268
n5105.out[0] (.names)                                            0.261    12.529
n5106.in[1] (.names)                                             1.014    13.543
n5106.out[0] (.names)                                            0.261    13.804
n5107.in[2] (.names)                                             1.014    14.818
n5107.out[0] (.names)                                            0.261    15.079
n5108.in[0] (.names)                                             1.014    16.093
n5108.out[0] (.names)                                            0.261    16.354
n5109.in[1] (.names)                                             1.014    17.367
n5109.out[0] (.names)                                            0.261    17.628
n5101.in[0] (.names)                                             1.014    18.642
n5101.out[0] (.names)                                            0.261    18.903
n4917.in[0] (.names)                                             1.014    19.917
n4917.out[0] (.names)                                            0.261    20.178
n4916.in[1] (.names)                                             1.014    21.192
n4916.out[0] (.names)                                            0.261    21.453
n4918.in[0] (.names)                                             1.014    22.467
n4918.out[0] (.names)                                            0.261    22.728
n4935.in[1] (.names)                                             1.014    23.742
n4935.out[0] (.names)                                            0.261    24.003
n4938.in[2] (.names)                                             1.014    25.016
n4938.out[0] (.names)                                            0.261    25.277
n4939.in[1] (.names)                                             1.014    26.291
n4939.out[0] (.names)                                            0.261    26.552
n4940.in[0] (.names)                                             1.014    27.566
n4940.out[0] (.names)                                            0.261    27.827
n4941.in[1] (.names)                                             1.014    28.841
n4941.out[0] (.names)                                            0.261    29.102
n4942.in[2] (.names)                                             1.014    30.116
n4942.out[0] (.names)                                            0.261    30.377
n4926.in[1] (.names)                                             1.014    31.390
n4926.out[0] (.names)                                            0.261    31.651
n4936.in[0] (.names)                                             1.014    32.665
n4936.out[0] (.names)                                            0.261    32.926
n4925.in[1] (.names)                                             1.014    33.940
n4925.out[0] (.names)                                            0.261    34.201
n4930.in[0] (.names)                                             1.014    35.215
n4930.out[0] (.names)                                            0.261    35.476
n4931.in[0] (.names)                                             1.014    36.490
n4931.out[0] (.names)                                            0.261    36.751
n4932.in[0] (.names)                                             1.014    37.765
n4932.out[0] (.names)                                            0.261    38.026
n4922.in[0] (.names)                                             1.014    39.039
n4922.out[0] (.names)                                            0.261    39.300
n4933.in[0] (.names)                                             1.014    40.314
n4933.out[0] (.names)                                            0.261    40.575
n4934.in[1] (.names)                                             1.014    41.589
n4934.out[0] (.names)                                            0.261    41.850
n4944.in[0] (.names)                                             1.014    42.864
n4944.out[0] (.names)                                            0.261    43.125
n4945.in[1] (.names)                                             1.014    44.139
n4945.out[0] (.names)                                            0.261    44.400
n4946.in[0] (.names)                                             1.014    45.413
n4946.out[0] (.names)                                            0.261    45.674
n4405.in[0] (.names)                                             1.014    46.688
n4405.out[0] (.names)                                            0.261    46.949
n4947.in[0] (.names)                                             1.014    47.963
n4947.out[0] (.names)                                            0.261    48.224
n4216.in[0] (.names)                                             1.014    49.238
n4216.out[0] (.names)                                            0.261    49.499
n4217.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4217.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 32
Startpoint: n4416.Q[0] (.latch clocked by pclk)
Endpoint  : n3984.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4416.clk[0] (.latch)                                            1.014     1.014
n4416.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5167.in[0] (.names)                                             1.014     2.070
n5167.out[0] (.names)                                            0.261     2.331
n5168.in[0] (.names)                                             1.014     3.344
n5168.out[0] (.names)                                            0.261     3.605
n5162.in[0] (.names)                                             1.014     4.619
n5162.out[0] (.names)                                            0.261     4.880
n5154.in[0] (.names)                                             1.014     5.894
n5154.out[0] (.names)                                            0.261     6.155
n5159.in[0] (.names)                                             1.014     7.169
n5159.out[0] (.names)                                            0.261     7.430
n5160.in[0] (.names)                                             1.014     8.444
n5160.out[0] (.names)                                            0.261     8.705
n5161.in[0] (.names)                                             1.014     9.719
n5161.out[0] (.names)                                            0.261     9.980
n4962.in[0] (.names)                                             1.014    10.993
n4962.out[0] (.names)                                            0.261    11.254
n5105.in[0] (.names)                                             1.014    12.268
n5105.out[0] (.names)                                            0.261    12.529
n5106.in[1] (.names)                                             1.014    13.543
n5106.out[0] (.names)                                            0.261    13.804
n5107.in[2] (.names)                                             1.014    14.818
n5107.out[0] (.names)                                            0.261    15.079
n5108.in[0] (.names)                                             1.014    16.093
n5108.out[0] (.names)                                            0.261    16.354
n5109.in[1] (.names)                                             1.014    17.367
n5109.out[0] (.names)                                            0.261    17.628
n5101.in[0] (.names)                                             1.014    18.642
n5101.out[0] (.names)                                            0.261    18.903
n4917.in[0] (.names)                                             1.014    19.917
n4917.out[0] (.names)                                            0.261    20.178
n5110.in[1] (.names)                                             1.014    21.192
n5110.out[0] (.names)                                            0.261    21.453
n5111.in[3] (.names)                                             1.014    22.467
n5111.out[0] (.names)                                            0.261    22.728
n5114.in[1] (.names)                                             1.014    23.742
n5114.out[0] (.names)                                            0.261    24.003
n4863.in[0] (.names)                                             1.014    25.016
n4863.out[0] (.names)                                            0.261    25.277
n4864.in[0] (.names)                                             1.014    26.291
n4864.out[0] (.names)                                            0.261    26.552
n4865.in[0] (.names)                                             1.014    27.566
n4865.out[0] (.names)                                            0.261    27.827
n4867.in[0] (.names)                                             1.014    28.841
n4867.out[0] (.names)                                            0.261    29.102
n4850.in[1] (.names)                                             1.014    30.116
n4850.out[0] (.names)                                            0.261    30.377
n4869.in[3] (.names)                                             1.014    31.390
n4869.out[0] (.names)                                            0.261    31.651
n4870.in[0] (.names)                                             1.014    32.665
n4870.out[0] (.names)                                            0.261    32.926
n4871.in[0] (.names)                                             1.014    33.940
n4871.out[0] (.names)                                            0.261    34.201
n4872.in[0] (.names)                                             1.014    35.215
n4872.out[0] (.names)                                            0.261    35.476
n4873.in[0] (.names)                                             1.014    36.490
n4873.out[0] (.names)                                            0.261    36.751
n4874.in[0] (.names)                                             1.014    37.765
n4874.out[0] (.names)                                            0.261    38.026
n4876.in[0] (.names)                                             1.014    39.039
n4876.out[0] (.names)                                            0.261    39.300
n4879.in[0] (.names)                                             1.014    40.314
n4879.out[0] (.names)                                            0.261    40.575
n4878.in[3] (.names)                                             1.014    41.589
n4878.out[0] (.names)                                            0.261    41.850
n4887.in[1] (.names)                                             1.014    42.864
n4887.out[0] (.names)                                            0.261    43.125
n4885.in[0] (.names)                                             1.014    44.139
n4885.out[0] (.names)                                            0.261    44.400
n4886.in[0] (.names)                                             1.014    45.413
n4886.out[0] (.names)                                            0.261    45.674
n3974.in[0] (.names)                                             1.014    46.688
n3974.out[0] (.names)                                            0.261    46.949
n4880.in[0] (.names)                                             1.014    47.963
n4880.out[0] (.names)                                            0.261    48.224
n3983.in[1] (.names)                                             1.014    49.238
n3983.out[0] (.names)                                            0.261    49.499
n3984.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3984.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 33
Startpoint: n4416.Q[0] (.latch clocked by pclk)
Endpoint  : n4881.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4416.clk[0] (.latch)                                            1.014     1.014
n4416.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5167.in[0] (.names)                                             1.014     2.070
n5167.out[0] (.names)                                            0.261     2.331
n5168.in[0] (.names)                                             1.014     3.344
n5168.out[0] (.names)                                            0.261     3.605
n5162.in[0] (.names)                                             1.014     4.619
n5162.out[0] (.names)                                            0.261     4.880
n5154.in[0] (.names)                                             1.014     5.894
n5154.out[0] (.names)                                            0.261     6.155
n5159.in[0] (.names)                                             1.014     7.169
n5159.out[0] (.names)                                            0.261     7.430
n5160.in[0] (.names)                                             1.014     8.444
n5160.out[0] (.names)                                            0.261     8.705
n5161.in[0] (.names)                                             1.014     9.719
n5161.out[0] (.names)                                            0.261     9.980
n4962.in[0] (.names)                                             1.014    10.993
n4962.out[0] (.names)                                            0.261    11.254
n5105.in[0] (.names)                                             1.014    12.268
n5105.out[0] (.names)                                            0.261    12.529
n5106.in[1] (.names)                                             1.014    13.543
n5106.out[0] (.names)                                            0.261    13.804
n5107.in[2] (.names)                                             1.014    14.818
n5107.out[0] (.names)                                            0.261    15.079
n5108.in[0] (.names)                                             1.014    16.093
n5108.out[0] (.names)                                            0.261    16.354
n5109.in[1] (.names)                                             1.014    17.367
n5109.out[0] (.names)                                            0.261    17.628
n5101.in[0] (.names)                                             1.014    18.642
n5101.out[0] (.names)                                            0.261    18.903
n4917.in[0] (.names)                                             1.014    19.917
n4917.out[0] (.names)                                            0.261    20.178
n5110.in[1] (.names)                                             1.014    21.192
n5110.out[0] (.names)                                            0.261    21.453
n5111.in[3] (.names)                                             1.014    22.467
n5111.out[0] (.names)                                            0.261    22.728
n5114.in[1] (.names)                                             1.014    23.742
n5114.out[0] (.names)                                            0.261    24.003
n4863.in[0] (.names)                                             1.014    25.016
n4863.out[0] (.names)                                            0.261    25.277
n4864.in[0] (.names)                                             1.014    26.291
n4864.out[0] (.names)                                            0.261    26.552
n4865.in[0] (.names)                                             1.014    27.566
n4865.out[0] (.names)                                            0.261    27.827
n4867.in[0] (.names)                                             1.014    28.841
n4867.out[0] (.names)                                            0.261    29.102
n4850.in[1] (.names)                                             1.014    30.116
n4850.out[0] (.names)                                            0.261    30.377
n4869.in[3] (.names)                                             1.014    31.390
n4869.out[0] (.names)                                            0.261    31.651
n4870.in[0] (.names)                                             1.014    32.665
n4870.out[0] (.names)                                            0.261    32.926
n4871.in[0] (.names)                                             1.014    33.940
n4871.out[0] (.names)                                            0.261    34.201
n4872.in[0] (.names)                                             1.014    35.215
n4872.out[0] (.names)                                            0.261    35.476
n4873.in[0] (.names)                                             1.014    36.490
n4873.out[0] (.names)                                            0.261    36.751
n4874.in[0] (.names)                                             1.014    37.765
n4874.out[0] (.names)                                            0.261    38.026
n4876.in[0] (.names)                                             1.014    39.039
n4876.out[0] (.names)                                            0.261    39.300
n4879.in[0] (.names)                                             1.014    40.314
n4879.out[0] (.names)                                            0.261    40.575
n4878.in[3] (.names)                                             1.014    41.589
n4878.out[0] (.names)                                            0.261    41.850
n4887.in[1] (.names)                                             1.014    42.864
n4887.out[0] (.names)                                            0.261    43.125
n4885.in[0] (.names)                                             1.014    44.139
n4885.out[0] (.names)                                            0.261    44.400
n4886.in[0] (.names)                                             1.014    45.413
n4886.out[0] (.names)                                            0.261    45.674
n3974.in[0] (.names)                                             1.014    46.688
n3974.out[0] (.names)                                            0.261    46.949
n4880.in[0] (.names)                                             1.014    47.963
n4880.out[0] (.names)                                            0.261    48.224
n3983.in[1] (.names)                                             1.014    49.238
n3983.out[0] (.names)                                            0.261    49.499
n4881.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4881.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 34
Startpoint: n4416.Q[0] (.latch clocked by pclk)
Endpoint  : n5138.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4416.clk[0] (.latch)                                            1.014     1.014
n4416.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5167.in[0] (.names)                                             1.014     2.070
n5167.out[0] (.names)                                            0.261     2.331
n5168.in[0] (.names)                                             1.014     3.344
n5168.out[0] (.names)                                            0.261     3.605
n5162.in[0] (.names)                                             1.014     4.619
n5162.out[0] (.names)                                            0.261     4.880
n5154.in[0] (.names)                                             1.014     5.894
n5154.out[0] (.names)                                            0.261     6.155
n5159.in[0] (.names)                                             1.014     7.169
n5159.out[0] (.names)                                            0.261     7.430
n5160.in[0] (.names)                                             1.014     8.444
n5160.out[0] (.names)                                            0.261     8.705
n5161.in[0] (.names)                                             1.014     9.719
n5161.out[0] (.names)                                            0.261     9.980
n4962.in[0] (.names)                                             1.014    10.993
n4962.out[0] (.names)                                            0.261    11.254
n5105.in[0] (.names)                                             1.014    12.268
n5105.out[0] (.names)                                            0.261    12.529
n5106.in[1] (.names)                                             1.014    13.543
n5106.out[0] (.names)                                            0.261    13.804
n5107.in[2] (.names)                                             1.014    14.818
n5107.out[0] (.names)                                            0.261    15.079
n5108.in[0] (.names)                                             1.014    16.093
n5108.out[0] (.names)                                            0.261    16.354
n5109.in[1] (.names)                                             1.014    17.367
n5109.out[0] (.names)                                            0.261    17.628
n5101.in[0] (.names)                                             1.014    18.642
n5101.out[0] (.names)                                            0.261    18.903
n4917.in[0] (.names)                                             1.014    19.917
n4917.out[0] (.names)                                            0.261    20.178
n5122.in[1] (.names)                                             1.014    21.192
n5122.out[0] (.names)                                            0.261    21.453
n5125.in[1] (.names)                                             1.014    22.467
n5125.out[0] (.names)                                            0.261    22.728
n5126.in[0] (.names)                                             1.014    23.742
n5126.out[0] (.names)                                            0.261    24.003
n5128.in[2] (.names)                                             1.014    25.016
n5128.out[0] (.names)                                            0.261    25.277
n5123.in[0] (.names)                                             1.014    26.291
n5123.out[0] (.names)                                            0.261    26.552
n5124.in[0] (.names)                                             1.014    27.566
n5124.out[0] (.names)                                            0.261    27.827
n5130.in[0] (.names)                                             1.014    28.841
n5130.out[0] (.names)                                            0.261    29.102
n5131.in[1] (.names)                                             1.014    30.116
n5131.out[0] (.names)                                            0.261    30.377
n5132.in[1] (.names)                                             1.014    31.390
n5132.out[0] (.names)                                            0.261    31.651
n5118.in[1] (.names)                                             1.014    32.665
n5118.out[0] (.names)                                            0.261    32.926
n5134.in[0] (.names)                                             1.014    33.940
n5134.out[0] (.names)                                            0.261    34.201
n5142.in[0] (.names)                                             1.014    35.215
n5142.out[0] (.names)                                            0.261    35.476
n5144.in[0] (.names)                                             1.014    36.490
n5144.out[0] (.names)                                            0.261    36.751
n5146.in[0] (.names)                                             1.014    37.765
n5146.out[0] (.names)                                            0.261    38.026
n5147.in[0] (.names)                                             1.014    39.039
n5147.out[0] (.names)                                            0.261    39.300
n5148.in[0] (.names)                                             1.014    40.314
n5148.out[0] (.names)                                            0.261    40.575
n4423.in[0] (.names)                                             1.014    41.589
n4423.out[0] (.names)                                            0.261    41.850
n4399.in[2] (.names)                                             1.014    42.864
n4399.out[0] (.names)                                            0.261    43.125
n5149.in[0] (.names)                                             1.014    44.139
n5149.out[0] (.names)                                            0.261    44.400
n5150.in[0] (.names)                                             1.014    45.413
n5150.out[0] (.names)                                            0.261    45.674
n5151.in[0] (.names)                                             1.014    46.688
n5151.out[0] (.names)                                            0.261    46.949
n5152.in[0] (.names)                                             1.014    47.963
n5152.out[0] (.names)                                            0.261    48.224
n5137.in[1] (.names)                                             1.014    49.238
n5137.out[0] (.names)                                            0.261    49.499
n5138.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5138.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 35
Startpoint: n4416.Q[0] (.latch clocked by pclk)
Endpoint  : n5103.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4416.clk[0] (.latch)                                            1.014     1.014
n4416.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5167.in[0] (.names)                                             1.014     2.070
n5167.out[0] (.names)                                            0.261     2.331
n5168.in[0] (.names)                                             1.014     3.344
n5168.out[0] (.names)                                            0.261     3.605
n5162.in[0] (.names)                                             1.014     4.619
n5162.out[0] (.names)                                            0.261     4.880
n5154.in[0] (.names)                                             1.014     5.894
n5154.out[0] (.names)                                            0.261     6.155
n5159.in[0] (.names)                                             1.014     7.169
n5159.out[0] (.names)                                            0.261     7.430
n5160.in[0] (.names)                                             1.014     8.444
n5160.out[0] (.names)                                            0.261     8.705
n5161.in[0] (.names)                                             1.014     9.719
n5161.out[0] (.names)                                            0.261     9.980
n4962.in[0] (.names)                                             1.014    10.993
n4962.out[0] (.names)                                            0.261    11.254
n5105.in[0] (.names)                                             1.014    12.268
n5105.out[0] (.names)                                            0.261    12.529
n5106.in[1] (.names)                                             1.014    13.543
n5106.out[0] (.names)                                            0.261    13.804
n5107.in[2] (.names)                                             1.014    14.818
n5107.out[0] (.names)                                            0.261    15.079
n5108.in[0] (.names)                                             1.014    16.093
n5108.out[0] (.names)                                            0.261    16.354
n5109.in[1] (.names)                                             1.014    17.367
n5109.out[0] (.names)                                            0.261    17.628
n5101.in[0] (.names)                                             1.014    18.642
n5101.out[0] (.names)                                            0.261    18.903
n4917.in[0] (.names)                                             1.014    19.917
n4917.out[0] (.names)                                            0.261    20.178
n5122.in[1] (.names)                                             1.014    21.192
n5122.out[0] (.names)                                            0.261    21.453
n5125.in[1] (.names)                                             1.014    22.467
n5125.out[0] (.names)                                            0.261    22.728
n5126.in[0] (.names)                                             1.014    23.742
n5126.out[0] (.names)                                            0.261    24.003
n5128.in[2] (.names)                                             1.014    25.016
n5128.out[0] (.names)                                            0.261    25.277
n5123.in[0] (.names)                                             1.014    26.291
n5123.out[0] (.names)                                            0.261    26.552
n5124.in[0] (.names)                                             1.014    27.566
n5124.out[0] (.names)                                            0.261    27.827
n5130.in[0] (.names)                                             1.014    28.841
n5130.out[0] (.names)                                            0.261    29.102
n5131.in[1] (.names)                                             1.014    30.116
n5131.out[0] (.names)                                            0.261    30.377
n5132.in[1] (.names)                                             1.014    31.390
n5132.out[0] (.names)                                            0.261    31.651
n5118.in[1] (.names)                                             1.014    32.665
n5118.out[0] (.names)                                            0.261    32.926
n5134.in[0] (.names)                                             1.014    33.940
n5134.out[0] (.names)                                            0.261    34.201
n5142.in[0] (.names)                                             1.014    35.215
n5142.out[0] (.names)                                            0.261    35.476
n5144.in[0] (.names)                                             1.014    36.490
n5144.out[0] (.names)                                            0.261    36.751
n5146.in[0] (.names)                                             1.014    37.765
n5146.out[0] (.names)                                            0.261    38.026
n5147.in[0] (.names)                                             1.014    39.039
n5147.out[0] (.names)                                            0.261    39.300
n5148.in[0] (.names)                                             1.014    40.314
n5148.out[0] (.names)                                            0.261    40.575
n4423.in[0] (.names)                                             1.014    41.589
n4423.out[0] (.names)                                            0.261    41.850
n4399.in[2] (.names)                                             1.014    42.864
n4399.out[0] (.names)                                            0.261    43.125
n5149.in[0] (.names)                                             1.014    44.139
n5149.out[0] (.names)                                            0.261    44.400
n5150.in[0] (.names)                                             1.014    45.413
n5150.out[0] (.names)                                            0.261    45.674
n5151.in[0] (.names)                                             1.014    46.688
n5151.out[0] (.names)                                            0.261    46.949
n5152.in[0] (.names)                                             1.014    47.963
n5152.out[0] (.names)                                            0.261    48.224
n5137.in[1] (.names)                                             1.014    49.238
n5137.out[0] (.names)                                            0.261    49.499
n5103.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5103.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 36
Startpoint: n5315.Q[0] (.latch clocked by pclk)
Endpoint  : n5564.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5315.clk[0] (.latch)                                            1.014     1.014
n5315.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5510.in[0] (.names)                                             1.014     2.070
n5510.out[0] (.names)                                            0.261     2.331
n5511.in[0] (.names)                                             1.014     3.344
n5511.out[0] (.names)                                            0.261     3.605
n5372.in[0] (.names)                                             1.014     4.619
n5372.out[0] (.names)                                            0.261     4.880
n5299.in[2] (.names)                                             1.014     5.894
n5299.out[0] (.names)                                            0.261     6.155
n5300.in[2] (.names)                                             1.014     7.169
n5300.out[0] (.names)                                            0.261     7.430
n5302.in[1] (.names)                                             1.014     8.444
n5302.out[0] (.names)                                            0.261     8.705
n5303.in[0] (.names)                                             1.014     9.719
n5303.out[0] (.names)                                            0.261     9.980
n5263.in[0] (.names)                                             1.014    10.993
n5263.out[0] (.names)                                            0.261    11.254
n5265.in[0] (.names)                                             1.014    12.268
n5265.out[0] (.names)                                            0.261    12.529
n5267.in[1] (.names)                                             1.014    13.543
n5267.out[0] (.names)                                            0.261    13.804
n5270.in[0] (.names)                                             1.014    14.818
n5270.out[0] (.names)                                            0.261    15.079
n5272.in[0] (.names)                                             1.014    16.093
n5272.out[0] (.names)                                            0.261    16.354
n5268.in[0] (.names)                                             1.014    17.367
n5268.out[0] (.names)                                            0.261    17.628
n5269.in[0] (.names)                                             1.014    18.642
n5269.out[0] (.names)                                            0.261    18.903
n5278.in[2] (.names)                                             1.014    19.917
n5278.out[0] (.names)                                            0.261    20.178
n5279.in[1] (.names)                                             1.014    21.192
n5279.out[0] (.names)                                            0.261    21.453
n5280.in[0] (.names)                                             1.014    22.467
n5280.out[0] (.names)                                            0.261    22.728
n5281.in[2] (.names)                                             1.014    23.742
n5281.out[0] (.names)                                            0.261    24.003
n5201.in[1] (.names)                                             1.014    25.016
n5201.out[0] (.names)                                            0.261    25.277
n5283.in[2] (.names)                                             1.014    26.291
n5283.out[0] (.names)                                            0.261    26.552
n5284.in[0] (.names)                                             1.014    27.566
n5284.out[0] (.names)                                            0.261    27.827
n5286.in[1] (.names)                                             1.014    28.841
n5286.out[0] (.names)                                            0.261    29.102
n5287.in[0] (.names)                                             1.014    30.116
n5287.out[0] (.names)                                            0.261    30.377
n5288.in[0] (.names)                                             1.014    31.390
n5288.out[0] (.names)                                            0.261    31.651
n5289.in[0] (.names)                                             1.014    32.665
n5289.out[0] (.names)                                            0.261    32.926
n5294.in[0] (.names)                                             1.014    33.940
n5294.out[0] (.names)                                            0.261    34.201
n5291.in[1] (.names)                                             1.014    35.215
n5291.out[0] (.names)                                            0.261    35.476
n5292.in[0] (.names)                                             1.014    36.490
n5292.out[0] (.names)                                            0.261    36.751
n5573.in[2] (.names)                                             1.014    37.765
n5573.out[0] (.names)                                            0.261    38.026
n5574.in[1] (.names)                                             1.014    39.039
n5574.out[0] (.names)                                            0.261    39.300
n2694.in[1] (.names)                                             1.014    40.314
n2694.out[0] (.names)                                            0.261    40.575
n5575.in[0] (.names)                                             1.014    41.589
n5575.out[0] (.names)                                            0.261    41.850
n5577.in[0] (.names)                                             1.014    42.864
n5577.out[0] (.names)                                            0.261    43.125
n5579.in[0] (.names)                                             1.014    44.139
n5579.out[0] (.names)                                            0.261    44.400
n5558.in[0] (.names)                                             1.014    45.413
n5558.out[0] (.names)                                            0.261    45.674
n5559.in[1] (.names)                                             1.014    46.688
n5559.out[0] (.names)                                            0.261    46.949
n5561.in[2] (.names)                                             1.014    47.963
n5561.out[0] (.names)                                            0.261    48.224
n5563.in[1] (.names)                                             1.014    49.238
n5563.out[0] (.names)                                            0.261    49.499
n5564.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5564.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 37
Startpoint: n5560.Q[0] (.latch clocked by pclk)
Endpoint  : n163.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5560.clk[0] (.latch)                                            1.014     1.014
n5560.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5541.in[0] (.names)                                             1.014     2.070
n5541.out[0] (.names)                                            0.261     2.331
n5532.in[2] (.names)                                             1.014     3.344
n5532.out[0] (.names)                                            0.261     3.605
n5533.in[0] (.names)                                             1.014     4.619
n5533.out[0] (.names)                                            0.261     4.880
n5581.in[2] (.names)                                             1.014     5.894
n5581.out[0] (.names)                                            0.261     6.155
n5535.in[1] (.names)                                             1.014     7.169
n5535.out[0] (.names)                                            0.261     7.430
n5587.in[1] (.names)                                             1.014     8.444
n5587.out[0] (.names)                                            0.261     8.705
n5534.in[2] (.names)                                             1.014     9.719
n5534.out[0] (.names)                                            0.261     9.980
n5636.in[3] (.names)                                             1.014    10.993
n5636.out[0] (.names)                                            0.261    11.254
n5638.in[2] (.names)                                             1.014    12.268
n5638.out[0] (.names)                                            0.261    12.529
n5639.in[1] (.names)                                             1.014    13.543
n5639.out[0] (.names)                                            0.261    13.804
n5596.in[1] (.names)                                             1.014    14.818
n5596.out[0] (.names)                                            0.261    15.079
n5597.in[2] (.names)                                             1.014    16.093
n5597.out[0] (.names)                                            0.261    16.354
n5599.in[0] (.names)                                             1.014    17.367
n5599.out[0] (.names)                                            0.261    17.628
n5601.in[0] (.names)                                             1.014    18.642
n5601.out[0] (.names)                                            0.261    18.903
n5602.in[0] (.names)                                             1.014    19.917
n5602.out[0] (.names)                                            0.261    20.178
n5603.in[1] (.names)                                             1.014    21.192
n5603.out[0] (.names)                                            0.261    21.453
n5605.in[1] (.names)                                             1.014    22.467
n5605.out[0] (.names)                                            0.261    22.728
n5569.in[0] (.names)                                             1.014    23.742
n5569.out[0] (.names)                                            0.261    24.003
n5549.in[1] (.names)                                             1.014    25.016
n5549.out[0] (.names)                                            0.261    25.277
n5550.in[0] (.names)                                             1.014    26.291
n5550.out[0] (.names)                                            0.261    26.552
n5555.in[0] (.names)                                             1.014    27.566
n5555.out[0] (.names)                                            0.261    27.827
n5547.in[1] (.names)                                             1.014    28.841
n5547.out[0] (.names)                                            0.261    29.102
n5173.in[2] (.names)                                             1.014    30.116
n5173.out[0] (.names)                                            0.261    30.377
n5174.in[1] (.names)                                             1.014    31.390
n5174.out[0] (.names)                                            0.261    31.651
n5176.in[2] (.names)                                             1.014    32.665
n5176.out[0] (.names)                                            0.261    32.926
n5178.in[0] (.names)                                             1.014    33.940
n5178.out[0] (.names)                                            0.261    34.201
n5179.in[0] (.names)                                             1.014    35.215
n5179.out[0] (.names)                                            0.261    35.476
n5190.in[2] (.names)                                             1.014    36.490
n5190.out[0] (.names)                                            0.261    36.751
n5183.in[0] (.names)                                             1.014    37.765
n5183.out[0] (.names)                                            0.261    38.026
n5171.in[0] (.names)                                             1.014    39.039
n5171.out[0] (.names)                                            0.261    39.300
n2662.in[0] (.names)                                             1.014    40.314
n2662.out[0] (.names)                                            0.261    40.575
n5184.in[1] (.names)                                             1.014    41.589
n5184.out[0] (.names)                                            0.261    41.850
n5185.in[2] (.names)                                             1.014    42.864
n5185.out[0] (.names)                                            0.261    43.125
n5186.in[0] (.names)                                             1.014    44.139
n5186.out[0] (.names)                                            0.261    44.400
n5187.in[1] (.names)                                             1.014    45.413
n5187.out[0] (.names)                                            0.261    45.674
n3384.in[0] (.names)                                             1.014    46.688
n3384.out[0] (.names)                                            0.261    46.949
n5188.in[0] (.names)                                             1.014    47.963
n5188.out[0] (.names)                                            0.261    48.224
n3412.in[0] (.names)                                             1.014    49.238
n3412.out[0] (.names)                                            0.261    49.499
n163.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n163.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 38
Startpoint: n5560.Q[0] (.latch clocked by pclk)
Endpoint  : n5182.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5560.clk[0] (.latch)                                            1.014     1.014
n5560.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5541.in[0] (.names)                                             1.014     2.070
n5541.out[0] (.names)                                            0.261     2.331
n5532.in[2] (.names)                                             1.014     3.344
n5532.out[0] (.names)                                            0.261     3.605
n5533.in[0] (.names)                                             1.014     4.619
n5533.out[0] (.names)                                            0.261     4.880
n5581.in[2] (.names)                                             1.014     5.894
n5581.out[0] (.names)                                            0.261     6.155
n5535.in[1] (.names)                                             1.014     7.169
n5535.out[0] (.names)                                            0.261     7.430
n5587.in[1] (.names)                                             1.014     8.444
n5587.out[0] (.names)                                            0.261     8.705
n5534.in[2] (.names)                                             1.014     9.719
n5534.out[0] (.names)                                            0.261     9.980
n5636.in[3] (.names)                                             1.014    10.993
n5636.out[0] (.names)                                            0.261    11.254
n5638.in[2] (.names)                                             1.014    12.268
n5638.out[0] (.names)                                            0.261    12.529
n5639.in[1] (.names)                                             1.014    13.543
n5639.out[0] (.names)                                            0.261    13.804
n5596.in[1] (.names)                                             1.014    14.818
n5596.out[0] (.names)                                            0.261    15.079
n5597.in[2] (.names)                                             1.014    16.093
n5597.out[0] (.names)                                            0.261    16.354
n5599.in[0] (.names)                                             1.014    17.367
n5599.out[0] (.names)                                            0.261    17.628
n5601.in[0] (.names)                                             1.014    18.642
n5601.out[0] (.names)                                            0.261    18.903
n5602.in[0] (.names)                                             1.014    19.917
n5602.out[0] (.names)                                            0.261    20.178
n5603.in[1] (.names)                                             1.014    21.192
n5603.out[0] (.names)                                            0.261    21.453
n5605.in[1] (.names)                                             1.014    22.467
n5605.out[0] (.names)                                            0.261    22.728
n5569.in[0] (.names)                                             1.014    23.742
n5569.out[0] (.names)                                            0.261    24.003
n5549.in[1] (.names)                                             1.014    25.016
n5549.out[0] (.names)                                            0.261    25.277
n5550.in[0] (.names)                                             1.014    26.291
n5550.out[0] (.names)                                            0.261    26.552
n5555.in[0] (.names)                                             1.014    27.566
n5555.out[0] (.names)                                            0.261    27.827
n5547.in[1] (.names)                                             1.014    28.841
n5547.out[0] (.names)                                            0.261    29.102
n5173.in[2] (.names)                                             1.014    30.116
n5173.out[0] (.names)                                            0.261    30.377
n5174.in[1] (.names)                                             1.014    31.390
n5174.out[0] (.names)                                            0.261    31.651
n5176.in[2] (.names)                                             1.014    32.665
n5176.out[0] (.names)                                            0.261    32.926
n5178.in[0] (.names)                                             1.014    33.940
n5178.out[0] (.names)                                            0.261    34.201
n5179.in[0] (.names)                                             1.014    35.215
n5179.out[0] (.names)                                            0.261    35.476
n5190.in[2] (.names)                                             1.014    36.490
n5190.out[0] (.names)                                            0.261    36.751
n5183.in[0] (.names)                                             1.014    37.765
n5183.out[0] (.names)                                            0.261    38.026
n5171.in[0] (.names)                                             1.014    39.039
n5171.out[0] (.names)                                            0.261    39.300
n2662.in[0] (.names)                                             1.014    40.314
n2662.out[0] (.names)                                            0.261    40.575
n5184.in[1] (.names)                                             1.014    41.589
n5184.out[0] (.names)                                            0.261    41.850
n5185.in[2] (.names)                                             1.014    42.864
n5185.out[0] (.names)                                            0.261    43.125
n5186.in[0] (.names)                                             1.014    44.139
n5186.out[0] (.names)                                            0.261    44.400
n5187.in[1] (.names)                                             1.014    45.413
n5187.out[0] (.names)                                            0.261    45.674
n3384.in[0] (.names)                                             1.014    46.688
n3384.out[0] (.names)                                            0.261    46.949
n5188.in[0] (.names)                                             1.014    47.963
n5188.out[0] (.names)                                            0.261    48.224
n3412.in[0] (.names)                                             1.014    49.238
n3412.out[0] (.names)                                            0.261    49.499
n5182.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5182.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 39
Startpoint: n442.Q[0] (.latch clocked by pclk)
Endpoint  : n209.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n442.clk[0] (.latch)                                             1.014     1.014
n442.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n445.in[0] (.names)                                              1.014     2.070
n445.out[0] (.names)                                             0.261     2.331
n446.in[0] (.names)                                              1.014     3.344
n446.out[0] (.names)                                             0.261     3.605
n444.in[1] (.names)                                              1.014     4.619
n444.out[0] (.names)                                             0.261     4.880
n369.in[0] (.names)                                              1.014     5.894
n369.out[0] (.names)                                             0.261     6.155
n370.in[0] (.names)                                              1.014     7.169
n370.out[0] (.names)                                             0.261     7.430
n374.in[1] (.names)                                              1.014     8.444
n374.out[0] (.names)                                             0.261     8.705
n362.in[0] (.names)                                              1.014     9.719
n362.out[0] (.names)                                             0.261     9.980
n404.in[1] (.names)                                              1.014    10.993
n404.out[0] (.names)                                             0.261    11.254
n411.in[1] (.names)                                              1.014    12.268
n411.out[0] (.names)                                             0.261    12.529
n413.in[0] (.names)                                              1.014    13.543
n413.out[0] (.names)                                             0.261    13.804
n415.in[0] (.names)                                              1.014    14.818
n415.out[0] (.names)                                             0.261    15.079
n416.in[0] (.names)                                              1.014    16.093
n416.out[0] (.names)                                             0.261    16.354
n393.in[0] (.names)                                              1.014    17.367
n393.out[0] (.names)                                             0.261    17.628
n394.in[0] (.names)                                              1.014    18.642
n394.out[0] (.names)                                             0.261    18.903
n368.in[3] (.names)                                              1.014    19.917
n368.out[0] (.names)                                             0.261    20.178
n396.in[0] (.names)                                              1.014    21.192
n396.out[0] (.names)                                             0.261    21.453
n397.in[0] (.names)                                              1.014    22.467
n397.out[0] (.names)                                             0.261    22.728
n398.in[1] (.names)                                              1.014    23.742
n398.out[0] (.names)                                             0.261    24.003
n400.in[0] (.names)                                              1.014    25.016
n400.out[0] (.names)                                             0.261    25.277
n406.in[2] (.names)                                              1.014    26.291
n406.out[0] (.names)                                             0.261    26.552
n407.in[1] (.names)                                              1.014    27.566
n407.out[0] (.names)                                             0.261    27.827
n408.in[0] (.names)                                              1.014    28.841
n408.out[0] (.names)                                             0.261    29.102
n391.in[0] (.names)                                              1.014    30.116
n391.out[0] (.names)                                             0.261    30.377
n371.in[0] (.names)                                              1.014    31.390
n371.out[0] (.names)                                             0.261    31.651
n373.in[0] (.names)                                              1.014    32.665
n373.out[0] (.names)                                             0.261    32.926
n367.in[1] (.names)                                              1.014    33.940
n367.out[0] (.names)                                             0.261    34.201
n363.in[1] (.names)                                              1.014    35.215
n363.out[0] (.names)                                             0.261    35.476
n366.in[1] (.names)                                              1.014    36.490
n366.out[0] (.names)                                             0.261    36.751
n377.in[3] (.names)                                              1.014    37.765
n377.out[0] (.names)                                             0.261    38.026
n381.in[1] (.names)                                              1.014    39.039
n381.out[0] (.names)                                             0.261    39.300
n382.in[0] (.names)                                              1.014    40.314
n382.out[0] (.names)                                             0.261    40.575
n384.in[0] (.names)                                              1.014    41.589
n384.out[0] (.names)                                             0.261    41.850
n385.in[0] (.names)                                              1.014    42.864
n385.out[0] (.names)                                             0.261    43.125
n123.in[0] (.names)                                              1.014    44.139
n123.out[0] (.names)                                             0.261    44.400
n386.in[2] (.names)                                              1.014    45.413
n386.out[0] (.names)                                             0.261    45.674
n389.in[0] (.names)                                              1.014    46.688
n389.out[0] (.names)                                             0.261    46.949
n390.in[0] (.names)                                              1.014    47.963
n390.out[0] (.names)                                             0.261    48.224
n208.in[0] (.names)                                              1.014    49.238
n208.out[0] (.names)                                             0.261    49.499
n209.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n209.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 40
Startpoint: n4192.Q[0] (.latch clocked by pclk)
Endpoint  : n4428.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4192.clk[0] (.latch)                                            1.014     1.014
n4192.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4362.in[0] (.names)                                             1.014     2.070
n4362.out[0] (.names)                                            0.261     2.331
n4366.in[0] (.names)                                             1.014     3.344
n4366.out[0] (.names)                                            0.261     3.605
n4367.in[0] (.names)                                             1.014     4.619
n4367.out[0] (.names)                                            0.261     4.880
n4369.in[0] (.names)                                             1.014     5.894
n4369.out[0] (.names)                                            0.261     6.155
n4370.in[0] (.names)                                             1.014     7.169
n4370.out[0] (.names)                                            0.261     7.430
n4371.in[0] (.names)                                             1.014     8.444
n4371.out[0] (.names)                                            0.261     8.705
n4374.in[0] (.names)                                             1.014     9.719
n4374.out[0] (.names)                                            0.261     9.980
n4281.in[1] (.names)                                             1.014    10.993
n4281.out[0] (.names)                                            0.261    11.254
n5089.in[0] (.names)                                             1.014    12.268
n5089.out[0] (.names)                                            0.261    12.529
n4961.in[0] (.names)                                             1.014    13.543
n4961.out[0] (.names)                                            0.261    13.804
n4964.in[0] (.names)                                             1.014    14.818
n4964.out[0] (.names)                                            0.261    15.079
n4965.in[0] (.names)                                             1.014    16.093
n4965.out[0] (.names)                                            0.261    16.354
n4966.in[0] (.names)                                             1.014    17.367
n4966.out[0] (.names)                                            0.261    17.628
n4970.in[0] (.names)                                             1.014    18.642
n4970.out[0] (.names)                                            0.261    18.903
n4971.in[0] (.names)                                             1.014    19.917
n4971.out[0] (.names)                                            0.261    20.178
n4967.in[1] (.names)                                             1.014    21.192
n4967.out[0] (.names)                                            0.261    21.453
n4968.in[0] (.names)                                             1.014    22.467
n4968.out[0] (.names)                                            0.261    22.728
n4981.in[2] (.names)                                             1.014    23.742
n4981.out[0] (.names)                                            0.261    24.003
n4982.in[2] (.names)                                             1.014    25.016
n4982.out[0] (.names)                                            0.261    25.277
n4983.in[2] (.names)                                             1.014    26.291
n4983.out[0] (.names)                                            0.261    26.552
n4986.in[0] (.names)                                             1.014    27.566
n4986.out[0] (.names)                                            0.261    27.827
n4987.in[0] (.names)                                             1.014    28.841
n4987.out[0] (.names)                                            0.261    29.102
n4988.in[1] (.names)                                             1.014    30.116
n4988.out[0] (.names)                                            0.261    30.377
n4989.in[0] (.names)                                             1.014    31.390
n4989.out[0] (.names)                                            0.261    31.651
n4990.in[0] (.names)                                             1.014    32.665
n4990.out[0] (.names)                                            0.261    32.926
n4991.in[0] (.names)                                             1.014    33.940
n4991.out[0] (.names)                                            0.261    34.201
n5000.in[0] (.names)                                             1.014    35.215
n5000.out[0] (.names)                                            0.261    35.476
n4993.in[0] (.names)                                             1.014    36.490
n4993.out[0] (.names)                                            0.261    36.751
n4994.in[3] (.names)                                             1.014    37.765
n4994.out[0] (.names)                                            0.261    38.026
n4996.in[2] (.names)                                             1.014    39.039
n4996.out[0] (.names)                                            0.261    39.300
n4997.in[0] (.names)                                             1.014    40.314
n4997.out[0] (.names)                                            0.261    40.575
n4998.in[0] (.names)                                             1.014    41.589
n4998.out[0] (.names)                                            0.261    41.850
n4999.in[1] (.names)                                             1.014    42.864
n4999.out[0] (.names)                                            0.261    43.125
n5002.in[1] (.names)                                             1.014    44.139
n5002.out[0] (.names)                                            0.261    44.400
n4433.in[1] (.names)                                             1.014    45.413
n4433.out[0] (.names)                                            0.261    45.674
n5016.in[1] (.names)                                             1.014    46.688
n5016.out[0] (.names)                                            0.261    46.949
n4396.in[0] (.names)                                             1.014    47.963
n4396.out[0] (.names)                                            0.261    48.224
n4427.in[0] (.names)                                             1.014    49.238
n4427.out[0] (.names)                                            0.261    49.499
n4428.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4428.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 41
Startpoint: n4192.Q[0] (.latch clocked by pclk)
Endpoint  : n4422.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4192.clk[0] (.latch)                                            1.014     1.014
n4192.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4362.in[0] (.names)                                             1.014     2.070
n4362.out[0] (.names)                                            0.261     2.331
n4366.in[0] (.names)                                             1.014     3.344
n4366.out[0] (.names)                                            0.261     3.605
n4367.in[0] (.names)                                             1.014     4.619
n4367.out[0] (.names)                                            0.261     4.880
n4369.in[0] (.names)                                             1.014     5.894
n4369.out[0] (.names)                                            0.261     6.155
n4370.in[0] (.names)                                             1.014     7.169
n4370.out[0] (.names)                                            0.261     7.430
n4371.in[0] (.names)                                             1.014     8.444
n4371.out[0] (.names)                                            0.261     8.705
n4374.in[0] (.names)                                             1.014     9.719
n4374.out[0] (.names)                                            0.261     9.980
n4281.in[1] (.names)                                             1.014    10.993
n4281.out[0] (.names)                                            0.261    11.254
n5089.in[0] (.names)                                             1.014    12.268
n5089.out[0] (.names)                                            0.261    12.529
n4961.in[0] (.names)                                             1.014    13.543
n4961.out[0] (.names)                                            0.261    13.804
n4964.in[0] (.names)                                             1.014    14.818
n4964.out[0] (.names)                                            0.261    15.079
n4965.in[0] (.names)                                             1.014    16.093
n4965.out[0] (.names)                                            0.261    16.354
n4966.in[0] (.names)                                             1.014    17.367
n4966.out[0] (.names)                                            0.261    17.628
n4970.in[0] (.names)                                             1.014    18.642
n4970.out[0] (.names)                                            0.261    18.903
n4971.in[0] (.names)                                             1.014    19.917
n4971.out[0] (.names)                                            0.261    20.178
n4967.in[1] (.names)                                             1.014    21.192
n4967.out[0] (.names)                                            0.261    21.453
n4968.in[0] (.names)                                             1.014    22.467
n4968.out[0] (.names)                                            0.261    22.728
n4981.in[2] (.names)                                             1.014    23.742
n4981.out[0] (.names)                                            0.261    24.003
n4982.in[2] (.names)                                             1.014    25.016
n4982.out[0] (.names)                                            0.261    25.277
n4983.in[2] (.names)                                             1.014    26.291
n4983.out[0] (.names)                                            0.261    26.552
n4986.in[0] (.names)                                             1.014    27.566
n4986.out[0] (.names)                                            0.261    27.827
n4987.in[0] (.names)                                             1.014    28.841
n4987.out[0] (.names)                                            0.261    29.102
n4988.in[1] (.names)                                             1.014    30.116
n4988.out[0] (.names)                                            0.261    30.377
n4989.in[0] (.names)                                             1.014    31.390
n4989.out[0] (.names)                                            0.261    31.651
n4990.in[0] (.names)                                             1.014    32.665
n4990.out[0] (.names)                                            0.261    32.926
n4991.in[0] (.names)                                             1.014    33.940
n4991.out[0] (.names)                                            0.261    34.201
n5000.in[0] (.names)                                             1.014    35.215
n5000.out[0] (.names)                                            0.261    35.476
n4993.in[0] (.names)                                             1.014    36.490
n4993.out[0] (.names)                                            0.261    36.751
n4994.in[3] (.names)                                             1.014    37.765
n4994.out[0] (.names)                                            0.261    38.026
n4996.in[2] (.names)                                             1.014    39.039
n4996.out[0] (.names)                                            0.261    39.300
n4997.in[0] (.names)                                             1.014    40.314
n4997.out[0] (.names)                                            0.261    40.575
n4998.in[0] (.names)                                             1.014    41.589
n4998.out[0] (.names)                                            0.261    41.850
n4999.in[1] (.names)                                             1.014    42.864
n4999.out[0] (.names)                                            0.261    43.125
n5002.in[1] (.names)                                             1.014    44.139
n5002.out[0] (.names)                                            0.261    44.400
n4433.in[1] (.names)                                             1.014    45.413
n4433.out[0] (.names)                                            0.261    45.674
n5016.in[1] (.names)                                             1.014    46.688
n5016.out[0] (.names)                                            0.261    46.949
n5017.in[1] (.names)                                             1.014    47.963
n5017.out[0] (.names)                                            0.261    48.224
n4421.in[0] (.names)                                             1.014    49.238
n4421.out[0] (.names)                                            0.261    49.499
n4422.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4422.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 42
Startpoint: n4183.Q[0] (.latch clocked by pclk)
Endpoint  : n4304.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4183.clk[0] (.latch)                                            1.014     1.014
n4183.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4184.in[0] (.names)                                             1.014     2.070
n4184.out[0] (.names)                                            0.261     2.331
n4008.in[0] (.names)                                             1.014     3.344
n4008.out[0] (.names)                                            0.261     3.605
n4348.in[1] (.names)                                             1.014     4.619
n4348.out[0] (.names)                                            0.261     4.880
n4351.in[0] (.names)                                             1.014     5.894
n4351.out[0] (.names)                                            0.261     6.155
n4352.in[0] (.names)                                             1.014     7.169
n4352.out[0] (.names)                                            0.261     7.430
n4361.in[0] (.names)                                             1.014     8.444
n4361.out[0] (.names)                                            0.261     8.705
n4286.in[0] (.names)                                             1.014     9.719
n4286.out[0] (.names)                                            0.261     9.980
n4232.in[0] (.names)                                             1.014    10.993
n4232.out[0] (.names)                                            0.261    11.254
n4249.in[0] (.names)                                             1.014    12.268
n4249.out[0] (.names)                                            0.261    12.529
n4251.in[1] (.names)                                             1.014    13.543
n4251.out[0] (.names)                                            0.261    13.804
n4252.in[0] (.names)                                             1.014    14.818
n4252.out[0] (.names)                                            0.261    15.079
n4238.in[0] (.names)                                             1.014    16.093
n4238.out[0] (.names)                                            0.261    16.354
n4245.in[1] (.names)                                             1.014    17.367
n4245.out[0] (.names)                                            0.261    17.628
n4246.in[1] (.names)                                             1.014    18.642
n4246.out[0] (.names)                                            0.261    18.903
n4248.in[1] (.names)                                             1.014    19.917
n4248.out[0] (.names)                                            0.261    20.178
n4253.in[1] (.names)                                             1.014    21.192
n4253.out[0] (.names)                                            0.261    21.453
n4254.in[0] (.names)                                             1.014    22.467
n4254.out[0] (.names)                                            0.261    22.728
n4242.in[0] (.names)                                             1.014    23.742
n4242.out[0] (.names)                                            0.261    24.003
n4239.in[0] (.names)                                             1.014    25.016
n4239.out[0] (.names)                                            0.261    25.277
n4236.in[1] (.names)                                             1.014    26.291
n4236.out[0] (.names)                                            0.261    26.552
n4237.in[0] (.names)                                             1.014    27.566
n4237.out[0] (.names)                                            0.261    27.827
n4255.in[1] (.names)                                             1.014    28.841
n4255.out[0] (.names)                                            0.261    29.102
n4256.in[0] (.names)                                             1.014    30.116
n4256.out[0] (.names)                                            0.261    30.377
n4257.in[0] (.names)                                             1.014    31.390
n4257.out[0] (.names)                                            0.261    31.651
n4295.in[1] (.names)                                             1.014    32.665
n4295.out[0] (.names)                                            0.261    32.926
n4297.in[1] (.names)                                             1.014    33.940
n4297.out[0] (.names)                                            0.261    34.201
n4289.in[1] (.names)                                             1.014    35.215
n4289.out[0] (.names)                                            0.261    35.476
n4283.in[0] (.names)                                             1.014    36.490
n4283.out[0] (.names)                                            0.261    36.751
n4285.in[0] (.names)                                             1.014    37.765
n4285.out[0] (.names)                                            0.261    38.026
n4220.in[0] (.names)                                             1.014    39.039
n4220.out[0] (.names)                                            0.261    39.300
n4309.in[1] (.names)                                             1.014    40.314
n4309.out[0] (.names)                                            0.261    40.575
n4272.in[0] (.names)                                             1.014    41.589
n4272.out[0] (.names)                                            0.261    41.850
n4305.in[0] (.names)                                             1.014    42.864
n4305.out[0] (.names)                                            0.261    43.125
n4301.in[3] (.names)                                             1.014    44.139
n4301.out[0] (.names)                                            0.261    44.400
n4306.in[1] (.names)                                             1.014    45.413
n4306.out[0] (.names)                                            0.261    45.674
n4307.in[0] (.names)                                             1.014    46.688
n4307.out[0] (.names)                                            0.261    46.949
n4300.in[1] (.names)                                             1.014    47.963
n4300.out[0] (.names)                                            0.261    48.224
n3991.in[0] (.names)                                             1.014    49.238
n3991.out[0] (.names)                                            0.261    49.499
n4304.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4304.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 43
Startpoint: n4183.Q[0] (.latch clocked by pclk)
Endpoint  : n3426.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4183.clk[0] (.latch)                                            1.014     1.014
n4183.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4184.in[0] (.names)                                             1.014     2.070
n4184.out[0] (.names)                                            0.261     2.331
n4008.in[0] (.names)                                             1.014     3.344
n4008.out[0] (.names)                                            0.261     3.605
n4348.in[1] (.names)                                             1.014     4.619
n4348.out[0] (.names)                                            0.261     4.880
n4351.in[0] (.names)                                             1.014     5.894
n4351.out[0] (.names)                                            0.261     6.155
n4352.in[0] (.names)                                             1.014     7.169
n4352.out[0] (.names)                                            0.261     7.430
n4361.in[0] (.names)                                             1.014     8.444
n4361.out[0] (.names)                                            0.261     8.705
n4286.in[0] (.names)                                             1.014     9.719
n4286.out[0] (.names)                                            0.261     9.980
n4232.in[0] (.names)                                             1.014    10.993
n4232.out[0] (.names)                                            0.261    11.254
n4249.in[0] (.names)                                             1.014    12.268
n4249.out[0] (.names)                                            0.261    12.529
n4251.in[1] (.names)                                             1.014    13.543
n4251.out[0] (.names)                                            0.261    13.804
n4252.in[0] (.names)                                             1.014    14.818
n4252.out[0] (.names)                                            0.261    15.079
n4238.in[0] (.names)                                             1.014    16.093
n4238.out[0] (.names)                                            0.261    16.354
n4245.in[1] (.names)                                             1.014    17.367
n4245.out[0] (.names)                                            0.261    17.628
n4246.in[1] (.names)                                             1.014    18.642
n4246.out[0] (.names)                                            0.261    18.903
n4248.in[1] (.names)                                             1.014    19.917
n4248.out[0] (.names)                                            0.261    20.178
n4253.in[1] (.names)                                             1.014    21.192
n4253.out[0] (.names)                                            0.261    21.453
n4254.in[0] (.names)                                             1.014    22.467
n4254.out[0] (.names)                                            0.261    22.728
n4242.in[0] (.names)                                             1.014    23.742
n4242.out[0] (.names)                                            0.261    24.003
n4239.in[0] (.names)                                             1.014    25.016
n4239.out[0] (.names)                                            0.261    25.277
n4236.in[1] (.names)                                             1.014    26.291
n4236.out[0] (.names)                                            0.261    26.552
n4237.in[0] (.names)                                             1.014    27.566
n4237.out[0] (.names)                                            0.261    27.827
n4255.in[1] (.names)                                             1.014    28.841
n4255.out[0] (.names)                                            0.261    29.102
n4256.in[0] (.names)                                             1.014    30.116
n4256.out[0] (.names)                                            0.261    30.377
n4257.in[0] (.names)                                             1.014    31.390
n4257.out[0] (.names)                                            0.261    31.651
n4295.in[1] (.names)                                             1.014    32.665
n4295.out[0] (.names)                                            0.261    32.926
n4297.in[1] (.names)                                             1.014    33.940
n4297.out[0] (.names)                                            0.261    34.201
n4289.in[1] (.names)                                             1.014    35.215
n4289.out[0] (.names)                                            0.261    35.476
n4283.in[0] (.names)                                             1.014    36.490
n4283.out[0] (.names)                                            0.261    36.751
n4285.in[0] (.names)                                             1.014    37.765
n4285.out[0] (.names)                                            0.261    38.026
n4220.in[0] (.names)                                             1.014    39.039
n4220.out[0] (.names)                                            0.261    39.300
n4309.in[1] (.names)                                             1.014    40.314
n4309.out[0] (.names)                                            0.261    40.575
n4272.in[0] (.names)                                             1.014    41.589
n4272.out[0] (.names)                                            0.261    41.850
n4305.in[0] (.names)                                             1.014    42.864
n4305.out[0] (.names)                                            0.261    43.125
n4301.in[3] (.names)                                             1.014    44.139
n4301.out[0] (.names)                                            0.261    44.400
n4306.in[1] (.names)                                             1.014    45.413
n4306.out[0] (.names)                                            0.261    45.674
n4307.in[0] (.names)                                             1.014    46.688
n4307.out[0] (.names)                                            0.261    46.949
n4300.in[1] (.names)                                             1.014    47.963
n4300.out[0] (.names)                                            0.261    48.224
n3991.in[0] (.names)                                             1.014    49.238
n3991.out[0] (.names)                                            0.261    49.499
n3426.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3426.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 44
Startpoint: n3986.Q[0] (.latch clocked by pclk)
Endpoint  : n3998.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3986.clk[0] (.latch)                                            1.014     1.014
n3986.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4038.in[0] (.names)                                             1.014     2.070
n4038.out[0] (.names)                                            0.261     2.331
n4039.in[2] (.names)                                             1.014     3.344
n4039.out[0] (.names)                                            0.261     3.605
n4040.in[0] (.names)                                             1.014     4.619
n4040.out[0] (.names)                                            0.261     4.880
n4041.in[0] (.names)                                             1.014     5.894
n4041.out[0] (.names)                                            0.261     6.155
n4106.in[2] (.names)                                             1.014     7.169
n4106.out[0] (.names)                                            0.261     7.430
n4109.in[1] (.names)                                             1.014     8.444
n4109.out[0] (.names)                                            0.261     8.705
n4107.in[1] (.names)                                             1.014     9.719
n4107.out[0] (.names)                                            0.261     9.980
n4111.in[1] (.names)                                             1.014    10.993
n4111.out[0] (.names)                                            0.261    11.254
n4112.in[0] (.names)                                             1.014    12.268
n4112.out[0] (.names)                                            0.261    12.529
n4113.in[0] (.names)                                             1.014    13.543
n4113.out[0] (.names)                                            0.261    13.804
n4114.in[2] (.names)                                             1.014    14.818
n4114.out[0] (.names)                                            0.261    15.079
n4115.in[0] (.names)                                             1.014    16.093
n4115.out[0] (.names)                                            0.261    16.354
n4116.in[0] (.names)                                             1.014    17.367
n4116.out[0] (.names)                                            0.261    17.628
n4117.in[0] (.names)                                             1.014    18.642
n4117.out[0] (.names)                                            0.261    18.903
n4118.in[0] (.names)                                             1.014    19.917
n4118.out[0] (.names)                                            0.261    20.178
n4119.in[0] (.names)                                             1.014    21.192
n4119.out[0] (.names)                                            0.261    21.453
n4122.in[2] (.names)                                             1.014    22.467
n4122.out[0] (.names)                                            0.261    22.728
n4146.in[1] (.names)                                             1.014    23.742
n4146.out[0] (.names)                                            0.261    24.003
n4147.in[2] (.names)                                             1.014    25.016
n4147.out[0] (.names)                                            0.261    25.277
n4150.in[2] (.names)                                             1.014    26.291
n4150.out[0] (.names)                                            0.261    26.552
n4130.in[1] (.names)                                             1.014    27.566
n4130.out[0] (.names)                                            0.261    27.827
n4131.in[2] (.names)                                             1.014    28.841
n4131.out[0] (.names)                                            0.261    29.102
n4132.in[1] (.names)                                             1.014    30.116
n4132.out[0] (.names)                                            0.261    30.377
n4133.in[1] (.names)                                             1.014    31.390
n4133.out[0] (.names)                                            0.261    31.651
n4134.in[0] (.names)                                             1.014    32.665
n4134.out[0] (.names)                                            0.261    32.926
n4124.in[0] (.names)                                             1.014    33.940
n4124.out[0] (.names)                                            0.261    34.201
n4123.in[0] (.names)                                             1.014    35.215
n4123.out[0] (.names)                                            0.261    35.476
n4126.in[0] (.names)                                             1.014    36.490
n4126.out[0] (.names)                                            0.261    36.751
n4128.in[1] (.names)                                             1.014    37.765
n4128.out[0] (.names)                                            0.261    38.026
n4182.in[1] (.names)                                             1.014    39.039
n4182.out[0] (.names)                                            0.261    39.300
n4181.in[1] (.names)                                             1.014    40.314
n4181.out[0] (.names)                                            0.261    40.575
n4185.in[1] (.names)                                             1.014    41.589
n4185.out[0] (.names)                                            0.261    41.850
n4186.in[0] (.names)                                             1.014    42.864
n4186.out[0] (.names)                                            0.261    43.125
n4187.in[0] (.names)                                             1.014    44.139
n4187.out[0] (.names)                                            0.261    44.400
n4189.in[0] (.names)                                             1.014    45.413
n4189.out[0] (.names)                                            0.261    45.674
n4188.in[1] (.names)                                             1.014    46.688
n4188.out[0] (.names)                                            0.261    46.949
n3996.in[0] (.names)                                             1.014    47.963
n3996.out[0] (.names)                                            0.261    48.224
n3997.in[1] (.names)                                             1.014    49.238
n3997.out[0] (.names)                                            0.261    49.499
n3998.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3998.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 45
Startpoint: n3627.Q[0] (.latch clocked by pclk)
Endpoint  : n3860.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3627.clk[0] (.latch)                                            1.014     1.014
n3627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3612.in[0] (.names)                                             1.014     2.070
n3612.out[0] (.names)                                            0.261     2.331
n3618.in[0] (.names)                                             1.014     3.344
n3618.out[0] (.names)                                            0.261     3.605
n3580.in[0] (.names)                                             1.014     4.619
n3580.out[0] (.names)                                            0.261     4.880
n3581.in[0] (.names)                                             1.014     5.894
n3581.out[0] (.names)                                            0.261     6.155
n3582.in[1] (.names)                                             1.014     7.169
n3582.out[0] (.names)                                            0.261     7.430
n3583.in[2] (.names)                                             1.014     8.444
n3583.out[0] (.names)                                            0.261     8.705
n3584.in[0] (.names)                                             1.014     9.719
n3584.out[0] (.names)                                            0.261     9.980
n3585.in[1] (.names)                                             1.014    10.993
n3585.out[0] (.names)                                            0.261    11.254
n3594.in[0] (.names)                                             1.014    12.268
n3594.out[0] (.names)                                            0.261    12.529
n3595.in[0] (.names)                                             1.014    13.543
n3595.out[0] (.names)                                            0.261    13.804
n3597.in[0] (.names)                                             1.014    14.818
n3597.out[0] (.names)                                            0.261    15.079
n3587.in[0] (.names)                                             1.014    16.093
n3587.out[0] (.names)                                            0.261    16.354
n3586.in[0] (.names)                                             1.014    17.367
n3586.out[0] (.names)                                            0.261    17.628
n3588.in[0] (.names)                                             1.014    18.642
n3588.out[0] (.names)                                            0.261    18.903
n3609.in[0] (.names)                                             1.014    19.917
n3609.out[0] (.names)                                            0.261    20.178
n3610.in[0] (.names)                                             1.014    21.192
n3610.out[0] (.names)                                            0.261    21.453
n3611.in[0] (.names)                                             1.014    22.467
n3611.out[0] (.names)                                            0.261    22.728
n3616.in[1] (.names)                                             1.014    23.742
n3616.out[0] (.names)                                            0.261    24.003
n3617.in[2] (.names)                                             1.014    25.016
n3617.out[0] (.names)                                            0.261    25.277
n3383.in[0] (.names)                                             1.014    26.291
n3383.out[0] (.names)                                            0.261    26.552
n3605.in[0] (.names)                                             1.014    27.566
n3605.out[0] (.names)                                            0.261    27.827
n3607.in[0] (.names)                                             1.014    28.841
n3607.out[0] (.names)                                            0.261    29.102
n3599.in[0] (.names)                                             1.014    30.116
n3599.out[0] (.names)                                            0.261    30.377
n3608.in[0] (.names)                                             1.014    31.390
n3608.out[0] (.names)                                            0.261    31.651
n3844.in[2] (.names)                                             1.014    32.665
n3844.out[0] (.names)                                            0.261    32.926
n3845.in[0] (.names)                                             1.014    33.940
n3845.out[0] (.names)                                            0.261    34.201
n3846.in[0] (.names)                                             1.014    35.215
n3846.out[0] (.names)                                            0.261    35.476
n3847.in[1] (.names)                                             1.014    36.490
n3847.out[0] (.names)                                            0.261    36.751
n3849.in[0] (.names)                                             1.014    37.765
n3849.out[0] (.names)                                            0.261    38.026
n3850.in[2] (.names)                                             1.014    39.039
n3850.out[0] (.names)                                            0.261    39.300
n3851.in[1] (.names)                                             1.014    40.314
n3851.out[0] (.names)                                            0.261    40.575
n3853.in[1] (.names)                                             1.014    41.589
n3853.out[0] (.names)                                            0.261    41.850
n2723.in[0] (.names)                                             1.014    42.864
n2723.out[0] (.names)                                            0.261    43.125
n3855.in[1] (.names)                                             1.014    44.139
n3855.out[0] (.names)                                            0.261    44.400
n3857.in[1] (.names)                                             1.014    45.413
n3857.out[0] (.names)                                            0.261    45.674
n3858.in[1] (.names)                                             1.014    46.688
n3858.out[0] (.names)                                            0.261    46.949
n3859.in[0] (.names)                                             1.014    47.963
n3859.out[0] (.names)                                            0.261    48.224
n3399.in[0] (.names)                                             1.014    49.238
n3399.out[0] (.names)                                            0.261    49.499
n3860.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3860.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 46
Startpoint: n3627.Q[0] (.latch clocked by pclk)
Endpoint  : n3236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3627.clk[0] (.latch)                                            1.014     1.014
n3627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3612.in[0] (.names)                                             1.014     2.070
n3612.out[0] (.names)                                            0.261     2.331
n3618.in[0] (.names)                                             1.014     3.344
n3618.out[0] (.names)                                            0.261     3.605
n3580.in[0] (.names)                                             1.014     4.619
n3580.out[0] (.names)                                            0.261     4.880
n3581.in[0] (.names)                                             1.014     5.894
n3581.out[0] (.names)                                            0.261     6.155
n3582.in[1] (.names)                                             1.014     7.169
n3582.out[0] (.names)                                            0.261     7.430
n3583.in[2] (.names)                                             1.014     8.444
n3583.out[0] (.names)                                            0.261     8.705
n3584.in[0] (.names)                                             1.014     9.719
n3584.out[0] (.names)                                            0.261     9.980
n3585.in[1] (.names)                                             1.014    10.993
n3585.out[0] (.names)                                            0.261    11.254
n3594.in[0] (.names)                                             1.014    12.268
n3594.out[0] (.names)                                            0.261    12.529
n3595.in[0] (.names)                                             1.014    13.543
n3595.out[0] (.names)                                            0.261    13.804
n3597.in[0] (.names)                                             1.014    14.818
n3597.out[0] (.names)                                            0.261    15.079
n3587.in[0] (.names)                                             1.014    16.093
n3587.out[0] (.names)                                            0.261    16.354
n3586.in[0] (.names)                                             1.014    17.367
n3586.out[0] (.names)                                            0.261    17.628
n3588.in[0] (.names)                                             1.014    18.642
n3588.out[0] (.names)                                            0.261    18.903
n3609.in[0] (.names)                                             1.014    19.917
n3609.out[0] (.names)                                            0.261    20.178
n3610.in[0] (.names)                                             1.014    21.192
n3610.out[0] (.names)                                            0.261    21.453
n3611.in[0] (.names)                                             1.014    22.467
n3611.out[0] (.names)                                            0.261    22.728
n3616.in[1] (.names)                                             1.014    23.742
n3616.out[0] (.names)                                            0.261    24.003
n3617.in[2] (.names)                                             1.014    25.016
n3617.out[0] (.names)                                            0.261    25.277
n3383.in[0] (.names)                                             1.014    26.291
n3383.out[0] (.names)                                            0.261    26.552
n3605.in[0] (.names)                                             1.014    27.566
n3605.out[0] (.names)                                            0.261    27.827
n3607.in[0] (.names)                                             1.014    28.841
n3607.out[0] (.names)                                            0.261    29.102
n3599.in[0] (.names)                                             1.014    30.116
n3599.out[0] (.names)                                            0.261    30.377
n3608.in[0] (.names)                                             1.014    31.390
n3608.out[0] (.names)                                            0.261    31.651
n3844.in[2] (.names)                                             1.014    32.665
n3844.out[0] (.names)                                            0.261    32.926
n3845.in[0] (.names)                                             1.014    33.940
n3845.out[0] (.names)                                            0.261    34.201
n3846.in[0] (.names)                                             1.014    35.215
n3846.out[0] (.names)                                            0.261    35.476
n3847.in[1] (.names)                                             1.014    36.490
n3847.out[0] (.names)                                            0.261    36.751
n3849.in[0] (.names)                                             1.014    37.765
n3849.out[0] (.names)                                            0.261    38.026
n3850.in[2] (.names)                                             1.014    39.039
n3850.out[0] (.names)                                            0.261    39.300
n3851.in[1] (.names)                                             1.014    40.314
n3851.out[0] (.names)                                            0.261    40.575
n3853.in[1] (.names)                                             1.014    41.589
n3853.out[0] (.names)                                            0.261    41.850
n2723.in[0] (.names)                                             1.014    42.864
n2723.out[0] (.names)                                            0.261    43.125
n3855.in[1] (.names)                                             1.014    44.139
n3855.out[0] (.names)                                            0.261    44.400
n3857.in[1] (.names)                                             1.014    45.413
n3857.out[0] (.names)                                            0.261    45.674
n3858.in[1] (.names)                                             1.014    46.688
n3858.out[0] (.names)                                            0.261    46.949
n3859.in[0] (.names)                                             1.014    47.963
n3859.out[0] (.names)                                            0.261    48.224
n3399.in[0] (.names)                                             1.014    49.238
n3399.out[0] (.names)                                            0.261    49.499
n3236.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3236.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 47
Startpoint: n1410.Q[0] (.latch clocked by pclk)
Endpoint  : n2713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1410.clk[0] (.latch)                                            1.014     1.014
n1410.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3052.in[0] (.names)                                             1.014     2.070
n3052.out[0] (.names)                                            0.261     2.331
n3054.in[1] (.names)                                             1.014     3.344
n3054.out[0] (.names)                                            0.261     3.605
n3055.in[0] (.names)                                             1.014     4.619
n3055.out[0] (.names)                                            0.261     4.880
n3056.in[0] (.names)                                             1.014     5.894
n3056.out[0] (.names)                                            0.261     6.155
n3057.in[2] (.names)                                             1.014     7.169
n3057.out[0] (.names)                                            0.261     7.430
n3058.in[1] (.names)                                             1.014     8.444
n3058.out[0] (.names)                                            0.261     8.705
n3049.in[0] (.names)                                             1.014     9.719
n3049.out[0] (.names)                                            0.261     9.980
n3050.in[1] (.names)                                             1.014    10.993
n3050.out[0] (.names)                                            0.261    11.254
n2826.in[1] (.names)                                             1.014    12.268
n2826.out[0] (.names)                                            0.261    12.529
n3086.in[1] (.names)                                             1.014    13.543
n3086.out[0] (.names)                                            0.261    13.804
n3065.in[0] (.names)                                             1.014    14.818
n3065.out[0] (.names)                                            0.261    15.079
n2993.in[0] (.names)                                             1.014    16.093
n2993.out[0] (.names)                                            0.261    16.354
n2994.in[2] (.names)                                             1.014    17.367
n2994.out[0] (.names)                                            0.261    17.628
n3001.in[3] (.names)                                             1.014    18.642
n3001.out[0] (.names)                                            0.261    18.903
n2861.in[1] (.names)                                             1.014    19.917
n2861.out[0] (.names)                                            0.261    20.178
n3015.in[2] (.names)                                             1.014    21.192
n3015.out[0] (.names)                                            0.261    21.453
n3018.in[1] (.names)                                             1.014    22.467
n3018.out[0] (.names)                                            0.261    22.728
n2885.in[0] (.names)                                             1.014    23.742
n2885.out[0] (.names)                                            0.261    24.003
n2886.in[2] (.names)                                             1.014    25.016
n2886.out[0] (.names)                                            0.261    25.277
n2891.in[1] (.names)                                             1.014    26.291
n2891.out[0] (.names)                                            0.261    26.552
n2893.in[3] (.names)                                             1.014    27.566
n2893.out[0] (.names)                                            0.261    27.827
n2895.in[0] (.names)                                             1.014    28.841
n2895.out[0] (.names)                                            0.261    29.102
n2896.in[0] (.names)                                             1.014    30.116
n2896.out[0] (.names)                                            0.261    30.377
n2898.in[0] (.names)                                             1.014    31.390
n2898.out[0] (.names)                                            0.261    31.651
n2899.in[0] (.names)                                             1.014    32.665
n2899.out[0] (.names)                                            0.261    32.926
n2900.in[0] (.names)                                             1.014    33.940
n2900.out[0] (.names)                                            0.261    34.201
n2901.in[0] (.names)                                             1.014    35.215
n2901.out[0] (.names)                                            0.261    35.476
n2902.in[2] (.names)                                             1.014    36.490
n2902.out[0] (.names)                                            0.261    36.751
n2904.in[1] (.names)                                             1.014    37.765
n2904.out[0] (.names)                                            0.261    38.026
n2905.in[1] (.names)                                             1.014    39.039
n2905.out[0] (.names)                                            0.261    39.300
n2906.in[0] (.names)                                             1.014    40.314
n2906.out[0] (.names)                                            0.261    40.575
n2907.in[0] (.names)                                             1.014    41.589
n2907.out[0] (.names)                                            0.261    41.850
n2909.in[0] (.names)                                             1.014    42.864
n2909.out[0] (.names)                                            0.261    43.125
n2910.in[0] (.names)                                             1.014    44.139
n2910.out[0] (.names)                                            0.261    44.400
n2914.in[0] (.names)                                             1.014    45.413
n2914.out[0] (.names)                                            0.261    45.674
n2915.in[0] (.names)                                             1.014    46.688
n2915.out[0] (.names)                                            0.261    46.949
n2728.in[0] (.names)                                             1.014    47.963
n2728.out[0] (.names)                                            0.261    48.224
n2712.in[0] (.names)                                             1.014    49.238
n2712.out[0] (.names)                                            0.261    49.499
n2713.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2713.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n2705.Q[0] (.latch clocked by pclk)
Endpoint  : n2753.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2705.clk[0] (.latch)                                            1.014     1.014
n2705.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3362.in[1] (.names)                                             1.014     2.070
n3362.out[0] (.names)                                            0.261     2.331
n3363.in[1] (.names)                                             1.014     3.344
n3363.out[0] (.names)                                            0.261     3.605
n3344.in[0] (.names)                                             1.014     4.619
n3344.out[0] (.names)                                            0.261     4.880
n3247.in[0] (.names)                                             1.014     5.894
n3247.out[0] (.names)                                            0.261     6.155
n3345.in[2] (.names)                                             1.014     7.169
n3345.out[0] (.names)                                            0.261     7.430
n3347.in[2] (.names)                                             1.014     8.444
n3347.out[0] (.names)                                            0.261     8.705
n3356.in[1] (.names)                                             1.014     9.719
n3356.out[0] (.names)                                            0.261     9.980
n3357.in[0] (.names)                                             1.014    10.993
n3357.out[0] (.names)                                            0.261    11.254
n3358.in[0] (.names)                                             1.014    12.268
n3358.out[0] (.names)                                            0.261    12.529
n3359.in[0] (.names)                                             1.014    13.543
n3359.out[0] (.names)                                            0.261    13.804
n3360.in[0] (.names)                                             1.014    14.818
n3360.out[0] (.names)                                            0.261    15.079
n3318.in[0] (.names)                                             1.014    16.093
n3318.out[0] (.names)                                            0.261    16.354
n3361.in[1] (.names)                                             1.014    17.367
n3361.out[0] (.names)                                            0.261    17.628
n3315.in[1] (.names)                                             1.014    18.642
n3315.out[0] (.names)                                            0.261    18.903
n3316.in[1] (.names)                                             1.014    19.917
n3316.out[0] (.names)                                            0.261    20.178
n3317.in[2] (.names)                                             1.014    21.192
n3317.out[0] (.names)                                            0.261    21.453
n3319.in[0] (.names)                                             1.014    22.467
n3319.out[0] (.names)                                            0.261    22.728
n3320.in[3] (.names)                                             1.014    23.742
n3320.out[0] (.names)                                            0.261    24.003
n3321.in[1] (.names)                                             1.014    25.016
n3321.out[0] (.names)                                            0.261    25.277
n3322.in[0] (.names)                                             1.014    26.291
n3322.out[0] (.names)                                            0.261    26.552
n3323.in[0] (.names)                                             1.014    27.566
n3323.out[0] (.names)                                            0.261    27.827
n3324.in[0] (.names)                                             1.014    28.841
n3324.out[0] (.names)                                            0.261    29.102
n3325.in[3] (.names)                                             1.014    30.116
n3325.out[0] (.names)                                            0.261    30.377
n3306.in[2] (.names)                                             1.014    31.390
n3306.out[0] (.names)                                            0.261    31.651
n3327.in[0] (.names)                                             1.014    32.665
n3327.out[0] (.names)                                            0.261    32.926
n3328.in[1] (.names)                                             1.014    33.940
n3328.out[0] (.names)                                            0.261    34.201
n3329.in[0] (.names)                                             1.014    35.215
n3329.out[0] (.names)                                            0.261    35.476
n3330.in[0] (.names)                                             1.014    36.490
n3330.out[0] (.names)                                            0.261    36.751
n3333.in[1] (.names)                                             1.014    37.765
n3333.out[0] (.names)                                            0.261    38.026
n3334.in[0] (.names)                                             1.014    39.039
n3334.out[0] (.names)                                            0.261    39.300
n3335.in[1] (.names)                                             1.014    40.314
n3335.out[0] (.names)                                            0.261    40.575
n3331.in[0] (.names)                                             1.014    41.589
n3331.out[0] (.names)                                            0.261    41.850
n3336.in[1] (.names)                                             1.014    42.864
n3336.out[0] (.names)                                            0.261    43.125
n3337.in[0] (.names)                                             1.014    44.139
n3337.out[0] (.names)                                            0.261    44.400
n2736.in[1] (.names)                                             1.014    45.413
n2736.out[0] (.names)                                            0.261    45.674
n3338.in[0] (.names)                                             1.014    46.688
n3338.out[0] (.names)                                            0.261    46.949
n2710.in[0] (.names)                                             1.014    47.963
n2710.out[0] (.names)                                            0.261    48.224
n2752.in[0] (.names)                                             1.014    49.238
n2752.out[0] (.names)                                            0.261    49.499
n2753.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2753.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n238.Q[0] (.latch clocked by pclk)
Endpoint  : n1033.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n238.clk[0] (.latch)                                             1.014     1.014
n238.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n999.in[0] (.names)                                              1.014     2.070
n999.out[0] (.names)                                             0.261     2.331
n1000.in[0] (.names)                                             1.014     3.344
n1000.out[0] (.names)                                            0.261     3.605
n1003.in[1] (.names)                                             1.014     4.619
n1003.out[0] (.names)                                            0.261     4.880
n1004.in[1] (.names)                                             1.014     5.894
n1004.out[0] (.names)                                            0.261     6.155
n983.in[0] (.names)                                              1.014     7.169
n983.out[0] (.names)                                             0.261     7.430
n982.in[0] (.names)                                              1.014     8.444
n982.out[0] (.names)                                             0.261     8.705
n900.in[0] (.names)                                              1.014     9.719
n900.out[0] (.names)                                             0.261     9.980
n901.in[2] (.names)                                              1.014    10.993
n901.out[0] (.names)                                             0.261    11.254
n904.in[1] (.names)                                              1.014    12.268
n904.out[0] (.names)                                             0.261    12.529
n906.in[1] (.names)                                              1.014    13.543
n906.out[0] (.names)                                             0.261    13.804
n907.in[0] (.names)                                              1.014    14.818
n907.out[0] (.names)                                             0.261    15.079
n908.in[0] (.names)                                              1.014    16.093
n908.out[0] (.names)                                             0.261    16.354
n822.in[3] (.names)                                              1.014    17.367
n822.out[0] (.names)                                             0.261    17.628
n951.in[1] (.names)                                              1.014    18.642
n951.out[0] (.names)                                             0.261    18.903
n962.in[0] (.names)                                              1.014    19.917
n962.out[0] (.names)                                             0.261    20.178
n960.in[0] (.names)                                              1.014    21.192
n960.out[0] (.names)                                             0.261    21.453
n959.in[0] (.names)                                              1.014    22.467
n959.out[0] (.names)                                             0.261    22.728
n947.in[0] (.names)                                              1.014    23.742
n947.out[0] (.names)                                             0.261    24.003
n1013.in[1] (.names)                                             1.014    25.016
n1013.out[0] (.names)                                            0.261    25.277
n1014.in[1] (.names)                                             1.014    26.291
n1014.out[0] (.names)                                            0.261    26.552
n1023.in[3] (.names)                                             1.014    27.566
n1023.out[0] (.names)                                            0.261    27.827
n1024.in[3] (.names)                                             1.014    28.841
n1024.out[0] (.names)                                            0.261    29.102
n1025.in[0] (.names)                                             1.014    30.116
n1025.out[0] (.names)                                            0.261    30.377
n1026.in[0] (.names)                                             1.014    31.390
n1026.out[0] (.names)                                            0.261    31.651
n1027.in[0] (.names)                                             1.014    32.665
n1027.out[0] (.names)                                            0.261    32.926
n1028.in[0] (.names)                                             1.014    33.940
n1028.out[0] (.names)                                            0.261    34.201
n1029.in[1] (.names)                                             1.014    35.215
n1029.out[0] (.names)                                            0.261    35.476
n1030.in[0] (.names)                                             1.014    36.490
n1030.out[0] (.names)                                            0.261    36.751
n155.in[0] (.names)                                              1.014    37.765
n155.out[0] (.names)                                             0.261    38.026
n1031.in[1] (.names)                                             1.014    39.039
n1031.out[0] (.names)                                            0.261    39.300
n1032.in[0] (.names)                                             1.014    40.314
n1032.out[0] (.names)                                            0.261    40.575
n1039.in[0] (.names)                                             1.014    41.589
n1039.out[0] (.names)                                            0.261    41.850
n1040.in[0] (.names)                                             1.014    42.864
n1040.out[0] (.names)                                            0.261    43.125
n1034.in[2] (.names)                                             1.014    44.139
n1034.out[0] (.names)                                            0.261    44.400
n1042.in[1] (.names)                                             1.014    45.413
n1042.out[0] (.names)                                            0.261    45.674
n1037.in[1] (.names)                                             1.014    46.688
n1037.out[0] (.names)                                            0.261    46.949
n1038.in[1] (.names)                                             1.014    47.963
n1038.out[0] (.names)                                            0.261    48.224
n1017.in[0] (.names)                                             1.014    49.238
n1017.out[0] (.names)                                            0.261    49.499
n1033.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1033.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n238.Q[0] (.latch clocked by pclk)
Endpoint  : n1016.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n238.clk[0] (.latch)                                             1.014     1.014
n238.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n999.in[0] (.names)                                              1.014     2.070
n999.out[0] (.names)                                             0.261     2.331
n1000.in[0] (.names)                                             1.014     3.344
n1000.out[0] (.names)                                            0.261     3.605
n1003.in[1] (.names)                                             1.014     4.619
n1003.out[0] (.names)                                            0.261     4.880
n1004.in[1] (.names)                                             1.014     5.894
n1004.out[0] (.names)                                            0.261     6.155
n983.in[0] (.names)                                              1.014     7.169
n983.out[0] (.names)                                             0.261     7.430
n982.in[0] (.names)                                              1.014     8.444
n982.out[0] (.names)                                             0.261     8.705
n900.in[0] (.names)                                              1.014     9.719
n900.out[0] (.names)                                             0.261     9.980
n901.in[2] (.names)                                              1.014    10.993
n901.out[0] (.names)                                             0.261    11.254
n904.in[1] (.names)                                              1.014    12.268
n904.out[0] (.names)                                             0.261    12.529
n906.in[1] (.names)                                              1.014    13.543
n906.out[0] (.names)                                             0.261    13.804
n907.in[0] (.names)                                              1.014    14.818
n907.out[0] (.names)                                             0.261    15.079
n908.in[0] (.names)                                              1.014    16.093
n908.out[0] (.names)                                             0.261    16.354
n822.in[3] (.names)                                              1.014    17.367
n822.out[0] (.names)                                             0.261    17.628
n951.in[1] (.names)                                              1.014    18.642
n951.out[0] (.names)                                             0.261    18.903
n962.in[0] (.names)                                              1.014    19.917
n962.out[0] (.names)                                             0.261    20.178
n960.in[0] (.names)                                              1.014    21.192
n960.out[0] (.names)                                             0.261    21.453
n959.in[0] (.names)                                              1.014    22.467
n959.out[0] (.names)                                             0.261    22.728
n947.in[0] (.names)                                              1.014    23.742
n947.out[0] (.names)                                             0.261    24.003
n1013.in[1] (.names)                                             1.014    25.016
n1013.out[0] (.names)                                            0.261    25.277
n1014.in[1] (.names)                                             1.014    26.291
n1014.out[0] (.names)                                            0.261    26.552
n1023.in[3] (.names)                                             1.014    27.566
n1023.out[0] (.names)                                            0.261    27.827
n1024.in[3] (.names)                                             1.014    28.841
n1024.out[0] (.names)                                            0.261    29.102
n1025.in[0] (.names)                                             1.014    30.116
n1025.out[0] (.names)                                            0.261    30.377
n1026.in[0] (.names)                                             1.014    31.390
n1026.out[0] (.names)                                            0.261    31.651
n1027.in[0] (.names)                                             1.014    32.665
n1027.out[0] (.names)                                            0.261    32.926
n1028.in[0] (.names)                                             1.014    33.940
n1028.out[0] (.names)                                            0.261    34.201
n1029.in[1] (.names)                                             1.014    35.215
n1029.out[0] (.names)                                            0.261    35.476
n1030.in[0] (.names)                                             1.014    36.490
n1030.out[0] (.names)                                            0.261    36.751
n155.in[0] (.names)                                              1.014    37.765
n155.out[0] (.names)                                             0.261    38.026
n1031.in[1] (.names)                                             1.014    39.039
n1031.out[0] (.names)                                            0.261    39.300
n1032.in[0] (.names)                                             1.014    40.314
n1032.out[0] (.names)                                            0.261    40.575
n1039.in[0] (.names)                                             1.014    41.589
n1039.out[0] (.names)                                            0.261    41.850
n1040.in[0] (.names)                                             1.014    42.864
n1040.out[0] (.names)                                            0.261    43.125
n1034.in[2] (.names)                                             1.014    44.139
n1034.out[0] (.names)                                            0.261    44.400
n1042.in[1] (.names)                                             1.014    45.413
n1042.out[0] (.names)                                            0.261    45.674
n1037.in[1] (.names)                                             1.014    46.688
n1037.out[0] (.names)                                            0.261    46.949
n1038.in[1] (.names)                                             1.014    47.963
n1038.out[0] (.names)                                            0.261    48.224
n1017.in[0] (.names)                                             1.014    49.238
n1017.out[0] (.names)                                            0.261    49.499
n1016.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1016.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n2209.Q[0] (.latch clocked by pclk)
Endpoint  : n635.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2209.clk[0] (.latch)                                            1.014     1.014
n2209.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2210.in[0] (.names)                                             1.014     2.070
n2210.out[0] (.names)                                            0.261     2.331
n2205.in[0] (.names)                                             1.014     3.344
n2205.out[0] (.names)                                            0.261     3.605
n2212.in[0] (.names)                                             1.014     4.619
n2212.out[0] (.names)                                            0.261     4.880
n2213.in[2] (.names)                                             1.014     5.894
n2213.out[0] (.names)                                            0.261     6.155
n2214.in[2] (.names)                                             1.014     7.169
n2214.out[0] (.names)                                            0.261     7.430
n2221.in[0] (.names)                                             1.014     8.444
n2221.out[0] (.names)                                            0.261     8.705
n2215.in[1] (.names)                                             1.014     9.719
n2215.out[0] (.names)                                            0.261     9.980
n2222.in[0] (.names)                                             1.014    10.993
n2222.out[0] (.names)                                            0.261    11.254
n2217.in[0] (.names)                                             1.014    12.268
n2217.out[0] (.names)                                            0.261    12.529
n2218.in[2] (.names)                                             1.014    13.543
n2218.out[0] (.names)                                            0.261    13.804
n2203.in[1] (.names)                                             1.014    14.818
n2203.out[0] (.names)                                            0.261    15.079
n2223.in[1] (.names)                                             1.014    16.093
n2223.out[0] (.names)                                            0.261    16.354
n2224.in[0] (.names)                                             1.014    17.367
n2224.out[0] (.names)                                            0.261    17.628
n2202.in[1] (.names)                                             1.014    18.642
n2202.out[0] (.names)                                            0.261    18.903
n2409.in[1] (.names)                                             1.014    19.917
n2409.out[0] (.names)                                            0.261    20.178
n2416.in[0] (.names)                                             1.014    21.192
n2416.out[0] (.names)                                            0.261    21.453
n2417.in[0] (.names)                                             1.014    22.467
n2417.out[0] (.names)                                            0.261    22.728
n2427.in[1] (.names)                                             1.014    23.742
n2427.out[0] (.names)                                            0.261    24.003
n2428.in[0] (.names)                                             1.014    25.016
n2428.out[0] (.names)                                            0.261    25.277
n2429.in[0] (.names)                                             1.014    26.291
n2429.out[0] (.names)                                            0.261    26.552
n2418.in[1] (.names)                                             1.014    27.566
n2418.out[0] (.names)                                            0.261    27.827
n2419.in[0] (.names)                                             1.014    28.841
n2419.out[0] (.names)                                            0.261    29.102
n2421.in[1] (.names)                                             1.014    30.116
n2421.out[0] (.names)                                            0.261    30.377
n2422.in[1] (.names)                                             1.014    31.390
n2422.out[0] (.names)                                            0.261    31.651
n2423.in[2] (.names)                                             1.014    32.665
n2423.out[0] (.names)                                            0.261    32.926
n2424.in[0] (.names)                                             1.014    33.940
n2424.out[0] (.names)                                            0.261    34.201
n618.in[0] (.names)                                              1.014    35.215
n618.out[0] (.names)                                             0.261    35.476
n2425.in[1] (.names)                                             1.014    36.490
n2425.out[0] (.names)                                            0.261    36.751
n2432.in[0] (.names)                                             1.014    37.765
n2432.out[0] (.names)                                            0.261    38.026
n2433.in[0] (.names)                                             1.014    39.039
n2433.out[0] (.names)                                            0.261    39.300
n2434.in[0] (.names)                                             1.014    40.314
n2434.out[0] (.names)                                            0.261    40.575
n2435.in[2] (.names)                                             1.014    41.589
n2435.out[0] (.names)                                            0.261    41.850
n630.in[0] (.names)                                              1.014    42.864
n630.out[0] (.names)                                             0.261    43.125
n2517.in[3] (.names)                                             1.014    44.139
n2517.out[0] (.names)                                            0.261    44.400
n2518.in[0] (.names)                                             1.014    45.413
n2518.out[0] (.names)                                            0.261    45.674
n2519.in[1] (.names)                                             1.014    46.688
n2519.out[0] (.names)                                            0.261    46.949
n638.in[0] (.names)                                              1.014    47.963
n638.out[0] (.names)                                             0.261    48.224
n634.in[0] (.names)                                              1.014    49.238
n634.out[0] (.names)                                             0.261    49.499
n635.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n635.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n209.Q[0] (.latch clocked by pclk)
Endpoint  : n1102.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n209.clk[0] (.latch)                                             1.014     1.014
n209.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1606.in[0] (.names)                                             1.014     2.070
n1606.out[0] (.names)                                            0.261     2.331
n1611.in[0] (.names)                                             1.014     3.344
n1611.out[0] (.names)                                            0.261     3.605
n1569.in[0] (.names)                                             1.014     4.619
n1569.out[0] (.names)                                            0.261     4.880
n1352.in[0] (.names)                                             1.014     5.894
n1352.out[0] (.names)                                            0.261     6.155
n1353.in[0] (.names)                                             1.014     7.169
n1353.out[0] (.names)                                            0.261     7.430
n1354.in[1] (.names)                                             1.014     8.444
n1354.out[0] (.names)                                            0.261     8.705
n1359.in[0] (.names)                                             1.014     9.719
n1359.out[0] (.names)                                            0.261     9.980
n1360.in[0] (.names)                                             1.014    10.993
n1360.out[0] (.names)                                            0.261    11.254
n1361.in[0] (.names)                                             1.014    12.268
n1361.out[0] (.names)                                            0.261    12.529
n1363.in[1] (.names)                                             1.014    13.543
n1363.out[0] (.names)                                            0.261    13.804
n1393.in[2] (.names)                                             1.014    14.818
n1393.out[0] (.names)                                            0.261    15.079
n1400.in[1] (.names)                                             1.014    16.093
n1400.out[0] (.names)                                            0.261    16.354
n1364.in[0] (.names)                                             1.014    17.367
n1364.out[0] (.names)                                            0.261    17.628
n1365.in[1] (.names)                                             1.014    18.642
n1365.out[0] (.names)                                            0.261    18.903
n1368.in[1] (.names)                                             1.014    19.917
n1368.out[0] (.names)                                            0.261    20.178
n1369.in[0] (.names)                                             1.014    21.192
n1369.out[0] (.names)                                            0.261    21.453
n1370.in[2] (.names)                                             1.014    22.467
n1370.out[0] (.names)                                            0.261    22.728
n1372.in[0] (.names)                                             1.014    23.742
n1372.out[0] (.names)                                            0.261    24.003
n1373.in[2] (.names)                                             1.014    25.016
n1373.out[0] (.names)                                            0.261    25.277
n1375.in[1] (.names)                                             1.014    26.291
n1375.out[0] (.names)                                            0.261    26.552
n1376.in[0] (.names)                                             1.014    27.566
n1376.out[0] (.names)                                            0.261    27.827
n1377.in[0] (.names)                                             1.014    28.841
n1377.out[0] (.names)                                            0.261    29.102
n1378.in[0] (.names)                                             1.014    30.116
n1378.out[0] (.names)                                            0.261    30.377
n1310.in[0] (.names)                                             1.014    31.390
n1310.out[0] (.names)                                            0.261    31.651
n1379.in[2] (.names)                                             1.014    32.665
n1379.out[0] (.names)                                            0.261    32.926
n1380.in[2] (.names)                                             1.014    33.940
n1380.out[0] (.names)                                            0.261    34.201
n1381.in[0] (.names)                                             1.014    35.215
n1381.out[0] (.names)                                            0.261    35.476
n1312.in[0] (.names)                                             1.014    36.490
n1312.out[0] (.names)                                            0.261    36.751
n1383.in[0] (.names)                                             1.014    37.765
n1383.out[0] (.names)                                            0.261    38.026
n1384.in[1] (.names)                                             1.014    39.039
n1384.out[0] (.names)                                            0.261    39.300
n1385.in[0] (.names)                                             1.014    40.314
n1385.out[0] (.names)                                            0.261    40.575
n1386.in[0] (.names)                                             1.014    41.589
n1386.out[0] (.names)                                            0.261    41.850
n1387.in[0] (.names)                                             1.014    42.864
n1387.out[0] (.names)                                            0.261    43.125
n1072.in[0] (.names)                                             1.014    44.139
n1072.out[0] (.names)                                            0.261    44.400
n1390.in[1] (.names)                                             1.014    45.413
n1390.out[0] (.names)                                            0.261    45.674
n1103.in[0] (.names)                                             1.014    46.688
n1103.out[0] (.names)                                            0.261    46.949
n1391.in[0] (.names)                                             1.014    47.963
n1391.out[0] (.names)                                            0.261    48.224
n1101.in[1] (.names)                                             1.014    49.238
n1101.out[0] (.names)                                            0.261    49.499
n1102.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1102.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n139.Q[0] (.latch clocked by pclk)
Endpoint  : n176.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n139.clk[0] (.latch)                                             1.014     1.014
n139.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n595.in[0] (.names)                                              1.014     2.070
n595.out[0] (.names)                                             0.261     2.331
n596.in[0] (.names)                                              1.014     3.344
n596.out[0] (.names)                                             0.261     3.605
n597.in[0] (.names)                                              1.014     4.619
n597.out[0] (.names)                                             0.261     4.880
n449.in[0] (.names)                                              1.014     5.894
n449.out[0] (.names)                                             0.261     6.155
n539.in[0] (.names)                                              1.014     7.169
n539.out[0] (.names)                                             0.261     7.430
n540.in[0] (.names)                                              1.014     8.444
n540.out[0] (.names)                                             0.261     8.705
n541.in[0] (.names)                                              1.014     9.719
n541.out[0] (.names)                                             0.261     9.980
n544.in[0] (.names)                                              1.014    10.993
n544.out[0] (.names)                                             0.261    11.254
n545.in[0] (.names)                                              1.014    12.268
n545.out[0] (.names)                                             0.261    12.529
n521.in[0] (.names)                                              1.014    13.543
n521.out[0] (.names)                                             0.261    13.804
n546.in[0] (.names)                                              1.014    14.818
n546.out[0] (.names)                                             0.261    15.079
n514.in[0] (.names)                                              1.014    16.093
n514.out[0] (.names)                                             0.261    16.354
n508.in[0] (.names)                                              1.014    17.367
n508.out[0] (.names)                                             0.261    17.628
n509.in[0] (.names)                                              1.014    18.642
n509.out[0] (.names)                                             0.261    18.903
n511.in[1] (.names)                                              1.014    19.917
n511.out[0] (.names)                                             0.261    20.178
n512.in[1] (.names)                                              1.014    21.192
n512.out[0] (.names)                                             0.261    21.453
n513.in[0] (.names)                                              1.014    22.467
n513.out[0] (.names)                                             0.261    22.728
n498.in[2] (.names)                                              1.014    23.742
n498.out[0] (.names)                                             0.261    24.003
n517.in[2] (.names)                                              1.014    25.016
n517.out[0] (.names)                                             0.261    25.277
n518.in[0] (.names)                                              1.014    26.291
n518.out[0] (.names)                                             0.261    26.552
n520.in[1] (.names)                                              1.014    27.566
n520.out[0] (.names)                                             0.261    27.827
n462.in[0] (.names)                                              1.014    28.841
n462.out[0] (.names)                                             0.261    29.102
n569.in[0] (.names)                                              1.014    30.116
n569.out[0] (.names)                                             0.261    30.377
n571.in[0] (.names)                                              1.014    31.390
n571.out[0] (.names)                                             0.261    31.651
n563.in[0] (.names)                                              1.014    32.665
n563.out[0] (.names)                                             0.261    32.926
n211.in[0] (.names)                                              1.014    33.940
n211.out[0] (.names)                                             0.261    34.201
n566.in[2] (.names)                                              1.014    35.215
n566.out[0] (.names)                                             0.261    35.476
n568.in[0] (.names)                                              1.014    36.490
n568.out[0] (.names)                                             0.261    36.751
n570.in[1] (.names)                                              1.014    37.765
n570.out[0] (.names)                                             0.261    38.026
n573.in[0] (.names)                                              1.014    39.039
n573.out[0] (.names)                                             0.261    39.300
n574.in[1] (.names)                                              1.014    40.314
n574.out[0] (.names)                                             0.261    40.575
n183.in[3] (.names)                                              1.014    41.589
n183.out[0] (.names)                                             0.261    41.850
n579.in[0] (.names)                                              1.014    42.864
n579.out[0] (.names)                                             0.261    43.125
n580.in[0] (.names)                                              1.014    44.139
n580.out[0] (.names)                                             0.261    44.400
n577.in[0] (.names)                                              1.014    45.413
n577.out[0] (.names)                                             0.261    45.674
n558.in[0] (.names)                                              1.014    46.688
n558.out[0] (.names)                                             0.261    46.949
n576.in[1] (.names)                                              1.014    47.963
n576.out[0] (.names)                                             0.261    48.224
n175.in[2] (.names)                                              1.014    49.238
n175.out[0] (.names)                                             0.261    49.499
n176.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n176.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n7891.Q[0] (.latch clocked by pclk)
Endpoint  : n7886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7891.clk[0] (.latch)                                            1.014     1.014
n7891.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7934.in[0] (.names)                                             1.014     2.070
n7934.out[0] (.names)                                            0.261     2.331
n7935.in[0] (.names)                                             1.014     3.344
n7935.out[0] (.names)                                            0.261     3.605
n7936.in[0] (.names)                                             1.014     4.619
n7936.out[0] (.names)                                            0.261     4.880
n8013.in[1] (.names)                                             1.014     5.894
n8013.out[0] (.names)                                            0.261     6.155
n8014.in[0] (.names)                                             1.014     7.169
n8014.out[0] (.names)                                            0.261     7.430
n8015.in[0] (.names)                                             1.014     8.444
n8015.out[0] (.names)                                            0.261     8.705
n8016.in[0] (.names)                                             1.014     9.719
n8016.out[0] (.names)                                            0.261     9.980
n8018.in[1] (.names)                                             1.014    10.993
n8018.out[0] (.names)                                            0.261    11.254
n7958.in[0] (.names)                                             1.014    12.268
n7958.out[0] (.names)                                            0.261    12.529
n7959.in[3] (.names)                                             1.014    13.543
n7959.out[0] (.names)                                            0.261    13.804
n7961.in[1] (.names)                                             1.014    14.818
n7961.out[0] (.names)                                            0.261    15.079
n7965.in[1] (.names)                                             1.014    16.093
n7965.out[0] (.names)                                            0.261    16.354
n7962.in[0] (.names)                                             1.014    17.367
n7962.out[0] (.names)                                            0.261    17.628
n7963.in[1] (.names)                                             1.014    18.642
n7963.out[0] (.names)                                            0.261    18.903
n7970.in[0] (.names)                                             1.014    19.917
n7970.out[0] (.names)                                            0.261    20.178
n7971.in[0] (.names)                                             1.014    21.192
n7971.out[0] (.names)                                            0.261    21.453
n7983.in[2] (.names)                                             1.014    22.467
n7983.out[0] (.names)                                            0.261    22.728
n7984.in[1] (.names)                                             1.014    23.742
n7984.out[0] (.names)                                            0.261    24.003
n7946.in[0] (.names)                                             1.014    25.016
n7946.out[0] (.names)                                            0.261    25.277
n7948.in[1] (.names)                                             1.014    26.291
n7948.out[0] (.names)                                            0.261    26.552
n7972.in[0] (.names)                                             1.014    27.566
n7972.out[0] (.names)                                            0.261    27.827
n7973.in[0] (.names)                                             1.014    28.841
n7973.out[0] (.names)                                            0.261    29.102
n7974.in[0] (.names)                                             1.014    30.116
n7974.out[0] (.names)                                            0.261    30.377
n7993.in[2] (.names)                                             1.014    31.390
n7993.out[0] (.names)                                            0.261    31.651
n7996.in[0] (.names)                                             1.014    32.665
n7996.out[0] (.names)                                            0.261    32.926
n7997.in[1] (.names)                                             1.014    33.940
n7997.out[0] (.names)                                            0.261    34.201
n7998.in[1] (.names)                                             1.014    35.215
n7998.out[0] (.names)                                            0.261    35.476
n7877.in[2] (.names)                                             1.014    36.490
n7877.out[0] (.names)                                            0.261    36.751
n7890.in[0] (.names)                                             1.014    37.765
n7890.out[0] (.names)                                            0.261    38.026
n8000.in[0] (.names)                                             1.014    39.039
n8000.out[0] (.names)                                            0.261    39.300
n8002.in[3] (.names)                                             1.014    40.314
n8002.out[0] (.names)                                            0.261    40.575
n8003.in[2] (.names)                                             1.014    41.589
n8003.out[0] (.names)                                            0.261    41.850
n8005.in[0] (.names)                                             1.014    42.864
n8005.out[0] (.names)                                            0.261    43.125
n8006.in[1] (.names)                                             1.014    44.139
n8006.out[0] (.names)                                            0.261    44.400
n8007.in[0] (.names)                                             1.014    45.413
n8007.out[0] (.names)                                            0.261    45.674
n8008.in[0] (.names)                                             1.014    46.688
n8008.out[0] (.names)                                            0.261    46.949
n8009.in[1] (.names)                                             1.014    47.963
n8009.out[0] (.names)                                            0.261    48.224
n7885.in[0] (.names)                                             1.014    49.238
n7885.out[0] (.names)                                            0.261    49.499
n7886.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7886.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n139.Q[0] (.latch clocked by pclk)
Endpoint  : n578.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n139.clk[0] (.latch)                                             1.014     1.014
n139.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n595.in[0] (.names)                                              1.014     2.070
n595.out[0] (.names)                                             0.261     2.331
n596.in[0] (.names)                                              1.014     3.344
n596.out[0] (.names)                                             0.261     3.605
n597.in[0] (.names)                                              1.014     4.619
n597.out[0] (.names)                                             0.261     4.880
n449.in[0] (.names)                                              1.014     5.894
n449.out[0] (.names)                                             0.261     6.155
n539.in[0] (.names)                                              1.014     7.169
n539.out[0] (.names)                                             0.261     7.430
n540.in[0] (.names)                                              1.014     8.444
n540.out[0] (.names)                                             0.261     8.705
n541.in[0] (.names)                                              1.014     9.719
n541.out[0] (.names)                                             0.261     9.980
n544.in[0] (.names)                                              1.014    10.993
n544.out[0] (.names)                                             0.261    11.254
n545.in[0] (.names)                                              1.014    12.268
n545.out[0] (.names)                                             0.261    12.529
n521.in[0] (.names)                                              1.014    13.543
n521.out[0] (.names)                                             0.261    13.804
n546.in[0] (.names)                                              1.014    14.818
n546.out[0] (.names)                                             0.261    15.079
n514.in[0] (.names)                                              1.014    16.093
n514.out[0] (.names)                                             0.261    16.354
n508.in[0] (.names)                                              1.014    17.367
n508.out[0] (.names)                                             0.261    17.628
n509.in[0] (.names)                                              1.014    18.642
n509.out[0] (.names)                                             0.261    18.903
n511.in[1] (.names)                                              1.014    19.917
n511.out[0] (.names)                                             0.261    20.178
n512.in[1] (.names)                                              1.014    21.192
n512.out[0] (.names)                                             0.261    21.453
n513.in[0] (.names)                                              1.014    22.467
n513.out[0] (.names)                                             0.261    22.728
n498.in[2] (.names)                                              1.014    23.742
n498.out[0] (.names)                                             0.261    24.003
n517.in[2] (.names)                                              1.014    25.016
n517.out[0] (.names)                                             0.261    25.277
n518.in[0] (.names)                                              1.014    26.291
n518.out[0] (.names)                                             0.261    26.552
n520.in[1] (.names)                                              1.014    27.566
n520.out[0] (.names)                                             0.261    27.827
n462.in[0] (.names)                                              1.014    28.841
n462.out[0] (.names)                                             0.261    29.102
n569.in[0] (.names)                                              1.014    30.116
n569.out[0] (.names)                                             0.261    30.377
n571.in[0] (.names)                                              1.014    31.390
n571.out[0] (.names)                                             0.261    31.651
n563.in[0] (.names)                                              1.014    32.665
n563.out[0] (.names)                                             0.261    32.926
n211.in[0] (.names)                                              1.014    33.940
n211.out[0] (.names)                                             0.261    34.201
n566.in[2] (.names)                                              1.014    35.215
n566.out[0] (.names)                                             0.261    35.476
n568.in[0] (.names)                                              1.014    36.490
n568.out[0] (.names)                                             0.261    36.751
n570.in[1] (.names)                                              1.014    37.765
n570.out[0] (.names)                                             0.261    38.026
n573.in[0] (.names)                                              1.014    39.039
n573.out[0] (.names)                                             0.261    39.300
n574.in[1] (.names)                                              1.014    40.314
n574.out[0] (.names)                                             0.261    40.575
n183.in[3] (.names)                                              1.014    41.589
n183.out[0] (.names)                                             0.261    41.850
n579.in[0] (.names)                                              1.014    42.864
n579.out[0] (.names)                                             0.261    43.125
n580.in[0] (.names)                                              1.014    44.139
n580.out[0] (.names)                                             0.261    44.400
n577.in[0] (.names)                                              1.014    45.413
n577.out[0] (.names)                                             0.261    45.674
n558.in[0] (.names)                                              1.014    46.688
n558.out[0] (.names)                                             0.261    46.949
n576.in[1] (.names)                                              1.014    47.963
n576.out[0] (.names)                                             0.261    48.224
n175.in[2] (.names)                                              1.014    49.238
n175.out[0] (.names)                                             0.261    49.499
n578.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n578.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n10294.Q[0] (.latch clocked by pclk)
Endpoint  : n9920.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10294.clk[0] (.latch)                                           1.014     1.014
n10294.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10295.in[0] (.names)                                            1.014     2.070
n10295.out[0] (.names)                                           0.261     2.331
n10296.in[1] (.names)                                            1.014     3.344
n10296.out[0] (.names)                                           0.261     3.605
n10297.in[1] (.names)                                            1.014     4.619
n10297.out[0] (.names)                                           0.261     4.880
n10298.in[0] (.names)                                            1.014     5.894
n10298.out[0] (.names)                                           0.261     6.155
n10374.in[0] (.names)                                            1.014     7.169
n10374.out[0] (.names)                                           0.261     7.430
n10375.in[1] (.names)                                            1.014     8.444
n10375.out[0] (.names)                                           0.261     8.705
n10376.in[0] (.names)                                            1.014     9.719
n10376.out[0] (.names)                                           0.261     9.980
n10377.in[0] (.names)                                            1.014    10.993
n10377.out[0] (.names)                                           0.261    11.254
n10283.in[0] (.names)                                            1.014    12.268
n10283.out[0] (.names)                                           0.261    12.529
n10363.in[1] (.names)                                            1.014    13.543
n10363.out[0] (.names)                                           0.261    13.804
n10364.in[0] (.names)                                            1.014    14.818
n10364.out[0] (.names)                                           0.261    15.079
n10362.in[0] (.names)                                            1.014    16.093
n10362.out[0] (.names)                                           0.261    16.354
n10359.in[0] (.names)                                            1.014    17.367
n10359.out[0] (.names)                                           0.261    17.628
n10365.in[1] (.names)                                            1.014    18.642
n10365.out[0] (.names)                                           0.261    18.903
n10366.in[1] (.names)                                            1.014    19.917
n10366.out[0] (.names)                                           0.261    20.178
n10318.in[0] (.names)                                            1.014    21.192
n10318.out[0] (.names)                                           0.261    21.453
n10353.in[0] (.names)                                            1.014    22.467
n10353.out[0] (.names)                                           0.261    22.728
n10354.in[0] (.names)                                            1.014    23.742
n10354.out[0] (.names)                                           0.261    24.003
n10328.in[1] (.names)                                            1.014    25.016
n10328.out[0] (.names)                                           0.261    25.277
n10329.in[2] (.names)                                            1.014    26.291
n10329.out[0] (.names)                                           0.261    26.552
n10330.in[1] (.names)                                            1.014    27.566
n10330.out[0] (.names)                                           0.261    27.827
n10338.in[1] (.names)                                            1.014    28.841
n10338.out[0] (.names)                                           0.261    29.102
n10332.in[1] (.names)                                            1.014    30.116
n10332.out[0] (.names)                                           0.261    30.377
n10333.in[1] (.names)                                            1.014    31.390
n10333.out[0] (.names)                                           0.261    31.651
n10334.in[0] (.names)                                            1.014    32.665
n10334.out[0] (.names)                                           0.261    32.926
n10337.in[1] (.names)                                            1.014    33.940
n10337.out[0] (.names)                                           0.261    34.201
n10339.in[0] (.names)                                            1.014    35.215
n10339.out[0] (.names)                                           0.261    35.476
n10340.in[1] (.names)                                            1.014    36.490
n10340.out[0] (.names)                                           0.261    36.751
n10341.in[0] (.names)                                            1.014    37.765
n10341.out[0] (.names)                                           0.261    38.026
n10314.in[1] (.names)                                            1.014    39.039
n10314.out[0] (.names)                                           0.261    39.300
n10344.in[2] (.names)                                            1.014    40.314
n10344.out[0] (.names)                                           0.261    40.575
n10345.in[0] (.names)                                            1.014    41.589
n10345.out[0] (.names)                                           0.261    41.850
n10346.in[0] (.names)                                            1.014    42.864
n10346.out[0] (.names)                                           0.261    43.125
n9335.in[0] (.names)                                             1.014    44.139
n9335.out[0] (.names)                                            0.261    44.400
n10347.in[0] (.names)                                            1.014    45.413
n10347.out[0] (.names)                                           0.261    45.674
n10348.in[0] (.names)                                            1.014    46.688
n10348.out[0] (.names)                                           0.261    46.949
n188.in[0] (.names)                                              1.014    47.963
n188.out[0] (.names)                                             0.261    48.224
n9919.in[0] (.names)                                             1.014    49.238
n9919.out[0] (.names)                                            0.261    49.499
n9920.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9920.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n10120.Q[0] (.latch clocked by pclk)
Endpoint  : n9906.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10120.clk[0] (.latch)                                           1.014     1.014
n10120.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10042.in[0] (.names)                                            1.014     2.070
n10042.out[0] (.names)                                           0.261     2.331
n10043.in[2] (.names)                                            1.014     3.344
n10043.out[0] (.names)                                           0.261     3.605
n10044.in[0] (.names)                                            1.014     4.619
n10044.out[0] (.names)                                           0.261     4.880
n10045.in[0] (.names)                                            1.014     5.894
n10045.out[0] (.names)                                           0.261     6.155
n10087.in[0] (.names)                                            1.014     7.169
n10087.out[0] (.names)                                           0.261     7.430
n10089.in[1] (.names)                                            1.014     8.444
n10089.out[0] (.names)                                           0.261     8.705
n10091.in[1] (.names)                                            1.014     9.719
n10091.out[0] (.names)                                           0.261     9.980
n10092.in[2] (.names)                                            1.014    10.993
n10092.out[0] (.names)                                           0.261    11.254
n10093.in[1] (.names)                                            1.014    12.268
n10093.out[0] (.names)                                           0.261    12.529
n10095.in[0] (.names)                                            1.014    13.543
n10095.out[0] (.names)                                           0.261    13.804
n10096.in[1] (.names)                                            1.014    14.818
n10096.out[0] (.names)                                           0.261    15.079
n10097.in[0] (.names)                                            1.014    16.093
n10097.out[0] (.names)                                           0.261    16.354
n10052.in[0] (.names)                                            1.014    17.367
n10052.out[0] (.names)                                           0.261    17.628
n10053.in[1] (.names)                                            1.014    18.642
n10053.out[0] (.names)                                           0.261    18.903
n10054.in[0] (.names)                                            1.014    19.917
n10054.out[0] (.names)                                           0.261    20.178
n10056.in[0] (.names)                                            1.014    21.192
n10056.out[0] (.names)                                           0.261    21.453
n10057.in[0] (.names)                                            1.014    22.467
n10057.out[0] (.names)                                           0.261    22.728
n10060.in[0] (.names)                                            1.014    23.742
n10060.out[0] (.names)                                           0.261    24.003
n10061.in[1] (.names)                                            1.014    25.016
n10061.out[0] (.names)                                           0.261    25.277
n10062.in[1] (.names)                                            1.014    26.291
n10062.out[0] (.names)                                           0.261    26.552
n10063.in[0] (.names)                                            1.014    27.566
n10063.out[0] (.names)                                           0.261    27.827
n10064.in[0] (.names)                                            1.014    28.841
n10064.out[0] (.names)                                           0.261    29.102
n10065.in[2] (.names)                                            1.014    30.116
n10065.out[0] (.names)                                           0.261    30.377
n10068.in[0] (.names)                                            1.014    31.390
n10068.out[0] (.names)                                           0.261    31.651
n10069.in[1] (.names)                                            1.014    32.665
n10069.out[0] (.names)                                           0.261    32.926
n10071.in[2] (.names)                                            1.014    33.940
n10071.out[0] (.names)                                           0.261    34.201
n10074.in[0] (.names)                                            1.014    35.215
n10074.out[0] (.names)                                           0.261    35.476
n10075.in[0] (.names)                                            1.014    36.490
n10075.out[0] (.names)                                           0.261    36.751
n10040.in[0] (.names)                                            1.014    37.765
n10040.out[0] (.names)                                           0.261    38.026
n10118.in[0] (.names)                                            1.014    39.039
n10118.out[0] (.names)                                           0.261    39.300
n10119.in[0] (.names)                                            1.014    40.314
n10119.out[0] (.names)                                           0.261    40.575
n10104.in[0] (.names)                                            1.014    41.589
n10104.out[0] (.names)                                           0.261    41.850
n10105.in[2] (.names)                                            1.014    42.864
n10105.out[0] (.names)                                           0.261    43.125
n10114.in[0] (.names)                                            1.014    44.139
n10114.out[0] (.names)                                           0.261    44.400
n10116.in[1] (.names)                                            1.014    45.413
n10116.out[0] (.names)                                           0.261    45.674
n10117.in[0] (.names)                                            1.014    46.688
n10117.out[0] (.names)                                           0.261    46.949
n9895.in[0] (.names)                                             1.014    47.963
n9895.out[0] (.names)                                            0.261    48.224
n9905.in[0] (.names)                                             1.014    49.238
n9905.out[0] (.names)                                            0.261    49.499
n9906.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9906.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n9503.Q[0] (.latch clocked by pclk)
Endpoint  : n9636.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9503.clk[0] (.latch)                                            1.014     1.014
n9503.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9473.in[0] (.names)                                             1.014     2.070
n9473.out[0] (.names)                                            0.261     2.331
n9505.in[0] (.names)                                             1.014     3.344
n9505.out[0] (.names)                                            0.261     3.605
n9510.in[0] (.names)                                             1.014     4.619
n9510.out[0] (.names)                                            0.261     4.880
n9506.in[0] (.names)                                             1.014     5.894
n9506.out[0] (.names)                                            0.261     6.155
n9507.in[1] (.names)                                             1.014     7.169
n9507.out[0] (.names)                                            0.261     7.430
n9508.in[0] (.names)                                             1.014     8.444
n9508.out[0] (.names)                                            0.261     8.705
n9511.in[1] (.names)                                             1.014     9.719
n9511.out[0] (.names)                                            0.261     9.980
n9512.in[1] (.names)                                             1.014    10.993
n9512.out[0] (.names)                                            0.261    11.254
n9513.in[0] (.names)                                             1.014    12.268
n9513.out[0] (.names)                                            0.261    12.529
n9514.in[0] (.names)                                             1.014    13.543
n9514.out[0] (.names)                                            0.261    13.804
n9377.in[0] (.names)                                             1.014    14.818
n9377.out[0] (.names)                                            0.261    15.079
n9705.in[1] (.names)                                             1.014    16.093
n9705.out[0] (.names)                                            0.261    16.354
n9707.in[1] (.names)                                             1.014    17.367
n9707.out[0] (.names)                                            0.261    17.628
n9708.in[0] (.names)                                             1.014    18.642
n9708.out[0] (.names)                                            0.261    18.903
n9709.in[0] (.names)                                             1.014    19.917
n9709.out[0] (.names)                                            0.261    20.178
n9710.in[0] (.names)                                             1.014    21.192
n9710.out[0] (.names)                                            0.261    21.453
n9566.in[1] (.names)                                             1.014    22.467
n9566.out[0] (.names)                                            0.261    22.728
n9567.in[2] (.names)                                             1.014    23.742
n9567.out[0] (.names)                                            0.261    24.003
n9568.in[2] (.names)                                             1.014    25.016
n9568.out[0] (.names)                                            0.261    25.277
n9570.in[1] (.names)                                             1.014    26.291
n9570.out[0] (.names)                                            0.261    26.552
n9571.in[1] (.names)                                             1.014    27.566
n9571.out[0] (.names)                                            0.261    27.827
n9574.in[1] (.names)                                             1.014    28.841
n9574.out[0] (.names)                                            0.261    29.102
n9605.in[2] (.names)                                             1.014    30.116
n9605.out[0] (.names)                                            0.261    30.377
n9647.in[1] (.names)                                             1.014    31.390
n9647.out[0] (.names)                                            0.261    31.651
n9648.in[0] (.names)                                             1.014    32.665
n9648.out[0] (.names)                                            0.261    32.926
n9649.in[0] (.names)                                             1.014    33.940
n9649.out[0] (.names)                                            0.261    34.201
n9650.in[0] (.names)                                             1.014    35.215
n9650.out[0] (.names)                                            0.261    35.476
n9651.in[1] (.names)                                             1.014    36.490
n9651.out[0] (.names)                                            0.261    36.751
n9653.in[0] (.names)                                             1.014    37.765
n9653.out[0] (.names)                                            0.261    38.026
n9654.in[1] (.names)                                             1.014    39.039
n9654.out[0] (.names)                                            0.261    39.300
n9656.in[3] (.names)                                             1.014    40.314
n9656.out[0] (.names)                                            0.261    40.575
n9657.in[1] (.names)                                             1.014    41.589
n9657.out[0] (.names)                                            0.261    41.850
n9662.in[2] (.names)                                             1.014    42.864
n9662.out[0] (.names)                                            0.261    43.125
n9663.in[0] (.names)                                             1.014    44.139
n9663.out[0] (.names)                                            0.261    44.400
n5697.in[1] (.names)                                             1.014    45.413
n5697.out[0] (.names)                                            0.261    45.674
n9664.in[1] (.names)                                             1.014    46.688
n9664.out[0] (.names)                                            0.261    46.949
n9665.in[1] (.names)                                             1.014    47.963
n9665.out[0] (.names)                                            0.261    48.224
n5692.in[0] (.names)                                             1.014    49.238
n5692.out[0] (.names)                                            0.261    49.499
n9636.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9636.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n9503.Q[0] (.latch clocked by pclk)
Endpoint  : n5693.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9503.clk[0] (.latch)                                            1.014     1.014
n9503.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9473.in[0] (.names)                                             1.014     2.070
n9473.out[0] (.names)                                            0.261     2.331
n9505.in[0] (.names)                                             1.014     3.344
n9505.out[0] (.names)                                            0.261     3.605
n9510.in[0] (.names)                                             1.014     4.619
n9510.out[0] (.names)                                            0.261     4.880
n9506.in[0] (.names)                                             1.014     5.894
n9506.out[0] (.names)                                            0.261     6.155
n9507.in[1] (.names)                                             1.014     7.169
n9507.out[0] (.names)                                            0.261     7.430
n9508.in[0] (.names)                                             1.014     8.444
n9508.out[0] (.names)                                            0.261     8.705
n9511.in[1] (.names)                                             1.014     9.719
n9511.out[0] (.names)                                            0.261     9.980
n9512.in[1] (.names)                                             1.014    10.993
n9512.out[0] (.names)                                            0.261    11.254
n9513.in[0] (.names)                                             1.014    12.268
n9513.out[0] (.names)                                            0.261    12.529
n9514.in[0] (.names)                                             1.014    13.543
n9514.out[0] (.names)                                            0.261    13.804
n9377.in[0] (.names)                                             1.014    14.818
n9377.out[0] (.names)                                            0.261    15.079
n9705.in[1] (.names)                                             1.014    16.093
n9705.out[0] (.names)                                            0.261    16.354
n9707.in[1] (.names)                                             1.014    17.367
n9707.out[0] (.names)                                            0.261    17.628
n9708.in[0] (.names)                                             1.014    18.642
n9708.out[0] (.names)                                            0.261    18.903
n9709.in[0] (.names)                                             1.014    19.917
n9709.out[0] (.names)                                            0.261    20.178
n9710.in[0] (.names)                                             1.014    21.192
n9710.out[0] (.names)                                            0.261    21.453
n9566.in[1] (.names)                                             1.014    22.467
n9566.out[0] (.names)                                            0.261    22.728
n9567.in[2] (.names)                                             1.014    23.742
n9567.out[0] (.names)                                            0.261    24.003
n9568.in[2] (.names)                                             1.014    25.016
n9568.out[0] (.names)                                            0.261    25.277
n9570.in[1] (.names)                                             1.014    26.291
n9570.out[0] (.names)                                            0.261    26.552
n9571.in[1] (.names)                                             1.014    27.566
n9571.out[0] (.names)                                            0.261    27.827
n9574.in[1] (.names)                                             1.014    28.841
n9574.out[0] (.names)                                            0.261    29.102
n9605.in[2] (.names)                                             1.014    30.116
n9605.out[0] (.names)                                            0.261    30.377
n9647.in[1] (.names)                                             1.014    31.390
n9647.out[0] (.names)                                            0.261    31.651
n9648.in[0] (.names)                                             1.014    32.665
n9648.out[0] (.names)                                            0.261    32.926
n9649.in[0] (.names)                                             1.014    33.940
n9649.out[0] (.names)                                            0.261    34.201
n9650.in[0] (.names)                                             1.014    35.215
n9650.out[0] (.names)                                            0.261    35.476
n9651.in[1] (.names)                                             1.014    36.490
n9651.out[0] (.names)                                            0.261    36.751
n9653.in[0] (.names)                                             1.014    37.765
n9653.out[0] (.names)                                            0.261    38.026
n9654.in[1] (.names)                                             1.014    39.039
n9654.out[0] (.names)                                            0.261    39.300
n9656.in[3] (.names)                                             1.014    40.314
n9656.out[0] (.names)                                            0.261    40.575
n9657.in[1] (.names)                                             1.014    41.589
n9657.out[0] (.names)                                            0.261    41.850
n9662.in[2] (.names)                                             1.014    42.864
n9662.out[0] (.names)                                            0.261    43.125
n9663.in[0] (.names)                                             1.014    44.139
n9663.out[0] (.names)                                            0.261    44.400
n5697.in[1] (.names)                                             1.014    45.413
n5697.out[0] (.names)                                            0.261    45.674
n9664.in[1] (.names)                                             1.014    46.688
n9664.out[0] (.names)                                            0.261    46.949
n9665.in[1] (.names)                                             1.014    47.963
n9665.out[0] (.names)                                            0.261    48.224
n5692.in[0] (.names)                                             1.014    49.238
n5692.out[0] (.names)                                            0.261    49.499
n5693.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5693.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n9503.Q[0] (.latch clocked by pclk)
Endpoint  : n9652.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9503.clk[0] (.latch)                                            1.014     1.014
n9503.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9473.in[0] (.names)                                             1.014     2.070
n9473.out[0] (.names)                                            0.261     2.331
n9505.in[0] (.names)                                             1.014     3.344
n9505.out[0] (.names)                                            0.261     3.605
n9510.in[0] (.names)                                             1.014     4.619
n9510.out[0] (.names)                                            0.261     4.880
n9506.in[0] (.names)                                             1.014     5.894
n9506.out[0] (.names)                                            0.261     6.155
n9507.in[1] (.names)                                             1.014     7.169
n9507.out[0] (.names)                                            0.261     7.430
n9508.in[0] (.names)                                             1.014     8.444
n9508.out[0] (.names)                                            0.261     8.705
n9511.in[1] (.names)                                             1.014     9.719
n9511.out[0] (.names)                                            0.261     9.980
n9512.in[1] (.names)                                             1.014    10.993
n9512.out[0] (.names)                                            0.261    11.254
n9513.in[0] (.names)                                             1.014    12.268
n9513.out[0] (.names)                                            0.261    12.529
n9514.in[0] (.names)                                             1.014    13.543
n9514.out[0] (.names)                                            0.261    13.804
n9377.in[0] (.names)                                             1.014    14.818
n9377.out[0] (.names)                                            0.261    15.079
n9705.in[1] (.names)                                             1.014    16.093
n9705.out[0] (.names)                                            0.261    16.354
n9707.in[1] (.names)                                             1.014    17.367
n9707.out[0] (.names)                                            0.261    17.628
n9708.in[0] (.names)                                             1.014    18.642
n9708.out[0] (.names)                                            0.261    18.903
n9709.in[0] (.names)                                             1.014    19.917
n9709.out[0] (.names)                                            0.261    20.178
n9710.in[0] (.names)                                             1.014    21.192
n9710.out[0] (.names)                                            0.261    21.453
n9566.in[1] (.names)                                             1.014    22.467
n9566.out[0] (.names)                                            0.261    22.728
n9567.in[2] (.names)                                             1.014    23.742
n9567.out[0] (.names)                                            0.261    24.003
n9568.in[2] (.names)                                             1.014    25.016
n9568.out[0] (.names)                                            0.261    25.277
n9570.in[1] (.names)                                             1.014    26.291
n9570.out[0] (.names)                                            0.261    26.552
n9571.in[1] (.names)                                             1.014    27.566
n9571.out[0] (.names)                                            0.261    27.827
n9574.in[1] (.names)                                             1.014    28.841
n9574.out[0] (.names)                                            0.261    29.102
n9605.in[2] (.names)                                             1.014    30.116
n9605.out[0] (.names)                                            0.261    30.377
n9647.in[1] (.names)                                             1.014    31.390
n9647.out[0] (.names)                                            0.261    31.651
n9648.in[0] (.names)                                             1.014    32.665
n9648.out[0] (.names)                                            0.261    32.926
n9649.in[0] (.names)                                             1.014    33.940
n9649.out[0] (.names)                                            0.261    34.201
n9650.in[0] (.names)                                             1.014    35.215
n9650.out[0] (.names)                                            0.261    35.476
n9651.in[1] (.names)                                             1.014    36.490
n9651.out[0] (.names)                                            0.261    36.751
n9653.in[0] (.names)                                             1.014    37.765
n9653.out[0] (.names)                                            0.261    38.026
n9654.in[1] (.names)                                             1.014    39.039
n9654.out[0] (.names)                                            0.261    39.300
n9656.in[3] (.names)                                             1.014    40.314
n9656.out[0] (.names)                                            0.261    40.575
n9657.in[1] (.names)                                             1.014    41.589
n9657.out[0] (.names)                                            0.261    41.850
n9658.in[0] (.names)                                             1.014    42.864
n9658.out[0] (.names)                                            0.261    43.125
n9659.in[1] (.names)                                             1.014    44.139
n9659.out[0] (.names)                                            0.261    44.400
n9660.in[0] (.names)                                             1.014    45.413
n9660.out[0] (.names)                                            0.261    45.674
n9661.in[1] (.names)                                             1.014    46.688
n9661.out[0] (.names)                                            0.261    46.949
n184.in[0] (.names)                                              1.014    47.963
n184.out[0] (.names)                                             0.261    48.224
n9655.in[0] (.names)                                             1.014    49.238
n9655.out[0] (.names)                                            0.261    49.499
n9652.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9652.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n8846.Q[0] (.latch clocked by pclk)
Endpoint  : n7860.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8846.clk[0] (.latch)                                            1.014     1.014
n8846.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8847.in[0] (.names)                                             1.014     2.070
n8847.out[0] (.names)                                            0.261     2.331
n8848.in[0] (.names)                                             1.014     3.344
n8848.out[0] (.names)                                            0.261     3.605
n8849.in[0] (.names)                                             1.014     4.619
n8849.out[0] (.names)                                            0.261     4.880
n8850.in[1] (.names)                                             1.014     5.894
n8850.out[0] (.names)                                            0.261     6.155
n8851.in[0] (.names)                                             1.014     7.169
n8851.out[0] (.names)                                            0.261     7.430
n8852.in[0] (.names)                                             1.014     8.444
n8852.out[0] (.names)                                            0.261     8.705
n8854.in[1] (.names)                                             1.014     9.719
n8854.out[0] (.names)                                            0.261     9.980
n8856.in[1] (.names)                                             1.014    10.993
n8856.out[0] (.names)                                            0.261    11.254
n8858.in[1] (.names)                                             1.014    12.268
n8858.out[0] (.names)                                            0.261    12.529
n8859.in[0] (.names)                                             1.014    13.543
n8859.out[0] (.names)                                            0.261    13.804
n8860.in[0] (.names)                                             1.014    14.818
n8860.out[0] (.names)                                            0.261    15.079
n8861.in[0] (.names)                                             1.014    16.093
n8861.out[0] (.names)                                            0.261    16.354
n8923.in[0] (.names)                                             1.014    17.367
n8923.out[0] (.names)                                            0.261    17.628
n8925.in[0] (.names)                                             1.014    18.642
n8925.out[0] (.names)                                            0.261    18.903
n8926.in[0] (.names)                                             1.014    19.917
n8926.out[0] (.names)                                            0.261    20.178
n8927.in[2] (.names)                                             1.014    21.192
n8927.out[0] (.names)                                            0.261    21.453
n8928.in[0] (.names)                                             1.014    22.467
n8928.out[0] (.names)                                            0.261    22.728
n8929.in[0] (.names)                                             1.014    23.742
n8929.out[0] (.names)                                            0.261    24.003
n8930.in[1] (.names)                                             1.014    25.016
n8930.out[0] (.names)                                            0.261    25.277
n8931.in[0] (.names)                                             1.014    26.291
n8931.out[0] (.names)                                            0.261    26.552
n8920.in[1] (.names)                                             1.014    27.566
n8920.out[0] (.names)                                            0.261    27.827
n8934.in[0] (.names)                                             1.014    28.841
n8934.out[0] (.names)                                            0.261    29.102
n8935.in[0] (.names)                                             1.014    30.116
n8935.out[0] (.names)                                            0.261    30.377
n8937.in[1] (.names)                                             1.014    31.390
n8937.out[0] (.names)                                            0.261    31.651
n8919.in[0] (.names)                                             1.014    32.665
n8919.out[0] (.names)                                            0.261    32.926
n8922.in[0] (.names)                                             1.014    33.940
n8922.out[0] (.names)                                            0.261    34.201
n8938.in[2] (.names)                                             1.014    35.215
n8938.out[0] (.names)                                            0.261    35.476
n8939.in[0] (.names)                                             1.014    36.490
n8939.out[0] (.names)                                            0.261    36.751
n9313.in[1] (.names)                                             1.014    37.765
n9313.out[0] (.names)                                            0.261    38.026
n9315.in[1] (.names)                                             1.014    39.039
n9315.out[0] (.names)                                            0.261    39.300
n9316.in[0] (.names)                                             1.014    40.314
n9316.out[0] (.names)                                            0.261    40.575
n9319.in[0] (.names)                                             1.014    41.589
n9319.out[0] (.names)                                            0.261    41.850
n7847.in[1] (.names)                                             1.014    42.864
n7847.out[0] (.names)                                            0.261    43.125
n9317.in[0] (.names)                                             1.014    44.139
n9317.out[0] (.names)                                            0.261    44.400
n9318.in[0] (.names)                                             1.014    45.413
n9318.out[0] (.names)                                            0.261    45.674
n9320.in[1] (.names)                                             1.014    46.688
n9320.out[0] (.names)                                            0.261    46.949
n7834.in[0] (.names)                                             1.014    47.963
n7834.out[0] (.names)                                            0.261    48.224
n7859.in[1] (.names)                                             1.014    49.238
n7859.out[0] (.names)                                            0.261    49.499
n7860.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7860.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n8356.Q[0] (.latch clocked by pclk)
Endpoint  : n8550.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8356.clk[0] (.latch)                                            1.014     1.014
n8356.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8357.in[0] (.names)                                             1.014     2.070
n8357.out[0] (.names)                                            0.261     2.331
n8303.in[0] (.names)                                             1.014     3.344
n8303.out[0] (.names)                                            0.261     3.605
n8360.in[0] (.names)                                             1.014     4.619
n8360.out[0] (.names)                                            0.261     4.880
n8301.in[1] (.names)                                             1.014     5.894
n8301.out[0] (.names)                                            0.261     6.155
n8459.in[2] (.names)                                             1.014     7.169
n8459.out[0] (.names)                                            0.261     7.430
n8460.in[2] (.names)                                             1.014     8.444
n8460.out[0] (.names)                                            0.261     8.705
n8461.in[3] (.names)                                             1.014     9.719
n8461.out[0] (.names)                                            0.261     9.980
n8463.in[1] (.names)                                             1.014    10.993
n8463.out[0] (.names)                                            0.261    11.254
n8464.in[1] (.names)                                             1.014    12.268
n8464.out[0] (.names)                                            0.261    12.529
n8465.in[1] (.names)                                             1.014    13.543
n8465.out[0] (.names)                                            0.261    13.804
n8467.in[0] (.names)                                             1.014    14.818
n8467.out[0] (.names)                                            0.261    15.079
n8468.in[0] (.names)                                             1.014    16.093
n8468.out[0] (.names)                                            0.261    16.354
n8469.in[0] (.names)                                             1.014    17.367
n8469.out[0] (.names)                                            0.261    17.628
n8472.in[2] (.names)                                             1.014    18.642
n8472.out[0] (.names)                                            0.261    18.903
n8474.in[1] (.names)                                             1.014    19.917
n8474.out[0] (.names)                                            0.261    20.178
n8475.in[1] (.names)                                             1.014    21.192
n8475.out[0] (.names)                                            0.261    21.453
n8506.in[1] (.names)                                             1.014    22.467
n8506.out[0] (.names)                                            0.261    22.728
n8507.in[0] (.names)                                             1.014    23.742
n8507.out[0] (.names)                                            0.261    24.003
n8508.in[0] (.names)                                             1.014    25.016
n8508.out[0] (.names)                                            0.261    25.277
n8424.in[0] (.names)                                             1.014    26.291
n8424.out[0] (.names)                                            0.261    26.552
n8514.in[2] (.names)                                             1.014    27.566
n8514.out[0] (.names)                                            0.261    27.827
n8529.in[2] (.names)                                             1.014    28.841
n8529.out[0] (.names)                                            0.261    29.102
n8532.in[1] (.names)                                             1.014    30.116
n8532.out[0] (.names)                                            0.261    30.377
n8526.in[0] (.names)                                             1.014    31.390
n8526.out[0] (.names)                                            0.261    31.651
n8534.in[1] (.names)                                             1.014    32.665
n8534.out[0] (.names)                                            0.261    32.926
n8515.in[0] (.names)                                             1.014    33.940
n8515.out[0] (.names)                                            0.261    34.201
n8537.in[2] (.names)                                             1.014    35.215
n8537.out[0] (.names)                                            0.261    35.476
n8538.in[1] (.names)                                             1.014    36.490
n8538.out[0] (.names)                                            0.261    36.751
n8539.in[0] (.names)                                             1.014    37.765
n8539.out[0] (.names)                                            0.261    38.026
n8540.in[0] (.names)                                             1.014    39.039
n8540.out[0] (.names)                                            0.261    39.300
n8542.in[2] (.names)                                             1.014    40.314
n8542.out[0] (.names)                                            0.261    40.575
n8543.in[1] (.names)                                             1.014    41.589
n8543.out[0] (.names)                                            0.261    41.850
n7274.in[1] (.names)                                             1.014    42.864
n7274.out[0] (.names)                                            0.261    43.125
n8544.in[1] (.names)                                             1.014    44.139
n8544.out[0] (.names)                                            0.261    44.400
n8546.in[1] (.names)                                             1.014    45.413
n8546.out[0] (.names)                                            0.261    45.674
n8547.in[0] (.names)                                             1.014    46.688
n8547.out[0] (.names)                                            0.261    46.949
n8548.in[0] (.names)                                             1.014    47.963
n8548.out[0] (.names)                                            0.261    48.224
n8549.in[1] (.names)                                             1.014    49.238
n8549.out[0] (.names)                                            0.261    49.499
n8550.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8550.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n8356.Q[0] (.latch clocked by pclk)
Endpoint  : n8487.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8356.clk[0] (.latch)                                            1.014     1.014
n8356.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8357.in[0] (.names)                                             1.014     2.070
n8357.out[0] (.names)                                            0.261     2.331
n8303.in[0] (.names)                                             1.014     3.344
n8303.out[0] (.names)                                            0.261     3.605
n8360.in[0] (.names)                                             1.014     4.619
n8360.out[0] (.names)                                            0.261     4.880
n8301.in[1] (.names)                                             1.014     5.894
n8301.out[0] (.names)                                            0.261     6.155
n8459.in[2] (.names)                                             1.014     7.169
n8459.out[0] (.names)                                            0.261     7.430
n8460.in[2] (.names)                                             1.014     8.444
n8460.out[0] (.names)                                            0.261     8.705
n8461.in[3] (.names)                                             1.014     9.719
n8461.out[0] (.names)                                            0.261     9.980
n8463.in[1] (.names)                                             1.014    10.993
n8463.out[0] (.names)                                            0.261    11.254
n8464.in[1] (.names)                                             1.014    12.268
n8464.out[0] (.names)                                            0.261    12.529
n8465.in[1] (.names)                                             1.014    13.543
n8465.out[0] (.names)                                            0.261    13.804
n8467.in[0] (.names)                                             1.014    14.818
n8467.out[0] (.names)                                            0.261    15.079
n8468.in[0] (.names)                                             1.014    16.093
n8468.out[0] (.names)                                            0.261    16.354
n8469.in[0] (.names)                                             1.014    17.367
n8469.out[0] (.names)                                            0.261    17.628
n8472.in[2] (.names)                                             1.014    18.642
n8472.out[0] (.names)                                            0.261    18.903
n8474.in[1] (.names)                                             1.014    19.917
n8474.out[0] (.names)                                            0.261    20.178
n8475.in[1] (.names)                                             1.014    21.192
n8475.out[0] (.names)                                            0.261    21.453
n8506.in[1] (.names)                                             1.014    22.467
n8506.out[0] (.names)                                            0.261    22.728
n8507.in[0] (.names)                                             1.014    23.742
n8507.out[0] (.names)                                            0.261    24.003
n8508.in[0] (.names)                                             1.014    25.016
n8508.out[0] (.names)                                            0.261    25.277
n8424.in[0] (.names)                                             1.014    26.291
n8424.out[0] (.names)                                            0.261    26.552
n8514.in[2] (.names)                                             1.014    27.566
n8514.out[0] (.names)                                            0.261    27.827
n8529.in[2] (.names)                                             1.014    28.841
n8529.out[0] (.names)                                            0.261    29.102
n8532.in[1] (.names)                                             1.014    30.116
n8532.out[0] (.names)                                            0.261    30.377
n8526.in[0] (.names)                                             1.014    31.390
n8526.out[0] (.names)                                            0.261    31.651
n8534.in[1] (.names)                                             1.014    32.665
n8534.out[0] (.names)                                            0.261    32.926
n8515.in[0] (.names)                                             1.014    33.940
n8515.out[0] (.names)                                            0.261    34.201
n8537.in[2] (.names)                                             1.014    35.215
n8537.out[0] (.names)                                            0.261    35.476
n8538.in[1] (.names)                                             1.014    36.490
n8538.out[0] (.names)                                            0.261    36.751
n8539.in[0] (.names)                                             1.014    37.765
n8539.out[0] (.names)                                            0.261    38.026
n8540.in[0] (.names)                                             1.014    39.039
n8540.out[0] (.names)                                            0.261    39.300
n8542.in[2] (.names)                                             1.014    40.314
n8542.out[0] (.names)                                            0.261    40.575
n8543.in[1] (.names)                                             1.014    41.589
n8543.out[0] (.names)                                            0.261    41.850
n7274.in[1] (.names)                                             1.014    42.864
n7274.out[0] (.names)                                            0.261    43.125
n8544.in[1] (.names)                                             1.014    44.139
n8544.out[0] (.names)                                            0.261    44.400
n8546.in[1] (.names)                                             1.014    45.413
n8546.out[0] (.names)                                            0.261    45.674
n8547.in[0] (.names)                                             1.014    46.688
n8547.out[0] (.names)                                            0.261    46.949
n8548.in[0] (.names)                                             1.014    47.963
n8548.out[0] (.names)                                            0.261    48.224
n8549.in[1] (.names)                                             1.014    49.238
n8549.out[0] (.names)                                            0.261    49.499
n8487.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8487.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n8356.Q[0] (.latch clocked by pclk)
Endpoint  : n7852.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8356.clk[0] (.latch)                                            1.014     1.014
n8356.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8357.in[0] (.names)                                             1.014     2.070
n8357.out[0] (.names)                                            0.261     2.331
n8303.in[0] (.names)                                             1.014     3.344
n8303.out[0] (.names)                                            0.261     3.605
n8360.in[0] (.names)                                             1.014     4.619
n8360.out[0] (.names)                                            0.261     4.880
n8301.in[1] (.names)                                             1.014     5.894
n8301.out[0] (.names)                                            0.261     6.155
n8459.in[2] (.names)                                             1.014     7.169
n8459.out[0] (.names)                                            0.261     7.430
n8460.in[2] (.names)                                             1.014     8.444
n8460.out[0] (.names)                                            0.261     8.705
n8461.in[3] (.names)                                             1.014     9.719
n8461.out[0] (.names)                                            0.261     9.980
n8463.in[1] (.names)                                             1.014    10.993
n8463.out[0] (.names)                                            0.261    11.254
n8464.in[1] (.names)                                             1.014    12.268
n8464.out[0] (.names)                                            0.261    12.529
n8465.in[1] (.names)                                             1.014    13.543
n8465.out[0] (.names)                                            0.261    13.804
n8467.in[0] (.names)                                             1.014    14.818
n8467.out[0] (.names)                                            0.261    15.079
n8468.in[0] (.names)                                             1.014    16.093
n8468.out[0] (.names)                                            0.261    16.354
n8469.in[0] (.names)                                             1.014    17.367
n8469.out[0] (.names)                                            0.261    17.628
n8472.in[2] (.names)                                             1.014    18.642
n8472.out[0] (.names)                                            0.261    18.903
n8474.in[1] (.names)                                             1.014    19.917
n8474.out[0] (.names)                                            0.261    20.178
n8475.in[1] (.names)                                             1.014    21.192
n8475.out[0] (.names)                                            0.261    21.453
n8506.in[1] (.names)                                             1.014    22.467
n8506.out[0] (.names)                                            0.261    22.728
n8507.in[0] (.names)                                             1.014    23.742
n8507.out[0] (.names)                                            0.261    24.003
n8508.in[0] (.names)                                             1.014    25.016
n8508.out[0] (.names)                                            0.261    25.277
n8424.in[0] (.names)                                             1.014    26.291
n8424.out[0] (.names)                                            0.261    26.552
n8514.in[2] (.names)                                             1.014    27.566
n8514.out[0] (.names)                                            0.261    27.827
n8529.in[2] (.names)                                             1.014    28.841
n8529.out[0] (.names)                                            0.261    29.102
n8532.in[1] (.names)                                             1.014    30.116
n8532.out[0] (.names)                                            0.261    30.377
n8526.in[0] (.names)                                             1.014    31.390
n8526.out[0] (.names)                                            0.261    31.651
n8534.in[1] (.names)                                             1.014    32.665
n8534.out[0] (.names)                                            0.261    32.926
n8515.in[0] (.names)                                             1.014    33.940
n8515.out[0] (.names)                                            0.261    34.201
n8537.in[2] (.names)                                             1.014    35.215
n8537.out[0] (.names)                                            0.261    35.476
n8538.in[1] (.names)                                             1.014    36.490
n8538.out[0] (.names)                                            0.261    36.751
n8539.in[0] (.names)                                             1.014    37.765
n8539.out[0] (.names)                                            0.261    38.026
n8540.in[0] (.names)                                             1.014    39.039
n8540.out[0] (.names)                                            0.261    39.300
n8542.in[2] (.names)                                             1.014    40.314
n8542.out[0] (.names)                                            0.261    40.575
n8543.in[1] (.names)                                             1.014    41.589
n8543.out[0] (.names)                                            0.261    41.850
n7274.in[1] (.names)                                             1.014    42.864
n7274.out[0] (.names)                                            0.261    43.125
n8544.in[1] (.names)                                             1.014    44.139
n8544.out[0] (.names)                                            0.261    44.400
n8546.in[1] (.names)                                             1.014    45.413
n8546.out[0] (.names)                                            0.261    45.674
n8547.in[0] (.names)                                             1.014    46.688
n8547.out[0] (.names)                                            0.261    46.949
n8548.in[0] (.names)                                             1.014    47.963
n8548.out[0] (.names)                                            0.261    48.224
n7851.in[0] (.names)                                             1.014    49.238
n7851.out[0] (.names)                                            0.261    49.499
n7852.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7852.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n8356.Q[0] (.latch clocked by pclk)
Endpoint  : n8370.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8356.clk[0] (.latch)                                            1.014     1.014
n8356.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8357.in[0] (.names)                                             1.014     2.070
n8357.out[0] (.names)                                            0.261     2.331
n8303.in[0] (.names)                                             1.014     3.344
n8303.out[0] (.names)                                            0.261     3.605
n8360.in[0] (.names)                                             1.014     4.619
n8360.out[0] (.names)                                            0.261     4.880
n8301.in[1] (.names)                                             1.014     5.894
n8301.out[0] (.names)                                            0.261     6.155
n8459.in[2] (.names)                                             1.014     7.169
n8459.out[0] (.names)                                            0.261     7.430
n8460.in[2] (.names)                                             1.014     8.444
n8460.out[0] (.names)                                            0.261     8.705
n8461.in[3] (.names)                                             1.014     9.719
n8461.out[0] (.names)                                            0.261     9.980
n8463.in[1] (.names)                                             1.014    10.993
n8463.out[0] (.names)                                            0.261    11.254
n8464.in[1] (.names)                                             1.014    12.268
n8464.out[0] (.names)                                            0.261    12.529
n8465.in[1] (.names)                                             1.014    13.543
n8465.out[0] (.names)                                            0.261    13.804
n8467.in[0] (.names)                                             1.014    14.818
n8467.out[0] (.names)                                            0.261    15.079
n8468.in[0] (.names)                                             1.014    16.093
n8468.out[0] (.names)                                            0.261    16.354
n8469.in[0] (.names)                                             1.014    17.367
n8469.out[0] (.names)                                            0.261    17.628
n8472.in[2] (.names)                                             1.014    18.642
n8472.out[0] (.names)                                            0.261    18.903
n8474.in[1] (.names)                                             1.014    19.917
n8474.out[0] (.names)                                            0.261    20.178
n8475.in[1] (.names)                                             1.014    21.192
n8475.out[0] (.names)                                            0.261    21.453
n8506.in[1] (.names)                                             1.014    22.467
n8506.out[0] (.names)                                            0.261    22.728
n8507.in[0] (.names)                                             1.014    23.742
n8507.out[0] (.names)                                            0.261    24.003
n8508.in[0] (.names)                                             1.014    25.016
n8508.out[0] (.names)                                            0.261    25.277
n8424.in[0] (.names)                                             1.014    26.291
n8424.out[0] (.names)                                            0.261    26.552
n8514.in[2] (.names)                                             1.014    27.566
n8514.out[0] (.names)                                            0.261    27.827
n8529.in[2] (.names)                                             1.014    28.841
n8529.out[0] (.names)                                            0.261    29.102
n8532.in[1] (.names)                                             1.014    30.116
n8532.out[0] (.names)                                            0.261    30.377
n8526.in[0] (.names)                                             1.014    31.390
n8526.out[0] (.names)                                            0.261    31.651
n8534.in[1] (.names)                                             1.014    32.665
n8534.out[0] (.names)                                            0.261    32.926
n8515.in[0] (.names)                                             1.014    33.940
n8515.out[0] (.names)                                            0.261    34.201
n8537.in[2] (.names)                                             1.014    35.215
n8537.out[0] (.names)                                            0.261    35.476
n8538.in[1] (.names)                                             1.014    36.490
n8538.out[0] (.names)                                            0.261    36.751
n8539.in[0] (.names)                                             1.014    37.765
n8539.out[0] (.names)                                            0.261    38.026
n8540.in[0] (.names)                                             1.014    39.039
n8540.out[0] (.names)                                            0.261    39.300
n8542.in[2] (.names)                                             1.014    40.314
n8542.out[0] (.names)                                            0.261    40.575
n8543.in[1] (.names)                                             1.014    41.589
n8543.out[0] (.names)                                            0.261    41.850
n7274.in[1] (.names)                                             1.014    42.864
n7274.out[0] (.names)                                            0.261    43.125
n8517.in[0] (.names)                                             1.014    44.139
n8517.out[0] (.names)                                            0.261    44.400
n8518.in[0] (.names)                                             1.014    45.413
n8518.out[0] (.names)                                            0.261    45.674
n8527.in[1] (.names)                                             1.014    46.688
n8527.out[0] (.names)                                            0.261    46.949
n8528.in[1] (.names)                                             1.014    47.963
n8528.out[0] (.names)                                            0.261    48.224
n7261.in[1] (.names)                                             1.014    49.238
n7261.out[0] (.names)                                            0.261    49.499
n8370.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8370.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n8356.Q[0] (.latch clocked by pclk)
Endpoint  : n7262.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8356.clk[0] (.latch)                                            1.014     1.014
n8356.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8357.in[0] (.names)                                             1.014     2.070
n8357.out[0] (.names)                                            0.261     2.331
n8303.in[0] (.names)                                             1.014     3.344
n8303.out[0] (.names)                                            0.261     3.605
n8360.in[0] (.names)                                             1.014     4.619
n8360.out[0] (.names)                                            0.261     4.880
n8301.in[1] (.names)                                             1.014     5.894
n8301.out[0] (.names)                                            0.261     6.155
n8459.in[2] (.names)                                             1.014     7.169
n8459.out[0] (.names)                                            0.261     7.430
n8460.in[2] (.names)                                             1.014     8.444
n8460.out[0] (.names)                                            0.261     8.705
n8461.in[3] (.names)                                             1.014     9.719
n8461.out[0] (.names)                                            0.261     9.980
n8463.in[1] (.names)                                             1.014    10.993
n8463.out[0] (.names)                                            0.261    11.254
n8464.in[1] (.names)                                             1.014    12.268
n8464.out[0] (.names)                                            0.261    12.529
n8465.in[1] (.names)                                             1.014    13.543
n8465.out[0] (.names)                                            0.261    13.804
n8467.in[0] (.names)                                             1.014    14.818
n8467.out[0] (.names)                                            0.261    15.079
n8468.in[0] (.names)                                             1.014    16.093
n8468.out[0] (.names)                                            0.261    16.354
n8469.in[0] (.names)                                             1.014    17.367
n8469.out[0] (.names)                                            0.261    17.628
n8472.in[2] (.names)                                             1.014    18.642
n8472.out[0] (.names)                                            0.261    18.903
n8474.in[1] (.names)                                             1.014    19.917
n8474.out[0] (.names)                                            0.261    20.178
n8475.in[1] (.names)                                             1.014    21.192
n8475.out[0] (.names)                                            0.261    21.453
n8506.in[1] (.names)                                             1.014    22.467
n8506.out[0] (.names)                                            0.261    22.728
n8507.in[0] (.names)                                             1.014    23.742
n8507.out[0] (.names)                                            0.261    24.003
n8508.in[0] (.names)                                             1.014    25.016
n8508.out[0] (.names)                                            0.261    25.277
n8424.in[0] (.names)                                             1.014    26.291
n8424.out[0] (.names)                                            0.261    26.552
n8514.in[2] (.names)                                             1.014    27.566
n8514.out[0] (.names)                                            0.261    27.827
n8529.in[2] (.names)                                             1.014    28.841
n8529.out[0] (.names)                                            0.261    29.102
n8532.in[1] (.names)                                             1.014    30.116
n8532.out[0] (.names)                                            0.261    30.377
n8526.in[0] (.names)                                             1.014    31.390
n8526.out[0] (.names)                                            0.261    31.651
n8534.in[1] (.names)                                             1.014    32.665
n8534.out[0] (.names)                                            0.261    32.926
n8515.in[0] (.names)                                             1.014    33.940
n8515.out[0] (.names)                                            0.261    34.201
n8537.in[2] (.names)                                             1.014    35.215
n8537.out[0] (.names)                                            0.261    35.476
n8538.in[1] (.names)                                             1.014    36.490
n8538.out[0] (.names)                                            0.261    36.751
n8539.in[0] (.names)                                             1.014    37.765
n8539.out[0] (.names)                                            0.261    38.026
n8540.in[0] (.names)                                             1.014    39.039
n8540.out[0] (.names)                                            0.261    39.300
n8542.in[2] (.names)                                             1.014    40.314
n8542.out[0] (.names)                                            0.261    40.575
n8543.in[1] (.names)                                             1.014    41.589
n8543.out[0] (.names)                                            0.261    41.850
n7274.in[1] (.names)                                             1.014    42.864
n7274.out[0] (.names)                                            0.261    43.125
n8517.in[0] (.names)                                             1.014    44.139
n8517.out[0] (.names)                                            0.261    44.400
n8518.in[0] (.names)                                             1.014    45.413
n8518.out[0] (.names)                                            0.261    45.674
n8527.in[1] (.names)                                             1.014    46.688
n8527.out[0] (.names)                                            0.261    46.949
n8528.in[1] (.names)                                             1.014    47.963
n8528.out[0] (.names)                                            0.261    48.224
n7261.in[1] (.names)                                             1.014    49.238
n7261.out[0] (.names)                                            0.261    49.499
n7262.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7262.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 67
Startpoint: n7891.Q[0] (.latch clocked by pclk)
Endpoint  : n8011.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7891.clk[0] (.latch)                                            1.014     1.014
n7891.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7934.in[0] (.names)                                             1.014     2.070
n7934.out[0] (.names)                                            0.261     2.331
n7935.in[0] (.names)                                             1.014     3.344
n7935.out[0] (.names)                                            0.261     3.605
n7936.in[0] (.names)                                             1.014     4.619
n7936.out[0] (.names)                                            0.261     4.880
n8013.in[1] (.names)                                             1.014     5.894
n8013.out[0] (.names)                                            0.261     6.155
n8014.in[0] (.names)                                             1.014     7.169
n8014.out[0] (.names)                                            0.261     7.430
n8015.in[0] (.names)                                             1.014     8.444
n8015.out[0] (.names)                                            0.261     8.705
n8016.in[0] (.names)                                             1.014     9.719
n8016.out[0] (.names)                                            0.261     9.980
n8018.in[1] (.names)                                             1.014    10.993
n8018.out[0] (.names)                                            0.261    11.254
n7958.in[0] (.names)                                             1.014    12.268
n7958.out[0] (.names)                                            0.261    12.529
n7959.in[3] (.names)                                             1.014    13.543
n7959.out[0] (.names)                                            0.261    13.804
n7961.in[1] (.names)                                             1.014    14.818
n7961.out[0] (.names)                                            0.261    15.079
n7965.in[1] (.names)                                             1.014    16.093
n7965.out[0] (.names)                                            0.261    16.354
n7962.in[0] (.names)                                             1.014    17.367
n7962.out[0] (.names)                                            0.261    17.628
n7963.in[1] (.names)                                             1.014    18.642
n7963.out[0] (.names)                                            0.261    18.903
n7970.in[0] (.names)                                             1.014    19.917
n7970.out[0] (.names)                                            0.261    20.178
n7971.in[0] (.names)                                             1.014    21.192
n7971.out[0] (.names)                                            0.261    21.453
n7983.in[2] (.names)                                             1.014    22.467
n7983.out[0] (.names)                                            0.261    22.728
n7984.in[1] (.names)                                             1.014    23.742
n7984.out[0] (.names)                                            0.261    24.003
n7946.in[0] (.names)                                             1.014    25.016
n7946.out[0] (.names)                                            0.261    25.277
n7948.in[1] (.names)                                             1.014    26.291
n7948.out[0] (.names)                                            0.261    26.552
n7972.in[0] (.names)                                             1.014    27.566
n7972.out[0] (.names)                                            0.261    27.827
n7973.in[0] (.names)                                             1.014    28.841
n7973.out[0] (.names)                                            0.261    29.102
n7974.in[0] (.names)                                             1.014    30.116
n7974.out[0] (.names)                                            0.261    30.377
n7993.in[2] (.names)                                             1.014    31.390
n7993.out[0] (.names)                                            0.261    31.651
n7996.in[0] (.names)                                             1.014    32.665
n7996.out[0] (.names)                                            0.261    32.926
n7997.in[1] (.names)                                             1.014    33.940
n7997.out[0] (.names)                                            0.261    34.201
n7998.in[1] (.names)                                             1.014    35.215
n7998.out[0] (.names)                                            0.261    35.476
n7877.in[2] (.names)                                             1.014    36.490
n7877.out[0] (.names)                                            0.261    36.751
n7890.in[0] (.names)                                             1.014    37.765
n7890.out[0] (.names)                                            0.261    38.026
n8000.in[0] (.names)                                             1.014    39.039
n8000.out[0] (.names)                                            0.261    39.300
n8002.in[3] (.names)                                             1.014    40.314
n8002.out[0] (.names)                                            0.261    40.575
n8003.in[2] (.names)                                             1.014    41.589
n8003.out[0] (.names)                                            0.261    41.850
n8005.in[0] (.names)                                             1.014    42.864
n8005.out[0] (.names)                                            0.261    43.125
n8006.in[1] (.names)                                             1.014    44.139
n8006.out[0] (.names)                                            0.261    44.400
n8007.in[0] (.names)                                             1.014    45.413
n8007.out[0] (.names)                                            0.261    45.674
n8008.in[0] (.names)                                             1.014    46.688
n8008.out[0] (.names)                                            0.261    46.949
n8009.in[1] (.names)                                             1.014    47.963
n8009.out[0] (.names)                                            0.261    48.224
n7885.in[0] (.names)                                             1.014    49.238
n7885.out[0] (.names)                                            0.261    49.499
n8011.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8011.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 68
Startpoint: n2854.Q[0] (.latch clocked by pclk)
Endpoint  : n7876.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2854.clk[0] (.latch)                                            1.014     1.014
n2854.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8258.in[0] (.names)                                             1.014     2.070
n8258.out[0] (.names)                                            0.261     2.331
n8259.in[3] (.names)                                             1.014     3.344
n8259.out[0] (.names)                                            0.261     3.605
n8260.in[3] (.names)                                             1.014     4.619
n8260.out[0] (.names)                                            0.261     4.880
n8261.in[1] (.names)                                             1.014     5.894
n8261.out[0] (.names)                                            0.261     6.155
n8265.in[0] (.names)                                             1.014     7.169
n8265.out[0] (.names)                                            0.261     7.430
n8267.in[0] (.names)                                             1.014     8.444
n8267.out[0] (.names)                                            0.261     8.705
n8707.in[0] (.names)                                             1.014     9.719
n8707.out[0] (.names)                                            0.261     9.980
n8709.in[0] (.names)                                             1.014    10.993
n8709.out[0] (.names)                                            0.261    11.254
n8710.in[0] (.names)                                             1.014    12.268
n8710.out[0] (.names)                                            0.261    12.529
n8711.in[0] (.names)                                             1.014    13.543
n8711.out[0] (.names)                                            0.261    13.804
n8643.in[0] (.names)                                             1.014    14.818
n8643.out[0] (.names)                                            0.261    15.079
n8649.in[0] (.names)                                             1.014    16.093
n8649.out[0] (.names)                                            0.261    16.354
n8651.in[0] (.names)                                             1.014    17.367
n8651.out[0] (.names)                                            0.261    17.628
n8652.in[0] (.names)                                             1.014    18.642
n8652.out[0] (.names)                                            0.261    18.903
n8658.in[0] (.names)                                             1.014    19.917
n8658.out[0] (.names)                                            0.261    20.178
n8659.in[0] (.names)                                             1.014    21.192
n8659.out[0] (.names)                                            0.261    21.453
n8660.in[0] (.names)                                             1.014    22.467
n8660.out[0] (.names)                                            0.261    22.728
n8663.in[0] (.names)                                             1.014    23.742
n8663.out[0] (.names)                                            0.261    24.003
n8655.in[0] (.names)                                             1.014    25.016
n8655.out[0] (.names)                                            0.261    25.277
n8656.in[0] (.names)                                             1.014    26.291
n8656.out[0] (.names)                                            0.261    26.552
n8671.in[0] (.names)                                             1.014    27.566
n8671.out[0] (.names)                                            0.261    27.827
n8672.in[1] (.names)                                             1.014    28.841
n8672.out[0] (.names)                                            0.261    29.102
n7836.in[0] (.names)                                             1.014    30.116
n7836.out[0] (.names)                                            0.261    30.377
n8682.in[1] (.names)                                             1.014    31.390
n8682.out[0] (.names)                                            0.261    31.651
n8683.in[0] (.names)                                             1.014    32.665
n8683.out[0] (.names)                                            0.261    32.926
n8687.in[1] (.names)                                             1.014    33.940
n8687.out[0] (.names)                                            0.261    34.201
n8693.in[1] (.names)                                             1.014    35.215
n8693.out[0] (.names)                                            0.261    35.476
n8689.in[0] (.names)                                             1.014    36.490
n8689.out[0] (.names)                                            0.261    36.751
n8690.in[1] (.names)                                             1.014    37.765
n8690.out[0] (.names)                                            0.261    38.026
n8691.in[1] (.names)                                             1.014    39.039
n8691.out[0] (.names)                                            0.261    39.300
n8692.in[0] (.names)                                             1.014    40.314
n8692.out[0] (.names)                                            0.261    40.575
n8695.in[1] (.names)                                             1.014    41.589
n8695.out[0] (.names)                                            0.261    41.850
n7883.in[0] (.names)                                             1.014    42.864
n7883.out[0] (.names)                                            0.261    43.125
n8650.in[0] (.names)                                             1.014    44.139
n8650.out[0] (.names)                                            0.261    44.400
n8678.in[0] (.names)                                             1.014    45.413
n8678.out[0] (.names)                                            0.261    45.674
n8680.in[1] (.names)                                             1.014    46.688
n8680.out[0] (.names)                                            0.261    46.949
n8681.in[1] (.names)                                             1.014    47.963
n8681.out[0] (.names)                                            0.261    48.224
n7875.in[0] (.names)                                             1.014    49.238
n7875.out[0] (.names)                                            0.261    49.499
n7876.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7876.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 69
Startpoint: n6330.Q[0] (.latch clocked by pclk)
Endpoint  : n7151.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6330.clk[0] (.latch)                                            1.014     1.014
n6330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7187.in[0] (.names)                                             1.014     2.070
n7187.out[0] (.names)                                            0.261     2.331
n6874.in[0] (.names)                                             1.014     3.344
n6874.out[0] (.names)                                            0.261     3.605
n6875.in[0] (.names)                                             1.014     4.619
n6875.out[0] (.names)                                            0.261     4.880
n6876.in[0] (.names)                                             1.014     5.894
n6876.out[0] (.names)                                            0.261     6.155
n6877.in[0] (.names)                                             1.014     7.169
n6877.out[0] (.names)                                            0.261     7.430
n6880.in[0] (.names)                                             1.014     8.444
n6880.out[0] (.names)                                            0.261     8.705
n6881.in[0] (.names)                                             1.014     9.719
n6881.out[0] (.names)                                            0.261     9.980
n6882.in[0] (.names)                                             1.014    10.993
n6882.out[0] (.names)                                            0.261    11.254
n6883.in[2] (.names)                                             1.014    12.268
n6883.out[0] (.names)                                            0.261    12.529
n6884.in[0] (.names)                                             1.014    13.543
n6884.out[0] (.names)                                            0.261    13.804
n6887.in[1] (.names)                                             1.014    14.818
n6887.out[0] (.names)                                            0.261    15.079
n6885.in[0] (.names)                                             1.014    16.093
n6885.out[0] (.names)                                            0.261    16.354
n6886.in[0] (.names)                                             1.014    17.367
n6886.out[0] (.names)                                            0.261    17.628
n6871.in[1] (.names)                                             1.014    18.642
n6871.out[0] (.names)                                            0.261    18.903
n6873.in[1] (.names)                                             1.014    19.917
n6873.out[0] (.names)                                            0.261    20.178
n6889.in[3] (.names)                                             1.014    21.192
n6889.out[0] (.names)                                            0.261    21.453
n6894.in[0] (.names)                                             1.014    22.467
n6894.out[0] (.names)                                            0.261    22.728
n6890.in[2] (.names)                                             1.014    23.742
n6890.out[0] (.names)                                            0.261    24.003
n6902.in[1] (.names)                                             1.014    25.016
n6902.out[0] (.names)                                            0.261    25.277
n6900.in[1] (.names)                                             1.014    26.291
n6900.out[0] (.names)                                            0.261    26.552
n6901.in[0] (.names)                                             1.014    27.566
n6901.out[0] (.names)                                            0.261    27.827
n6904.in[0] (.names)                                             1.014    28.841
n6904.out[0] (.names)                                            0.261    29.102
n6905.in[0] (.names)                                             1.014    30.116
n6905.out[0] (.names)                                            0.261    30.377
n6906.in[0] (.names)                                             1.014    31.390
n6906.out[0] (.names)                                            0.261    31.651
n6907.in[0] (.names)                                             1.014    32.665
n6907.out[0] (.names)                                            0.261    32.926
n7152.in[1] (.names)                                             1.014    33.940
n7152.out[0] (.names)                                            0.261    34.201
n7155.in[0] (.names)                                             1.014    35.215
n7155.out[0] (.names)                                            0.261    35.476
n7156.in[0] (.names)                                             1.014    36.490
n7156.out[0] (.names)                                            0.261    36.751
n7153.in[0] (.names)                                             1.014    37.765
n7153.out[0] (.names)                                            0.261    38.026
n7150.in[0] (.names)                                             1.014    39.039
n7150.out[0] (.names)                                            0.261    39.300
n7162.in[0] (.names)                                             1.014    40.314
n7162.out[0] (.names)                                            0.261    40.575
n7164.in[0] (.names)                                             1.014    41.589
n7164.out[0] (.names)                                            0.261    41.850
n7165.in[0] (.names)                                             1.014    42.864
n7165.out[0] (.names)                                            0.261    43.125
n7169.in[0] (.names)                                             1.014    44.139
n7169.out[0] (.names)                                            0.261    44.400
n7170.in[0] (.names)                                             1.014    45.413
n7170.out[0] (.names)                                            0.261    45.674
n7171.in[1] (.names)                                             1.014    46.688
n7171.out[0] (.names)                                            0.261    46.949
n7172.in[0] (.names)                                             1.014    47.963
n7172.out[0] (.names)                                            0.261    48.224
n6339.in[0] (.names)                                             1.014    49.238
n6339.out[0] (.names)                                            0.261    49.499
n7151.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7151.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 70
Startpoint: n6330.Q[0] (.latch clocked by pclk)
Endpoint  : n6340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6330.clk[0] (.latch)                                            1.014     1.014
n6330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7187.in[0] (.names)                                             1.014     2.070
n7187.out[0] (.names)                                            0.261     2.331
n6874.in[0] (.names)                                             1.014     3.344
n6874.out[0] (.names)                                            0.261     3.605
n6875.in[0] (.names)                                             1.014     4.619
n6875.out[0] (.names)                                            0.261     4.880
n6876.in[0] (.names)                                             1.014     5.894
n6876.out[0] (.names)                                            0.261     6.155
n6877.in[0] (.names)                                             1.014     7.169
n6877.out[0] (.names)                                            0.261     7.430
n6880.in[0] (.names)                                             1.014     8.444
n6880.out[0] (.names)                                            0.261     8.705
n6881.in[0] (.names)                                             1.014     9.719
n6881.out[0] (.names)                                            0.261     9.980
n6882.in[0] (.names)                                             1.014    10.993
n6882.out[0] (.names)                                            0.261    11.254
n6883.in[2] (.names)                                             1.014    12.268
n6883.out[0] (.names)                                            0.261    12.529
n6884.in[0] (.names)                                             1.014    13.543
n6884.out[0] (.names)                                            0.261    13.804
n6887.in[1] (.names)                                             1.014    14.818
n6887.out[0] (.names)                                            0.261    15.079
n6885.in[0] (.names)                                             1.014    16.093
n6885.out[0] (.names)                                            0.261    16.354
n6886.in[0] (.names)                                             1.014    17.367
n6886.out[0] (.names)                                            0.261    17.628
n6871.in[1] (.names)                                             1.014    18.642
n6871.out[0] (.names)                                            0.261    18.903
n6873.in[1] (.names)                                             1.014    19.917
n6873.out[0] (.names)                                            0.261    20.178
n6889.in[3] (.names)                                             1.014    21.192
n6889.out[0] (.names)                                            0.261    21.453
n6894.in[0] (.names)                                             1.014    22.467
n6894.out[0] (.names)                                            0.261    22.728
n6890.in[2] (.names)                                             1.014    23.742
n6890.out[0] (.names)                                            0.261    24.003
n6902.in[1] (.names)                                             1.014    25.016
n6902.out[0] (.names)                                            0.261    25.277
n6900.in[1] (.names)                                             1.014    26.291
n6900.out[0] (.names)                                            0.261    26.552
n6901.in[0] (.names)                                             1.014    27.566
n6901.out[0] (.names)                                            0.261    27.827
n6904.in[0] (.names)                                             1.014    28.841
n6904.out[0] (.names)                                            0.261    29.102
n6905.in[0] (.names)                                             1.014    30.116
n6905.out[0] (.names)                                            0.261    30.377
n6906.in[0] (.names)                                             1.014    31.390
n6906.out[0] (.names)                                            0.261    31.651
n6907.in[0] (.names)                                             1.014    32.665
n6907.out[0] (.names)                                            0.261    32.926
n7152.in[1] (.names)                                             1.014    33.940
n7152.out[0] (.names)                                            0.261    34.201
n7155.in[0] (.names)                                             1.014    35.215
n7155.out[0] (.names)                                            0.261    35.476
n7156.in[0] (.names)                                             1.014    36.490
n7156.out[0] (.names)                                            0.261    36.751
n7153.in[0] (.names)                                             1.014    37.765
n7153.out[0] (.names)                                            0.261    38.026
n7150.in[0] (.names)                                             1.014    39.039
n7150.out[0] (.names)                                            0.261    39.300
n7162.in[0] (.names)                                             1.014    40.314
n7162.out[0] (.names)                                            0.261    40.575
n7164.in[0] (.names)                                             1.014    41.589
n7164.out[0] (.names)                                            0.261    41.850
n7165.in[0] (.names)                                             1.014    42.864
n7165.out[0] (.names)                                            0.261    43.125
n7169.in[0] (.names)                                             1.014    44.139
n7169.out[0] (.names)                                            0.261    44.400
n7170.in[0] (.names)                                             1.014    45.413
n7170.out[0] (.names)                                            0.261    45.674
n7171.in[1] (.names)                                             1.014    46.688
n7171.out[0] (.names)                                            0.261    46.949
n7172.in[0] (.names)                                             1.014    47.963
n7172.out[0] (.names)                                            0.261    48.224
n6339.in[0] (.names)                                             1.014    49.238
n6339.out[0] (.names)                                            0.261    49.499
n6340.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6340.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 71
Startpoint: n5690.Q[0] (.latch clocked by pclk)
Endpoint  : n6354.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5690.clk[0] (.latch)                                            1.014     1.014
n5690.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6861.in[0] (.names)                                             1.014     2.070
n6861.out[0] (.names)                                            0.261     2.331
n6862.in[2] (.names)                                             1.014     3.344
n6862.out[0] (.names)                                            0.261     3.605
n6697.in[0] (.names)                                             1.014     4.619
n6697.out[0] (.names)                                            0.261     4.880
n6724.in[0] (.names)                                             1.014     5.894
n6724.out[0] (.names)                                            0.261     6.155
n6725.in[0] (.names)                                             1.014     7.169
n6725.out[0] (.names)                                            0.261     7.430
n6726.in[2] (.names)                                             1.014     8.444
n6726.out[0] (.names)                                            0.261     8.705
n6735.in[0] (.names)                                             1.014     9.719
n6735.out[0] (.names)                                            0.261     9.980
n6727.in[1] (.names)                                             1.014    10.993
n6727.out[0] (.names)                                            0.261    11.254
n6736.in[0] (.names)                                             1.014    12.268
n6736.out[0] (.names)                                            0.261    12.529
n6738.in[1] (.names)                                             1.014    13.543
n6738.out[0] (.names)                                            0.261    13.804
n6742.in[0] (.names)                                             1.014    14.818
n6742.out[0] (.names)                                            0.261    15.079
n6743.in[1] (.names)                                             1.014    16.093
n6743.out[0] (.names)                                            0.261    16.354
n6746.in[0] (.names)                                             1.014    17.367
n6746.out[0] (.names)                                            0.261    17.628
n6749.in[0] (.names)                                             1.014    18.642
n6749.out[0] (.names)                                            0.261    18.903
n6751.in[0] (.names)                                             1.014    19.917
n6751.out[0] (.names)                                            0.261    20.178
n6752.in[2] (.names)                                             1.014    21.192
n6752.out[0] (.names)                                            0.261    21.453
n6753.in[0] (.names)                                             1.014    22.467
n6753.out[0] (.names)                                            0.261    22.728
n6690.in[0] (.names)                                             1.014    23.742
n6690.out[0] (.names)                                            0.261    24.003
n6691.in[0] (.names)                                             1.014    25.016
n6691.out[0] (.names)                                            0.261    25.277
n6695.in[2] (.names)                                             1.014    26.291
n6695.out[0] (.names)                                            0.261    26.552
n6696.in[1] (.names)                                             1.014    27.566
n6696.out[0] (.names)                                            0.261    27.827
n6698.in[0] (.names)                                             1.014    28.841
n6698.out[0] (.names)                                            0.261    29.102
n6699.in[0] (.names)                                             1.014    30.116
n6699.out[0] (.names)                                            0.261    30.377
n6700.in[0] (.names)                                             1.014    31.390
n6700.out[0] (.names)                                            0.261    31.651
n6701.in[0] (.names)                                             1.014    32.665
n6701.out[0] (.names)                                            0.261    32.926
n6702.in[0] (.names)                                             1.014    33.940
n6702.out[0] (.names)                                            0.261    34.201
n6703.in[0] (.names)                                             1.014    35.215
n6703.out[0] (.names)                                            0.261    35.476
n6708.in[2] (.names)                                             1.014    36.490
n6708.out[0] (.names)                                            0.261    36.751
n6709.in[0] (.names)                                             1.014    37.765
n6709.out[0] (.names)                                            0.261    38.026
n6710.in[1] (.names)                                             1.014    39.039
n6710.out[0] (.names)                                            0.261    39.300
n6711.in[1] (.names)                                             1.014    40.314
n6711.out[0] (.names)                                            0.261    40.575
n6712.in[0] (.names)                                             1.014    41.589
n6712.out[0] (.names)                                            0.261    41.850
n6714.in[1] (.names)                                             1.014    42.864
n6714.out[0] (.names)                                            0.261    43.125
n6715.in[1] (.names)                                             1.014    44.139
n6715.out[0] (.names)                                            0.261    44.400
n6716.in[0] (.names)                                             1.014    45.413
n6716.out[0] (.names)                                            0.261    45.674
n6717.in[0] (.names)                                             1.014    46.688
n6717.out[0] (.names)                                            0.261    46.949
n5796.in[0] (.names)                                             1.014    47.963
n5796.out[0] (.names)                                            0.261    48.224
n6353.in[0] (.names)                                             1.014    49.238
n6353.out[0] (.names)                                            0.261    49.499
n6354.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6354.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n5690.Q[0] (.latch clocked by pclk)
Endpoint  : n6336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5690.clk[0] (.latch)                                            1.014     1.014
n5690.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6861.in[0] (.names)                                             1.014     2.070
n6861.out[0] (.names)                                            0.261     2.331
n6862.in[2] (.names)                                             1.014     3.344
n6862.out[0] (.names)                                            0.261     3.605
n6697.in[0] (.names)                                             1.014     4.619
n6697.out[0] (.names)                                            0.261     4.880
n6724.in[0] (.names)                                             1.014     5.894
n6724.out[0] (.names)                                            0.261     6.155
n6725.in[0] (.names)                                             1.014     7.169
n6725.out[0] (.names)                                            0.261     7.430
n6726.in[2] (.names)                                             1.014     8.444
n6726.out[0] (.names)                                            0.261     8.705
n6735.in[0] (.names)                                             1.014     9.719
n6735.out[0] (.names)                                            0.261     9.980
n6727.in[1] (.names)                                             1.014    10.993
n6727.out[0] (.names)                                            0.261    11.254
n6736.in[0] (.names)                                             1.014    12.268
n6736.out[0] (.names)                                            0.261    12.529
n6738.in[1] (.names)                                             1.014    13.543
n6738.out[0] (.names)                                            0.261    13.804
n6742.in[0] (.names)                                             1.014    14.818
n6742.out[0] (.names)                                            0.261    15.079
n6743.in[1] (.names)                                             1.014    16.093
n6743.out[0] (.names)                                            0.261    16.354
n6744.in[0] (.names)                                             1.014    17.367
n6744.out[0] (.names)                                            0.261    17.628
n6793.in[2] (.names)                                             1.014    18.642
n6793.out[0] (.names)                                            0.261    18.903
n6799.in[0] (.names)                                             1.014    19.917
n6799.out[0] (.names)                                            0.261    20.178
n6790.in[0] (.names)                                             1.014    21.192
n6790.out[0] (.names)                                            0.261    21.453
n6791.in[0] (.names)                                             1.014    22.467
n6791.out[0] (.names)                                            0.261    22.728
n6792.in[1] (.names)                                             1.014    23.742
n6792.out[0] (.names)                                            0.261    24.003
n6800.in[1] (.names)                                             1.014    25.016
n6800.out[0] (.names)                                            0.261    25.277
n6801.in[1] (.names)                                             1.014    26.291
n6801.out[0] (.names)                                            0.261    26.552
n6803.in[0] (.names)                                             1.014    27.566
n6803.out[0] (.names)                                            0.261    27.827
n6804.in[0] (.names)                                             1.014    28.841
n6804.out[0] (.names)                                            0.261    29.102
n6805.in[0] (.names)                                             1.014    30.116
n6805.out[0] (.names)                                            0.261    30.377
n6806.in[0] (.names)                                             1.014    31.390
n6806.out[0] (.names)                                            0.261    31.651
n6807.in[0] (.names)                                             1.014    32.665
n6807.out[0] (.names)                                            0.261    32.926
n6814.in[0] (.names)                                             1.014    33.940
n6814.out[0] (.names)                                            0.261    34.201
n6815.in[0] (.names)                                             1.014    35.215
n6815.out[0] (.names)                                            0.261    35.476
n6810.in[0] (.names)                                             1.014    36.490
n6810.out[0] (.names)                                            0.261    36.751
n6835.in[0] (.names)                                             1.014    37.765
n6835.out[0] (.names)                                            0.261    38.026
n6841.in[1] (.names)                                             1.014    39.039
n6841.out[0] (.names)                                            0.261    39.300
n5798.in[0] (.names)                                             1.014    40.314
n5798.out[0] (.names)                                            0.261    40.575
n6842.in[0] (.names)                                             1.014    41.589
n6842.out[0] (.names)                                            0.261    41.850
n6843.in[1] (.names)                                             1.014    42.864
n6843.out[0] (.names)                                            0.261    43.125
n6845.in[0] (.names)                                             1.014    44.139
n6845.out[0] (.names)                                            0.261    44.400
n6846.in[0] (.names)                                             1.014    45.413
n6846.out[0] (.names)                                            0.261    45.674
n6847.in[1] (.names)                                             1.014    46.688
n6847.out[0] (.names)                                            0.261    46.949
n6788.in[0] (.names)                                             1.014    47.963
n6788.out[0] (.names)                                            0.261    48.224
n6335.in[0] (.names)                                             1.014    49.238
n6335.out[0] (.names)                                            0.261    49.499
n6336.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6336.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n5777.Q[0] (.latch clocked by pclk)
Endpoint  : n5769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5777.clk[0] (.latch)                                            1.014     1.014
n5777.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5961.in[0] (.names)                                             1.014     2.070
n5961.out[0] (.names)                                            0.261     2.331
n5954.in[0] (.names)                                             1.014     3.344
n5954.out[0] (.names)                                            0.261     3.605
n5906.in[0] (.names)                                             1.014     4.619
n5906.out[0] (.names)                                            0.261     4.880
n6075.in[1] (.names)                                             1.014     5.894
n6075.out[0] (.names)                                            0.261     6.155
n6076.in[0] (.names)                                             1.014     7.169
n6076.out[0] (.names)                                            0.261     7.430
n6071.in[0] (.names)                                             1.014     8.444
n6071.out[0] (.names)                                            0.261     8.705
n6084.in[2] (.names)                                             1.014     9.719
n6084.out[0] (.names)                                            0.261     9.980
n6085.in[2] (.names)                                             1.014    10.993
n6085.out[0] (.names)                                            0.261    11.254
n6087.in[0] (.names)                                             1.014    12.268
n6087.out[0] (.names)                                            0.261    12.529
n6090.in[0] (.names)                                             1.014    13.543
n6090.out[0] (.names)                                            0.261    13.804
n6091.in[1] (.names)                                             1.014    14.818
n6091.out[0] (.names)                                            0.261    15.079
n6095.in[0] (.names)                                             1.014    16.093
n6095.out[0] (.names)                                            0.261    16.354
n6096.in[1] (.names)                                             1.014    17.367
n6096.out[0] (.names)                                            0.261    17.628
n6097.in[0] (.names)                                             1.014    18.642
n6097.out[0] (.names)                                            0.261    18.903
n6088.in[1] (.names)                                             1.014    19.917
n6088.out[0] (.names)                                            0.261    20.178
n6089.in[0] (.names)                                             1.014    21.192
n6089.out[0] (.names)                                            0.261    21.453
n6092.in[1] (.names)                                             1.014    22.467
n6092.out[0] (.names)                                            0.261    22.728
n6002.in[0] (.names)                                             1.014    23.742
n6002.out[0] (.names)                                            0.261    24.003
n6038.in[2] (.names)                                             1.014    25.016
n6038.out[0] (.names)                                            0.261    25.277
n6039.in[2] (.names)                                             1.014    26.291
n6039.out[0] (.names)                                            0.261    26.552
n6005.in[1] (.names)                                             1.014    27.566
n6005.out[0] (.names)                                            0.261    27.827
n6001.in[0] (.names)                                             1.014    28.841
n6001.out[0] (.names)                                            0.261    29.102
n6006.in[0] (.names)                                             1.014    30.116
n6006.out[0] (.names)                                            0.261    30.377
n6007.in[0] (.names)                                             1.014    31.390
n6007.out[0] (.names)                                            0.261    31.651
n6008.in[0] (.names)                                             1.014    32.665
n6008.out[0] (.names)                                            0.261    32.926
n6010.in[2] (.names)                                             1.014    33.940
n6010.out[0] (.names)                                            0.261    34.201
n6013.in[0] (.names)                                             1.014    35.215
n6013.out[0] (.names)                                            0.261    35.476
n6014.in[0] (.names)                                             1.014    36.490
n6014.out[0] (.names)                                            0.261    36.751
n6015.in[0] (.names)                                             1.014    37.765
n6015.out[0] (.names)                                            0.261    38.026
n6017.in[0] (.names)                                             1.014    39.039
n6017.out[0] (.names)                                            0.261    39.300
n5893.in[0] (.names)                                             1.014    40.314
n5893.out[0] (.names)                                            0.261    40.575
n5894.in[1] (.names)                                             1.014    41.589
n5894.out[0] (.names)                                            0.261    41.850
n5895.in[2] (.names)                                             1.014    42.864
n5895.out[0] (.names)                                            0.261    43.125
n5897.in[1] (.names)                                             1.014    44.139
n5897.out[0] (.names)                                            0.261    44.400
n5898.in[0] (.names)                                             1.014    45.413
n5898.out[0] (.names)                                            0.261    45.674
n5899.in[0] (.names)                                             1.014    46.688
n5899.out[0] (.names)                                            0.261    46.949
n5772.in[0] (.names)                                             1.014    47.963
n5772.out[0] (.names)                                            0.261    48.224
n5768.in[0] (.names)                                             1.014    49.238
n5768.out[0] (.names)                                            0.261    49.499
n5769.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5769.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n5777.Q[0] (.latch clocked by pclk)
Endpoint  : n2688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5777.clk[0] (.latch)                                            1.014     1.014
n5777.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5961.in[0] (.names)                                             1.014     2.070
n5961.out[0] (.names)                                            0.261     2.331
n5954.in[0] (.names)                                             1.014     3.344
n5954.out[0] (.names)                                            0.261     3.605
n5906.in[0] (.names)                                             1.014     4.619
n5906.out[0] (.names)                                            0.261     4.880
n6075.in[1] (.names)                                             1.014     5.894
n6075.out[0] (.names)                                            0.261     6.155
n6076.in[0] (.names)                                             1.014     7.169
n6076.out[0] (.names)                                            0.261     7.430
n6071.in[0] (.names)                                             1.014     8.444
n6071.out[0] (.names)                                            0.261     8.705
n6084.in[2] (.names)                                             1.014     9.719
n6084.out[0] (.names)                                            0.261     9.980
n6085.in[2] (.names)                                             1.014    10.993
n6085.out[0] (.names)                                            0.261    11.254
n6087.in[0] (.names)                                             1.014    12.268
n6087.out[0] (.names)                                            0.261    12.529
n6090.in[0] (.names)                                             1.014    13.543
n6090.out[0] (.names)                                            0.261    13.804
n6091.in[1] (.names)                                             1.014    14.818
n6091.out[0] (.names)                                            0.261    15.079
n6095.in[0] (.names)                                             1.014    16.093
n6095.out[0] (.names)                                            0.261    16.354
n6096.in[1] (.names)                                             1.014    17.367
n6096.out[0] (.names)                                            0.261    17.628
n6097.in[0] (.names)                                             1.014    18.642
n6097.out[0] (.names)                                            0.261    18.903
n6088.in[1] (.names)                                             1.014    19.917
n6088.out[0] (.names)                                            0.261    20.178
n6089.in[0] (.names)                                             1.014    21.192
n6089.out[0] (.names)                                            0.261    21.453
n6092.in[1] (.names)                                             1.014    22.467
n6092.out[0] (.names)                                            0.261    22.728
n6002.in[0] (.names)                                             1.014    23.742
n6002.out[0] (.names)                                            0.261    24.003
n6038.in[2] (.names)                                             1.014    25.016
n6038.out[0] (.names)                                            0.261    25.277
n6156.in[0] (.names)                                             1.014    26.291
n6156.out[0] (.names)                                            0.261    26.552
n6157.in[2] (.names)                                             1.014    27.566
n6157.out[0] (.names)                                            0.261    27.827
n6158.in[2] (.names)                                             1.014    28.841
n6158.out[0] (.names)                                            0.261    29.102
n6164.in[0] (.names)                                             1.014    30.116
n6164.out[0] (.names)                                            0.261    30.377
n6165.in[0] (.names)                                             1.014    31.390
n6165.out[0] (.names)                                            0.261    31.651
n6166.in[1] (.names)                                             1.014    32.665
n6166.out[0] (.names)                                            0.261    32.926
n6159.in[0] (.names)                                             1.014    33.940
n6159.out[0] (.names)                                            0.261    34.201
n6160.in[0] (.names)                                             1.014    35.215
n6160.out[0] (.names)                                            0.261    35.476
n6161.in[1] (.names)                                             1.014    36.490
n6161.out[0] (.names)                                            0.261    36.751
n6167.in[1] (.names)                                             1.014    37.765
n6167.out[0] (.names)                                            0.261    38.026
n6168.in[0] (.names)                                             1.014    39.039
n6168.out[0] (.names)                                            0.261    39.300
n6169.in[1] (.names)                                             1.014    40.314
n6169.out[0] (.names)                                            0.261    40.575
n6171.in[2] (.names)                                             1.014    41.589
n6171.out[0] (.names)                                            0.261    41.850
n6172.in[0] (.names)                                             1.014    42.864
n6172.out[0] (.names)                                            0.261    43.125
n6173.in[1] (.names)                                             1.014    44.139
n6173.out[0] (.names)                                            0.261    44.400
n6174.in[0] (.names)                                             1.014    45.413
n6174.out[0] (.names)                                            0.261    45.674
n5718.in[0] (.names)                                             1.014    46.688
n5718.out[0] (.names)                                            0.261    46.949
n6175.in[0] (.names)                                             1.014    47.963
n6175.out[0] (.names)                                            0.261    48.224
n2687.in[1] (.names)                                             1.014    49.238
n2687.out[0] (.names)                                            0.261    49.499
n2688.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2688.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n1104.Q[0] (.latch clocked by pclk)
Endpoint  : n655.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1104.clk[0] (.latch)                                            1.014     1.014
n1104.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2039.in[0] (.names)                                             1.014     2.070
n2039.out[0] (.names)                                            0.261     2.331
n2037.in[0] (.names)                                             1.014     3.344
n2037.out[0] (.names)                                            0.261     3.605
n2038.in[0] (.names)                                             1.014     4.619
n2038.out[0] (.names)                                            0.261     4.880
n2043.in[1] (.names)                                             1.014     5.894
n2043.out[0] (.names)                                            0.261     6.155
n2044.in[1] (.names)                                             1.014     7.169
n2044.out[0] (.names)                                            0.261     7.430
n2045.in[1] (.names)                                             1.014     8.444
n2045.out[0] (.names)                                            0.261     8.705
n2046.in[0] (.names)                                             1.014     9.719
n2046.out[0] (.names)                                            0.261     9.980
n2047.in[0] (.names)                                             1.014    10.993
n2047.out[0] (.names)                                            0.261    11.254
n2048.in[1] (.names)                                             1.014    12.268
n2048.out[0] (.names)                                            0.261    12.529
n2049.in[0] (.names)                                             1.014    13.543
n2049.out[0] (.names)                                            0.261    13.804
n2050.in[1] (.names)                                             1.014    14.818
n2050.out[0] (.names)                                            0.261    15.079
n2053.in[2] (.names)                                             1.014    16.093
n2053.out[0] (.names)                                            0.261    16.354
n2054.in[0] (.names)                                             1.014    17.367
n2054.out[0] (.names)                                            0.261    17.628
n2012.in[1] (.names)                                             1.014    18.642
n2012.out[0] (.names)                                            0.261    18.903
n1965.in[0] (.names)                                             1.014    19.917
n1965.out[0] (.names)                                            0.261    20.178
n1966.in[0] (.names)                                             1.014    21.192
n1966.out[0] (.names)                                            0.261    21.453
n1964.in[0] (.names)                                             1.014    22.467
n1964.out[0] (.names)                                            0.261    22.728
n1906.in[0] (.names)                                             1.014    23.742
n1906.out[0] (.names)                                            0.261    24.003
n1907.in[1] (.names)                                             1.014    25.016
n1907.out[0] (.names)                                            0.261    25.277
n1909.in[0] (.names)                                             1.014    26.291
n1909.out[0] (.names)                                            0.261    26.552
n1911.in[2] (.names)                                             1.014    27.566
n1911.out[0] (.names)                                            0.261    27.827
n1914.in[1] (.names)                                             1.014    28.841
n1914.out[0] (.names)                                            0.261    29.102
n1915.in[0] (.names)                                             1.014    30.116
n1915.out[0] (.names)                                            0.261    30.377
n1916.in[0] (.names)                                             1.014    31.390
n1916.out[0] (.names)                                            0.261    31.651
n1917.in[0] (.names)                                             1.014    32.665
n1917.out[0] (.names)                                            0.261    32.926
n1918.in[0] (.names)                                             1.014    33.940
n1918.out[0] (.names)                                            0.261    34.201
n1919.in[1] (.names)                                             1.014    35.215
n1919.out[0] (.names)                                            0.261    35.476
n1923.in[2] (.names)                                             1.014    36.490
n1923.out[0] (.names)                                            0.261    36.751
n1924.in[0] (.names)                                             1.014    37.765
n1924.out[0] (.names)                                            0.261    38.026
n1925.in[0] (.names)                                             1.014    39.039
n1925.out[0] (.names)                                            0.261    39.300
n1926.in[1] (.names)                                             1.014    40.314
n1926.out[0] (.names)                                            0.261    40.575
n1927.in[1] (.names)                                             1.014    41.589
n1927.out[0] (.names)                                            0.261    41.850
n1928.in[0] (.names)                                             1.014    42.864
n1928.out[0] (.names)                                            0.261    43.125
n1929.in[0] (.names)                                             1.014    44.139
n1929.out[0] (.names)                                            0.261    44.400
n1930.in[0] (.names)                                             1.014    45.413
n1930.out[0] (.names)                                            0.261    45.674
n1931.in[0] (.names)                                             1.014    46.688
n1931.out[0] (.names)                                            0.261    46.949
n663.in[0] (.names)                                              1.014    47.963
n663.out[0] (.names)                                             0.261    48.224
n654.in[0] (.names)                                              1.014    49.238
n654.out[0] (.names)                                             0.261    49.499
n655.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n655.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n1104.Q[0] (.latch clocked by pclk)
Endpoint  : n1991.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1104.clk[0] (.latch)                                            1.014     1.014
n1104.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2039.in[0] (.names)                                             1.014     2.070
n2039.out[0] (.names)                                            0.261     2.331
n2037.in[0] (.names)                                             1.014     3.344
n2037.out[0] (.names)                                            0.261     3.605
n2038.in[0] (.names)                                             1.014     4.619
n2038.out[0] (.names)                                            0.261     4.880
n2043.in[1] (.names)                                             1.014     5.894
n2043.out[0] (.names)                                            0.261     6.155
n2044.in[1] (.names)                                             1.014     7.169
n2044.out[0] (.names)                                            0.261     7.430
n2045.in[1] (.names)                                             1.014     8.444
n2045.out[0] (.names)                                            0.261     8.705
n2046.in[0] (.names)                                             1.014     9.719
n2046.out[0] (.names)                                            0.261     9.980
n2047.in[0] (.names)                                             1.014    10.993
n2047.out[0] (.names)                                            0.261    11.254
n2048.in[1] (.names)                                             1.014    12.268
n2048.out[0] (.names)                                            0.261    12.529
n2049.in[0] (.names)                                             1.014    13.543
n2049.out[0] (.names)                                            0.261    13.804
n2050.in[1] (.names)                                             1.014    14.818
n2050.out[0] (.names)                                            0.261    15.079
n2053.in[2] (.names)                                             1.014    16.093
n2053.out[0] (.names)                                            0.261    16.354
n2054.in[0] (.names)                                             1.014    17.367
n2054.out[0] (.names)                                            0.261    17.628
n2012.in[1] (.names)                                             1.014    18.642
n2012.out[0] (.names)                                            0.261    18.903
n1965.in[0] (.names)                                             1.014    19.917
n1965.out[0] (.names)                                            0.261    20.178
n1966.in[0] (.names)                                             1.014    21.192
n1966.out[0] (.names)                                            0.261    21.453
n1964.in[0] (.names)                                             1.014    22.467
n1964.out[0] (.names)                                            0.261    22.728
n1906.in[0] (.names)                                             1.014    23.742
n1906.out[0] (.names)                                            0.261    24.003
n1907.in[1] (.names)                                             1.014    25.016
n1907.out[0] (.names)                                            0.261    25.277
n1909.in[0] (.names)                                             1.014    26.291
n1909.out[0] (.names)                                            0.261    26.552
n1911.in[2] (.names)                                             1.014    27.566
n1911.out[0] (.names)                                            0.261    27.827
n1914.in[1] (.names)                                             1.014    28.841
n1914.out[0] (.names)                                            0.261    29.102
n1915.in[0] (.names)                                             1.014    30.116
n1915.out[0] (.names)                                            0.261    30.377
n1916.in[0] (.names)                                             1.014    31.390
n1916.out[0] (.names)                                            0.261    31.651
n1917.in[0] (.names)                                             1.014    32.665
n1917.out[0] (.names)                                            0.261    32.926
n1918.in[0] (.names)                                             1.014    33.940
n1918.out[0] (.names)                                            0.261    34.201
n1919.in[1] (.names)                                             1.014    35.215
n1919.out[0] (.names)                                            0.261    35.476
n1920.in[0] (.names)                                             1.014    36.490
n1920.out[0] (.names)                                            0.261    36.751
n1977.in[0] (.names)                                             1.014    37.765
n1977.out[0] (.names)                                            0.261    38.026
n1981.in[1] (.names)                                             1.014    39.039
n1981.out[0] (.names)                                            0.261    39.300
n1982.in[0] (.names)                                             1.014    40.314
n1982.out[0] (.names)                                            0.261    40.575
n1973.in[1] (.names)                                             1.014    41.589
n1973.out[0] (.names)                                            0.261    41.850
n1976.in[0] (.names)                                             1.014    42.864
n1976.out[0] (.names)                                            0.261    43.125
n1983.in[0] (.names)                                             1.014    44.139
n1983.out[0] (.names)                                            0.261    44.400
n1984.in[1] (.names)                                             1.014    45.413
n1984.out[0] (.names)                                            0.261    45.674
n1995.in[1] (.names)                                             1.014    46.688
n1995.out[0] (.names)                                            0.261    46.949
n643.in[0] (.names)                                              1.014    47.963
n643.out[0] (.names)                                             0.261    48.224
n1107.in[0] (.names)                                             1.014    49.238
n1107.out[0] (.names)                                            0.261    49.499
n1991.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1991.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n1104.Q[0] (.latch clocked by pclk)
Endpoint  : n1108.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1104.clk[0] (.latch)                                            1.014     1.014
n1104.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2039.in[0] (.names)                                             1.014     2.070
n2039.out[0] (.names)                                            0.261     2.331
n2037.in[0] (.names)                                             1.014     3.344
n2037.out[0] (.names)                                            0.261     3.605
n2038.in[0] (.names)                                             1.014     4.619
n2038.out[0] (.names)                                            0.261     4.880
n2043.in[1] (.names)                                             1.014     5.894
n2043.out[0] (.names)                                            0.261     6.155
n2044.in[1] (.names)                                             1.014     7.169
n2044.out[0] (.names)                                            0.261     7.430
n2045.in[1] (.names)                                             1.014     8.444
n2045.out[0] (.names)                                            0.261     8.705
n2046.in[0] (.names)                                             1.014     9.719
n2046.out[0] (.names)                                            0.261     9.980
n2047.in[0] (.names)                                             1.014    10.993
n2047.out[0] (.names)                                            0.261    11.254
n2048.in[1] (.names)                                             1.014    12.268
n2048.out[0] (.names)                                            0.261    12.529
n2049.in[0] (.names)                                             1.014    13.543
n2049.out[0] (.names)                                            0.261    13.804
n2050.in[1] (.names)                                             1.014    14.818
n2050.out[0] (.names)                                            0.261    15.079
n2053.in[2] (.names)                                             1.014    16.093
n2053.out[0] (.names)                                            0.261    16.354
n2054.in[0] (.names)                                             1.014    17.367
n2054.out[0] (.names)                                            0.261    17.628
n2012.in[1] (.names)                                             1.014    18.642
n2012.out[0] (.names)                                            0.261    18.903
n1965.in[0] (.names)                                             1.014    19.917
n1965.out[0] (.names)                                            0.261    20.178
n1966.in[0] (.names)                                             1.014    21.192
n1966.out[0] (.names)                                            0.261    21.453
n1964.in[0] (.names)                                             1.014    22.467
n1964.out[0] (.names)                                            0.261    22.728
n1906.in[0] (.names)                                             1.014    23.742
n1906.out[0] (.names)                                            0.261    24.003
n1907.in[1] (.names)                                             1.014    25.016
n1907.out[0] (.names)                                            0.261    25.277
n1909.in[0] (.names)                                             1.014    26.291
n1909.out[0] (.names)                                            0.261    26.552
n1911.in[2] (.names)                                             1.014    27.566
n1911.out[0] (.names)                                            0.261    27.827
n1914.in[1] (.names)                                             1.014    28.841
n1914.out[0] (.names)                                            0.261    29.102
n1915.in[0] (.names)                                             1.014    30.116
n1915.out[0] (.names)                                            0.261    30.377
n1916.in[0] (.names)                                             1.014    31.390
n1916.out[0] (.names)                                            0.261    31.651
n1917.in[0] (.names)                                             1.014    32.665
n1917.out[0] (.names)                                            0.261    32.926
n1918.in[0] (.names)                                             1.014    33.940
n1918.out[0] (.names)                                            0.261    34.201
n1919.in[1] (.names)                                             1.014    35.215
n1919.out[0] (.names)                                            0.261    35.476
n1920.in[0] (.names)                                             1.014    36.490
n1920.out[0] (.names)                                            0.261    36.751
n1977.in[0] (.names)                                             1.014    37.765
n1977.out[0] (.names)                                            0.261    38.026
n1981.in[1] (.names)                                             1.014    39.039
n1981.out[0] (.names)                                            0.261    39.300
n1982.in[0] (.names)                                             1.014    40.314
n1982.out[0] (.names)                                            0.261    40.575
n1973.in[1] (.names)                                             1.014    41.589
n1973.out[0] (.names)                                            0.261    41.850
n1976.in[0] (.names)                                             1.014    42.864
n1976.out[0] (.names)                                            0.261    43.125
n1983.in[0] (.names)                                             1.014    44.139
n1983.out[0] (.names)                                            0.261    44.400
n1984.in[1] (.names)                                             1.014    45.413
n1984.out[0] (.names)                                            0.261    45.674
n1995.in[1] (.names)                                             1.014    46.688
n1995.out[0] (.names)                                            0.261    46.949
n643.in[0] (.names)                                              1.014    47.963
n643.out[0] (.names)                                             0.261    48.224
n1107.in[0] (.names)                                             1.014    49.238
n1107.out[0] (.names)                                            0.261    49.499
n1108.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1108.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 78
Startpoint: n3627.Q[0] (.latch clocked by pclk)
Endpoint  : n146.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3627.clk[0] (.latch)                                            1.014     1.014
n3627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3612.in[0] (.names)                                             1.014     2.070
n3612.out[0] (.names)                                            0.261     2.331
n3618.in[0] (.names)                                             1.014     3.344
n3618.out[0] (.names)                                            0.261     3.605
n3580.in[0] (.names)                                             1.014     4.619
n3580.out[0] (.names)                                            0.261     4.880
n3578.in[1] (.names)                                             1.014     5.894
n3578.out[0] (.names)                                            0.261     6.155
n3875.in[2] (.names)                                             1.014     7.169
n3875.out[0] (.names)                                            0.261     7.430
n3876.in[0] (.names)                                             1.014     8.444
n3876.out[0] (.names)                                            0.261     8.705
n3877.in[0] (.names)                                             1.014     9.719
n3877.out[0] (.names)                                            0.261     9.980
n3878.in[0] (.names)                                             1.014    10.993
n3878.out[0] (.names)                                            0.261    11.254
n3879.in[2] (.names)                                             1.014    12.268
n3879.out[0] (.names)                                            0.261    12.529
n3880.in[0] (.names)                                             1.014    13.543
n3880.out[0] (.names)                                            0.261    13.804
n3873.in[0] (.names)                                             1.014    14.818
n3873.out[0] (.names)                                            0.261    15.079
n3874.in[1] (.names)                                             1.014    16.093
n3874.out[0] (.names)                                            0.261    16.354
n3881.in[1] (.names)                                             1.014    17.367
n3881.out[0] (.names)                                            0.261    17.628
n3882.in[0] (.names)                                             1.014    18.642
n3882.out[0] (.names)                                            0.261    18.903
n3885.in[0] (.names)                                             1.014    19.917
n3885.out[0] (.names)                                            0.261    20.178
n3890.in[2] (.names)                                             1.014    21.192
n3890.out[0] (.names)                                            0.261    21.453
n3891.in[2] (.names)                                             1.014    22.467
n3891.out[0] (.names)                                            0.261    22.728
n3892.in[1] (.names)                                             1.014    23.742
n3892.out[0] (.names)                                            0.261    24.003
n3893.in[0] (.names)                                             1.014    25.016
n3893.out[0] (.names)                                            0.261    25.277
n3894.in[1] (.names)                                             1.014    26.291
n3894.out[0] (.names)                                            0.261    26.552
n3895.in[0] (.names)                                             1.014    27.566
n3895.out[0] (.names)                                            0.261    27.827
n3897.in[0] (.names)                                             1.014    28.841
n3897.out[0] (.names)                                            0.261    29.102
n3899.in[0] (.names)                                             1.014    30.116
n3899.out[0] (.names)                                            0.261    30.377
n3900.in[0] (.names)                                             1.014    31.390
n3900.out[0] (.names)                                            0.261    31.651
n3901.in[1] (.names)                                             1.014    32.665
n3901.out[0] (.names)                                            0.261    32.926
n3808.in[0] (.names)                                             1.014    33.940
n3808.out[0] (.names)                                            0.261    34.201
n3809.in[3] (.names)                                             1.014    35.215
n3809.out[0] (.names)                                            0.261    35.476
n3827.in[2] (.names)                                             1.014    36.490
n3827.out[0] (.names)                                            0.261    36.751
n3863.in[1] (.names)                                             1.014    37.765
n3863.out[0] (.names)                                            0.261    38.026
n3523.in[0] (.names)                                             1.014    39.039
n3523.out[0] (.names)                                            0.261    39.300
n3524.in[3] (.names)                                             1.014    40.314
n3524.out[0] (.names)                                            0.261    40.575
n3525.in[2] (.names)                                             1.014    41.589
n3525.out[0] (.names)                                            0.261    41.850
n3526.in[2] (.names)                                             1.014    42.864
n3526.out[0] (.names)                                            0.261    43.125
n3527.in[1] (.names)                                             1.014    44.139
n3527.out[0] (.names)                                            0.261    44.400
n3528.in[0] (.names)                                             1.014    45.413
n3528.out[0] (.names)                                            0.261    45.674
n3519.in[0] (.names)                                             1.014    46.688
n3519.out[0] (.names)                                            0.261    46.949
n3520.in[0] (.names)                                             1.014    47.963
n3520.out[0] (.names)                                            0.261    48.224
n2680.in[0] (.names)                                             1.014    49.238
n2680.out[0] (.names)                                            0.261    49.499
n146.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n146.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 79
Startpoint: n5714.Q[0] (.latch clocked by pclk)
Endpoint  : n5787.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5714.clk[0] (.latch)                                            1.014     1.014
n5714.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5875.in[0] (.names)                                             1.014     2.070
n5875.out[0] (.names)                                            0.261     2.331
n5889.in[1] (.names)                                             1.014     3.344
n5889.out[0] (.names)                                            0.261     3.605
n5890.in[0] (.names)                                             1.014     4.619
n5890.out[0] (.names)                                            0.261     4.880
n5823.in[0] (.names)                                             1.014     5.894
n5823.out[0] (.names)                                            0.261     6.155
n5872.in[2] (.names)                                             1.014     7.169
n5872.out[0] (.names)                                            0.261     7.430
n5874.in[1] (.names)                                             1.014     8.444
n5874.out[0] (.names)                                            0.261     8.705
n5877.in[0] (.names)                                             1.014     9.719
n5877.out[0] (.names)                                            0.261     9.980
n5878.in[0] (.names)                                             1.014    10.993
n5878.out[0] (.names)                                            0.261    11.254
n5879.in[1] (.names)                                             1.014    12.268
n5879.out[0] (.names)                                            0.261    12.529
n5880.in[0] (.names)                                             1.014    13.543
n5880.out[0] (.names)                                            0.261    13.804
n5885.in[0] (.names)                                             1.014    14.818
n5885.out[0] (.names)                                            0.261    15.079
n5886.in[0] (.names)                                             1.014    16.093
n5886.out[0] (.names)                                            0.261    16.354
n5831.in[0] (.names)                                             1.014    17.367
n5831.out[0] (.names)                                            0.261    17.628
n6233.in[2] (.names)                                             1.014    18.642
n6233.out[0] (.names)                                            0.261    18.903
n6234.in[0] (.names)                                             1.014    19.917
n6234.out[0] (.names)                                            0.261    20.178
n6235.in[0] (.names)                                             1.014    21.192
n6235.out[0] (.names)                                            0.261    21.453
n6279.in[0] (.names)                                             1.014    22.467
n6279.out[0] (.names)                                            0.261    22.728
n6281.in[0] (.names)                                             1.014    23.742
n6281.out[0] (.names)                                            0.261    24.003
n6283.in[1] (.names)                                             1.014    25.016
n6283.out[0] (.names)                                            0.261    25.277
n6286.in[0] (.names)                                             1.014    26.291
n6286.out[0] (.names)                                            0.261    26.552
n6313.in[1] (.names)                                             1.014    27.566
n6313.out[0] (.names)                                            0.261    27.827
n6247.in[0] (.names)                                             1.014    28.841
n6247.out[0] (.names)                                            0.261    29.102
n6299.in[0] (.names)                                             1.014    30.116
n6299.out[0] (.names)                                            0.261    30.377
n6300.in[1] (.names)                                             1.014    31.390
n6300.out[0] (.names)                                            0.261    31.651
n6301.in[2] (.names)                                             1.014    32.665
n6301.out[0] (.names)                                            0.261    32.926
n6303.in[0] (.names)                                             1.014    33.940
n6303.out[0] (.names)                                            0.261    34.201
n6304.in[0] (.names)                                             1.014    35.215
n6304.out[0] (.names)                                            0.261    35.476
n6253.in[0] (.names)                                             1.014    36.490
n6253.out[0] (.names)                                            0.261    36.751
n6305.in[1] (.names)                                             1.014    37.765
n6305.out[0] (.names)                                            0.261    38.026
n6307.in[1] (.names)                                             1.014    39.039
n6307.out[0] (.names)                                            0.261    39.300
n6308.in[0] (.names)                                             1.014    40.314
n6308.out[0] (.names)                                            0.261    40.575
n6314.in[1] (.names)                                             1.014    41.589
n6314.out[0] (.names)                                            0.261    41.850
n6317.in[0] (.names)                                             1.014    42.864
n6317.out[0] (.names)                                            0.261    43.125
n6318.in[0] (.names)                                             1.014    44.139
n6318.out[0] (.names)                                            0.261    44.400
n5810.in[0] (.names)                                             1.014    45.413
n5810.out[0] (.names)                                            0.261    45.674
n6319.in[0] (.names)                                             1.014    46.688
n6319.out[0] (.names)                                            0.261    46.949
n6320.in[2] (.names)                                             1.014    47.963
n6320.out[0] (.names)                                            0.261    48.224
n5786.in[1] (.names)                                             1.014    49.238
n5786.out[0] (.names)                                            0.261    49.499
n5787.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5787.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 80
Startpoint: n4183.Q[0] (.latch clocked by pclk)
Endpoint  : n4308.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4183.clk[0] (.latch)                                            1.014     1.014
n4183.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4184.in[0] (.names)                                             1.014     2.070
n4184.out[0] (.names)                                            0.261     2.331
n4008.in[0] (.names)                                             1.014     3.344
n4008.out[0] (.names)                                            0.261     3.605
n4348.in[1] (.names)                                             1.014     4.619
n4348.out[0] (.names)                                            0.261     4.880
n4351.in[0] (.names)                                             1.014     5.894
n4351.out[0] (.names)                                            0.261     6.155
n4352.in[0] (.names)                                             1.014     7.169
n4352.out[0] (.names)                                            0.261     7.430
n4361.in[0] (.names)                                             1.014     8.444
n4361.out[0] (.names)                                            0.261     8.705
n4286.in[0] (.names)                                             1.014     9.719
n4286.out[0] (.names)                                            0.261     9.980
n4232.in[0] (.names)                                             1.014    10.993
n4232.out[0] (.names)                                            0.261    11.254
n4249.in[0] (.names)                                             1.014    12.268
n4249.out[0] (.names)                                            0.261    12.529
n4251.in[1] (.names)                                             1.014    13.543
n4251.out[0] (.names)                                            0.261    13.804
n4252.in[0] (.names)                                             1.014    14.818
n4252.out[0] (.names)                                            0.261    15.079
n4238.in[0] (.names)                                             1.014    16.093
n4238.out[0] (.names)                                            0.261    16.354
n4245.in[1] (.names)                                             1.014    17.367
n4245.out[0] (.names)                                            0.261    17.628
n4246.in[1] (.names)                                             1.014    18.642
n4246.out[0] (.names)                                            0.261    18.903
n4248.in[1] (.names)                                             1.014    19.917
n4248.out[0] (.names)                                            0.261    20.178
n4253.in[1] (.names)                                             1.014    21.192
n4253.out[0] (.names)                                            0.261    21.453
n4254.in[0] (.names)                                             1.014    22.467
n4254.out[0] (.names)                                            0.261    22.728
n4242.in[0] (.names)                                             1.014    23.742
n4242.out[0] (.names)                                            0.261    24.003
n4239.in[0] (.names)                                             1.014    25.016
n4239.out[0] (.names)                                            0.261    25.277
n4236.in[1] (.names)                                             1.014    26.291
n4236.out[0] (.names)                                            0.261    26.552
n4237.in[0] (.names)                                             1.014    27.566
n4237.out[0] (.names)                                            0.261    27.827
n4255.in[1] (.names)                                             1.014    28.841
n4255.out[0] (.names)                                            0.261    29.102
n4256.in[0] (.names)                                             1.014    30.116
n4256.out[0] (.names)                                            0.261    30.377
n4257.in[0] (.names)                                             1.014    31.390
n4257.out[0] (.names)                                            0.261    31.651
n4295.in[1] (.names)                                             1.014    32.665
n4295.out[0] (.names)                                            0.261    32.926
n4297.in[1] (.names)                                             1.014    33.940
n4297.out[0] (.names)                                            0.261    34.201
n4289.in[1] (.names)                                             1.014    35.215
n4289.out[0] (.names)                                            0.261    35.476
n4283.in[0] (.names)                                             1.014    36.490
n4283.out[0] (.names)                                            0.261    36.751
n4285.in[0] (.names)                                             1.014    37.765
n4285.out[0] (.names)                                            0.261    38.026
n4220.in[0] (.names)                                             1.014    39.039
n4220.out[0] (.names)                                            0.261    39.300
n4309.in[1] (.names)                                             1.014    40.314
n4309.out[0] (.names)                                            0.261    40.575
n4272.in[0] (.names)                                             1.014    41.589
n4272.out[0] (.names)                                            0.261    41.850
n4305.in[0] (.names)                                             1.014    42.864
n4305.out[0] (.names)                                            0.261    43.125
n4301.in[3] (.names)                                             1.014    44.139
n4301.out[0] (.names)                                            0.261    44.400
n4306.in[1] (.names)                                             1.014    45.413
n4306.out[0] (.names)                                            0.261    45.674
n4307.in[0] (.names)                                             1.014    46.688
n4307.out[0] (.names)                                            0.261    46.949
n4300.in[1] (.names)                                             1.014    47.963
n4300.out[0] (.names)                                            0.261    48.224
n4308.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4308.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 81
Startpoint: n4192.Q[0] (.latch clocked by pclk)
Endpoint  : n4387.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4192.clk[0] (.latch)                                            1.014     1.014
n4192.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4362.in[0] (.names)                                             1.014     2.070
n4362.out[0] (.names)                                            0.261     2.331
n4366.in[0] (.names)                                             1.014     3.344
n4366.out[0] (.names)                                            0.261     3.605
n4367.in[0] (.names)                                             1.014     4.619
n4367.out[0] (.names)                                            0.261     4.880
n4369.in[0] (.names)                                             1.014     5.894
n4369.out[0] (.names)                                            0.261     6.155
n4370.in[0] (.names)                                             1.014     7.169
n4370.out[0] (.names)                                            0.261     7.430
n4371.in[0] (.names)                                             1.014     8.444
n4371.out[0] (.names)                                            0.261     8.705
n4374.in[0] (.names)                                             1.014     9.719
n4374.out[0] (.names)                                            0.261     9.980
n4281.in[1] (.names)                                             1.014    10.993
n4281.out[0] (.names)                                            0.261    11.254
n5089.in[0] (.names)                                             1.014    12.268
n5089.out[0] (.names)                                            0.261    12.529
n5093.in[0] (.names)                                             1.014    13.543
n5093.out[0] (.names)                                            0.261    13.804
n5094.in[0] (.names)                                             1.014    14.818
n5094.out[0] (.names)                                            0.261    15.079
n5096.in[0] (.names)                                             1.014    16.093
n5096.out[0] (.names)                                            0.261    16.354
n5033.in[0] (.names)                                             1.014    17.367
n5033.out[0] (.names)                                            0.261    17.628
n5034.in[2] (.names)                                             1.014    18.642
n5034.out[0] (.names)                                            0.261    18.903
n5037.in[1] (.names)                                             1.014    19.917
n5037.out[0] (.names)                                            0.261    20.178
n5039.in[1] (.names)                                             1.014    21.192
n5039.out[0] (.names)                                            0.261    21.453
n5040.in[0] (.names)                                             1.014    22.467
n5040.out[0] (.names)                                            0.261    22.728
n5045.in[1] (.names)                                             1.014    23.742
n5045.out[0] (.names)                                            0.261    24.003
n5047.in[0] (.names)                                             1.014    25.016
n5047.out[0] (.names)                                            0.261    25.277
n5041.in[0] (.names)                                             1.014    26.291
n5041.out[0] (.names)                                            0.261    26.552
n5042.in[0] (.names)                                             1.014    27.566
n5042.out[0] (.names)                                            0.261    27.827
n5043.in[1] (.names)                                             1.014    28.841
n5043.out[0] (.names)                                            0.261    29.102
n5051.in[0] (.names)                                             1.014    30.116
n5051.out[0] (.names)                                            0.261    30.377
n5052.in[1] (.names)                                             1.014    31.390
n5052.out[0] (.names)                                            0.261    31.651
n5053.in[0] (.names)                                             1.014    32.665
n5053.out[0] (.names)                                            0.261    32.926
n5009.in[3] (.names)                                             1.014    33.940
n5009.out[0] (.names)                                            0.261    34.201
n5063.in[1] (.names)                                             1.014    35.215
n5063.out[0] (.names)                                            0.261    35.476
n5064.in[0] (.names)                                             1.014    36.490
n5064.out[0] (.names)                                            0.261    36.751
n5067.in[2] (.names)                                             1.014    37.765
n5067.out[0] (.names)                                            0.261    38.026
n5068.in[0] (.names)                                             1.014    39.039
n5068.out[0] (.names)                                            0.261    39.300
n5069.in[0] (.names)                                             1.014    40.314
n5069.out[0] (.names)                                            0.261    40.575
n5071.in[0] (.names)                                             1.014    41.589
n5071.out[0] (.names)                                            0.261    41.850
n5072.in[0] (.names)                                             1.014    42.864
n5072.out[0] (.names)                                            0.261    43.125
n5061.in[0] (.names)                                             1.014    44.139
n5061.out[0] (.names)                                            0.261    44.400
n5079.in[0] (.names)                                             1.014    45.413
n5079.out[0] (.names)                                            0.261    45.674
n5082.in[0] (.names)                                             1.014    46.688
n5082.out[0] (.names)                                            0.261    46.949
n4386.in[0] (.names)                                             1.014    47.963
n4386.out[0] (.names)                                            0.261    48.224
n4387.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4387.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 82
Startpoint: n4192.Q[0] (.latch clocked by pclk)
Endpoint  : n4397.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4192.clk[0] (.latch)                                            1.014     1.014
n4192.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4362.in[0] (.names)                                             1.014     2.070
n4362.out[0] (.names)                                            0.261     2.331
n4366.in[0] (.names)                                             1.014     3.344
n4366.out[0] (.names)                                            0.261     3.605
n4367.in[0] (.names)                                             1.014     4.619
n4367.out[0] (.names)                                            0.261     4.880
n4369.in[0] (.names)                                             1.014     5.894
n4369.out[0] (.names)                                            0.261     6.155
n4370.in[0] (.names)                                             1.014     7.169
n4370.out[0] (.names)                                            0.261     7.430
n4371.in[0] (.names)                                             1.014     8.444
n4371.out[0] (.names)                                            0.261     8.705
n4374.in[0] (.names)                                             1.014     9.719
n4374.out[0] (.names)                                            0.261     9.980
n4281.in[1] (.names)                                             1.014    10.993
n4281.out[0] (.names)                                            0.261    11.254
n5089.in[0] (.names)                                             1.014    12.268
n5089.out[0] (.names)                                            0.261    12.529
n4961.in[0] (.names)                                             1.014    13.543
n4961.out[0] (.names)                                            0.261    13.804
n4964.in[0] (.names)                                             1.014    14.818
n4964.out[0] (.names)                                            0.261    15.079
n4965.in[0] (.names)                                             1.014    16.093
n4965.out[0] (.names)                                            0.261    16.354
n4966.in[0] (.names)                                             1.014    17.367
n4966.out[0] (.names)                                            0.261    17.628
n4970.in[0] (.names)                                             1.014    18.642
n4970.out[0] (.names)                                            0.261    18.903
n4971.in[0] (.names)                                             1.014    19.917
n4971.out[0] (.names)                                            0.261    20.178
n4967.in[1] (.names)                                             1.014    21.192
n4967.out[0] (.names)                                            0.261    21.453
n4968.in[0] (.names)                                             1.014    22.467
n4968.out[0] (.names)                                            0.261    22.728
n4981.in[2] (.names)                                             1.014    23.742
n4981.out[0] (.names)                                            0.261    24.003
n4982.in[2] (.names)                                             1.014    25.016
n4982.out[0] (.names)                                            0.261    25.277
n4983.in[2] (.names)                                             1.014    26.291
n4983.out[0] (.names)                                            0.261    26.552
n4986.in[0] (.names)                                             1.014    27.566
n4986.out[0] (.names)                                            0.261    27.827
n4987.in[0] (.names)                                             1.014    28.841
n4987.out[0] (.names)                                            0.261    29.102
n4988.in[1] (.names)                                             1.014    30.116
n4988.out[0] (.names)                                            0.261    30.377
n4989.in[0] (.names)                                             1.014    31.390
n4989.out[0] (.names)                                            0.261    31.651
n4990.in[0] (.names)                                             1.014    32.665
n4990.out[0] (.names)                                            0.261    32.926
n4991.in[0] (.names)                                             1.014    33.940
n4991.out[0] (.names)                                            0.261    34.201
n5000.in[0] (.names)                                             1.014    35.215
n5000.out[0] (.names)                                            0.261    35.476
n4993.in[0] (.names)                                             1.014    36.490
n4993.out[0] (.names)                                            0.261    36.751
n4994.in[3] (.names)                                             1.014    37.765
n4994.out[0] (.names)                                            0.261    38.026
n4996.in[2] (.names)                                             1.014    39.039
n4996.out[0] (.names)                                            0.261    39.300
n4997.in[0] (.names)                                             1.014    40.314
n4997.out[0] (.names)                                            0.261    40.575
n4998.in[0] (.names)                                             1.014    41.589
n4998.out[0] (.names)                                            0.261    41.850
n4999.in[1] (.names)                                             1.014    42.864
n4999.out[0] (.names)                                            0.261    43.125
n5002.in[1] (.names)                                             1.014    44.139
n5002.out[0] (.names)                                            0.261    44.400
n4433.in[1] (.names)                                             1.014    45.413
n4433.out[0] (.names)                                            0.261    45.674
n5016.in[1] (.names)                                             1.014    46.688
n5016.out[0] (.names)                                            0.261    46.949
n4396.in[0] (.names)                                             1.014    47.963
n4396.out[0] (.names)                                            0.261    48.224
n4397.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4397.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 83
Startpoint: n3627.Q[0] (.latch clocked by pclk)
Endpoint  : n3420.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3627.clk[0] (.latch)                                            1.014     1.014
n3627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3612.in[0] (.names)                                             1.014     2.070
n3612.out[0] (.names)                                            0.261     2.331
n3618.in[0] (.names)                                             1.014     3.344
n3618.out[0] (.names)                                            0.261     3.605
n3580.in[0] (.names)                                             1.014     4.619
n3580.out[0] (.names)                                            0.261     4.880
n3581.in[0] (.names)                                             1.014     5.894
n3581.out[0] (.names)                                            0.261     6.155
n3582.in[1] (.names)                                             1.014     7.169
n3582.out[0] (.names)                                            0.261     7.430
n3583.in[2] (.names)                                             1.014     8.444
n3583.out[0] (.names)                                            0.261     8.705
n3584.in[0] (.names)                                             1.014     9.719
n3584.out[0] (.names)                                            0.261     9.980
n3585.in[1] (.names)                                             1.014    10.993
n3585.out[0] (.names)                                            0.261    11.254
n3594.in[0] (.names)                                             1.014    12.268
n3594.out[0] (.names)                                            0.261    12.529
n3595.in[0] (.names)                                             1.014    13.543
n3595.out[0] (.names)                                            0.261    13.804
n3597.in[0] (.names)                                             1.014    14.818
n3597.out[0] (.names)                                            0.261    15.079
n3587.in[0] (.names)                                             1.014    16.093
n3587.out[0] (.names)                                            0.261    16.354
n3586.in[0] (.names)                                             1.014    17.367
n3586.out[0] (.names)                                            0.261    17.628
n3588.in[0] (.names)                                             1.014    18.642
n3588.out[0] (.names)                                            0.261    18.903
n3609.in[0] (.names)                                             1.014    19.917
n3609.out[0] (.names)                                            0.261    20.178
n3610.in[0] (.names)                                             1.014    21.192
n3610.out[0] (.names)                                            0.261    21.453
n3611.in[0] (.names)                                             1.014    22.467
n3611.out[0] (.names)                                            0.261    22.728
n3616.in[1] (.names)                                             1.014    23.742
n3616.out[0] (.names)                                            0.261    24.003
n3617.in[2] (.names)                                             1.014    25.016
n3617.out[0] (.names)                                            0.261    25.277
n3383.in[0] (.names)                                             1.014    26.291
n3383.out[0] (.names)                                            0.261    26.552
n3605.in[0] (.names)                                             1.014    27.566
n3605.out[0] (.names)                                            0.261    27.827
n3607.in[0] (.names)                                             1.014    28.841
n3607.out[0] (.names)                                            0.261    29.102
n3599.in[0] (.names)                                             1.014    30.116
n3599.out[0] (.names)                                            0.261    30.377
n3608.in[0] (.names)                                             1.014    31.390
n3608.out[0] (.names)                                            0.261    31.651
n3924.in[2] (.names)                                             1.014    32.665
n3924.out[0] (.names)                                            0.261    32.926
n3927.in[1] (.names)                                             1.014    33.940
n3927.out[0] (.names)                                            0.261    34.201
n3928.in[0] (.names)                                             1.014    35.215
n3928.out[0] (.names)                                            0.261    35.476
n3929.in[1] (.names)                                             1.014    36.490
n3929.out[0] (.names)                                            0.261    36.751
n3930.in[0] (.names)                                             1.014    37.765
n3930.out[0] (.names)                                            0.261    38.026
n3931.in[0] (.names)                                             1.014    39.039
n3931.out[0] (.names)                                            0.261    39.300
n3933.in[0] (.names)                                             1.014    40.314
n3933.out[0] (.names)                                            0.261    40.575
n3934.in[0] (.names)                                             1.014    41.589
n3934.out[0] (.names)                                            0.261    41.850
n3917.in[0] (.names)                                             1.014    42.864
n3917.out[0] (.names)                                            0.261    43.125
n3804.in[0] (.names)                                             1.014    44.139
n3804.out[0] (.names)                                            0.261    44.400
n3935.in[0] (.names)                                             1.014    45.413
n3935.out[0] (.names)                                            0.261    45.674
n3936.in[2] (.names)                                             1.014    46.688
n3936.out[0] (.names)                                            0.261    46.949
n3419.in[1] (.names)                                             1.014    47.963
n3419.out[0] (.names)                                            0.261    48.224
n3420.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3420.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 84
Startpoint: n3986.Q[0] (.latch clocked by pclk)
Endpoint  : n3971.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3986.clk[0] (.latch)                                            1.014     1.014
n3986.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4038.in[0] (.names)                                             1.014     2.070
n4038.out[0] (.names)                                            0.261     2.331
n4039.in[2] (.names)                                             1.014     3.344
n4039.out[0] (.names)                                            0.261     3.605
n4040.in[0] (.names)                                             1.014     4.619
n4040.out[0] (.names)                                            0.261     4.880
n4041.in[0] (.names)                                             1.014     5.894
n4041.out[0] (.names)                                            0.261     6.155
n4106.in[2] (.names)                                             1.014     7.169
n4106.out[0] (.names)                                            0.261     7.430
n4109.in[1] (.names)                                             1.014     8.444
n4109.out[0] (.names)                                            0.261     8.705
n4107.in[1] (.names)                                             1.014     9.719
n4107.out[0] (.names)                                            0.261     9.980
n4111.in[1] (.names)                                             1.014    10.993
n4111.out[0] (.names)                                            0.261    11.254
n4112.in[0] (.names)                                             1.014    12.268
n4112.out[0] (.names)                                            0.261    12.529
n4113.in[0] (.names)                                             1.014    13.543
n4113.out[0] (.names)                                            0.261    13.804
n4114.in[2] (.names)                                             1.014    14.818
n4114.out[0] (.names)                                            0.261    15.079
n4115.in[0] (.names)                                             1.014    16.093
n4115.out[0] (.names)                                            0.261    16.354
n4116.in[0] (.names)                                             1.014    17.367
n4116.out[0] (.names)                                            0.261    17.628
n4117.in[0] (.names)                                             1.014    18.642
n4117.out[0] (.names)                                            0.261    18.903
n4118.in[0] (.names)                                             1.014    19.917
n4118.out[0] (.names)                                            0.261    20.178
n4119.in[0] (.names)                                             1.014    21.192
n4119.out[0] (.names)                                            0.261    21.453
n4122.in[2] (.names)                                             1.014    22.467
n4122.out[0] (.names)                                            0.261    22.728
n4146.in[1] (.names)                                             1.014    23.742
n4146.out[0] (.names)                                            0.261    24.003
n4147.in[2] (.names)                                             1.014    25.016
n4147.out[0] (.names)                                            0.261    25.277
n4150.in[2] (.names)                                             1.014    26.291
n4150.out[0] (.names)                                            0.261    26.552
n4120.in[1] (.names)                                             1.014    27.566
n4120.out[0] (.names)                                            0.261    27.827
n4101.in[0] (.names)                                             1.014    28.841
n4101.out[0] (.names)                                            0.261    29.102
n4152.in[1] (.names)                                             1.014    30.116
n4152.out[0] (.names)                                            0.261    30.377
n4154.in[0] (.names)                                             1.014    31.390
n4154.out[0] (.names)                                            0.261    31.651
n4160.in[2] (.names)                                             1.014    32.665
n4160.out[0] (.names)                                            0.261    32.926
n4161.in[1] (.names)                                             1.014    33.940
n4161.out[0] (.names)                                            0.261    34.201
n4162.in[0] (.names)                                             1.014    35.215
n4162.out[0] (.names)                                            0.261    35.476
n4163.in[0] (.names)                                             1.014    36.490
n4163.out[0] (.names)                                            0.261    36.751
n4167.in[2] (.names)                                             1.014    37.765
n4167.out[0] (.names)                                            0.261    38.026
n4168.in[0] (.names)                                             1.014    39.039
n4168.out[0] (.names)                                            0.261    39.300
n4170.in[1] (.names)                                             1.014    40.314
n4170.out[0] (.names)                                            0.261    40.575
n4171.in[0] (.names)                                             1.014    41.589
n4171.out[0] (.names)                                            0.261    41.850
n4173.in[1] (.names)                                             1.014    42.864
n4173.out[0] (.names)                                            0.261    43.125
n4174.in[0] (.names)                                             1.014    44.139
n4174.out[0] (.names)                                            0.261    44.400
n4175.in[0] (.names)                                             1.014    45.413
n4175.out[0] (.names)                                            0.261    45.674
n3999.in[0] (.names)                                             1.014    46.688
n3999.out[0] (.names)                                            0.261    46.949
n3970.in[0] (.names)                                             1.014    47.963
n3970.out[0] (.names)                                            0.261    48.224
n3971.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3971.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 85
Startpoint: n3986.Q[0] (.latch clocked by pclk)
Endpoint  : n4153.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3986.clk[0] (.latch)                                            1.014     1.014
n3986.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4038.in[0] (.names)                                             1.014     2.070
n4038.out[0] (.names)                                            0.261     2.331
n4039.in[2] (.names)                                             1.014     3.344
n4039.out[0] (.names)                                            0.261     3.605
n4040.in[0] (.names)                                             1.014     4.619
n4040.out[0] (.names)                                            0.261     4.880
n4041.in[0] (.names)                                             1.014     5.894
n4041.out[0] (.names)                                            0.261     6.155
n4106.in[2] (.names)                                             1.014     7.169
n4106.out[0] (.names)                                            0.261     7.430
n4109.in[1] (.names)                                             1.014     8.444
n4109.out[0] (.names)                                            0.261     8.705
n4107.in[1] (.names)                                             1.014     9.719
n4107.out[0] (.names)                                            0.261     9.980
n4111.in[1] (.names)                                             1.014    10.993
n4111.out[0] (.names)                                            0.261    11.254
n4112.in[0] (.names)                                             1.014    12.268
n4112.out[0] (.names)                                            0.261    12.529
n4113.in[0] (.names)                                             1.014    13.543
n4113.out[0] (.names)                                            0.261    13.804
n4114.in[2] (.names)                                             1.014    14.818
n4114.out[0] (.names)                                            0.261    15.079
n4115.in[0] (.names)                                             1.014    16.093
n4115.out[0] (.names)                                            0.261    16.354
n4116.in[0] (.names)                                             1.014    17.367
n4116.out[0] (.names)                                            0.261    17.628
n4117.in[0] (.names)                                             1.014    18.642
n4117.out[0] (.names)                                            0.261    18.903
n4118.in[0] (.names)                                             1.014    19.917
n4118.out[0] (.names)                                            0.261    20.178
n4119.in[0] (.names)                                             1.014    21.192
n4119.out[0] (.names)                                            0.261    21.453
n4122.in[2] (.names)                                             1.014    22.467
n4122.out[0] (.names)                                            0.261    22.728
n4146.in[1] (.names)                                             1.014    23.742
n4146.out[0] (.names)                                            0.261    24.003
n4147.in[2] (.names)                                             1.014    25.016
n4147.out[0] (.names)                                            0.261    25.277
n4150.in[2] (.names)                                             1.014    26.291
n4150.out[0] (.names)                                            0.261    26.552
n4130.in[1] (.names)                                             1.014    27.566
n4130.out[0] (.names)                                            0.261    27.827
n4131.in[2] (.names)                                             1.014    28.841
n4131.out[0] (.names)                                            0.261    29.102
n4132.in[1] (.names)                                             1.014    30.116
n4132.out[0] (.names)                                            0.261    30.377
n4133.in[1] (.names)                                             1.014    31.390
n4133.out[0] (.names)                                            0.261    31.651
n4134.in[0] (.names)                                             1.014    32.665
n4134.out[0] (.names)                                            0.261    32.926
n4124.in[0] (.names)                                             1.014    33.940
n4124.out[0] (.names)                                            0.261    34.201
n4123.in[0] (.names)                                             1.014    35.215
n4123.out[0] (.names)                                            0.261    35.476
n4126.in[0] (.names)                                             1.014    36.490
n4126.out[0] (.names)                                            0.261    36.751
n4128.in[1] (.names)                                             1.014    37.765
n4128.out[0] (.names)                                            0.261    38.026
n4182.in[1] (.names)                                             1.014    39.039
n4182.out[0] (.names)                                            0.261    39.300
n4181.in[1] (.names)                                             1.014    40.314
n4181.out[0] (.names)                                            0.261    40.575
n4185.in[1] (.names)                                             1.014    41.589
n4185.out[0] (.names)                                            0.261    41.850
n4186.in[0] (.names)                                             1.014    42.864
n4186.out[0] (.names)                                            0.261    43.125
n4187.in[0] (.names)                                             1.014    44.139
n4187.out[0] (.names)                                            0.261    44.400
n4189.in[0] (.names)                                             1.014    45.413
n4189.out[0] (.names)                                            0.261    45.674
n4188.in[1] (.names)                                             1.014    46.688
n4188.out[0] (.names)                                            0.261    46.949
n3996.in[0] (.names)                                             1.014    47.963
n3996.out[0] (.names)                                            0.261    48.224
n4153.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4153.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 86
Startpoint: n3986.Q[0] (.latch clocked by pclk)
Endpoint  : n2522.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3986.clk[0] (.latch)                                            1.014     1.014
n3986.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4038.in[0] (.names)                                             1.014     2.070
n4038.out[0] (.names)                                            0.261     2.331
n4039.in[2] (.names)                                             1.014     3.344
n4039.out[0] (.names)                                            0.261     3.605
n4040.in[0] (.names)                                             1.014     4.619
n4040.out[0] (.names)                                            0.261     4.880
n4041.in[0] (.names)                                             1.014     5.894
n4041.out[0] (.names)                                            0.261     6.155
n4106.in[2] (.names)                                             1.014     7.169
n4106.out[0] (.names)                                            0.261     7.430
n4109.in[1] (.names)                                             1.014     8.444
n4109.out[0] (.names)                                            0.261     8.705
n4107.in[1] (.names)                                             1.014     9.719
n4107.out[0] (.names)                                            0.261     9.980
n4111.in[1] (.names)                                             1.014    10.993
n4111.out[0] (.names)                                            0.261    11.254
n4112.in[0] (.names)                                             1.014    12.268
n4112.out[0] (.names)                                            0.261    12.529
n4113.in[0] (.names)                                             1.014    13.543
n4113.out[0] (.names)                                            0.261    13.804
n4114.in[2] (.names)                                             1.014    14.818
n4114.out[0] (.names)                                            0.261    15.079
n4115.in[0] (.names)                                             1.014    16.093
n4115.out[0] (.names)                                            0.261    16.354
n4116.in[0] (.names)                                             1.014    17.367
n4116.out[0] (.names)                                            0.261    17.628
n4117.in[0] (.names)                                             1.014    18.642
n4117.out[0] (.names)                                            0.261    18.903
n4118.in[0] (.names)                                             1.014    19.917
n4118.out[0] (.names)                                            0.261    20.178
n4119.in[0] (.names)                                             1.014    21.192
n4119.out[0] (.names)                                            0.261    21.453
n4122.in[2] (.names)                                             1.014    22.467
n4122.out[0] (.names)                                            0.261    22.728
n4146.in[1] (.names)                                             1.014    23.742
n4146.out[0] (.names)                                            0.261    24.003
n4147.in[2] (.names)                                             1.014    25.016
n4147.out[0] (.names)                                            0.261    25.277
n4150.in[2] (.names)                                             1.014    26.291
n4150.out[0] (.names)                                            0.261    26.552
n4130.in[1] (.names)                                             1.014    27.566
n4130.out[0] (.names)                                            0.261    27.827
n4131.in[2] (.names)                                             1.014    28.841
n4131.out[0] (.names)                                            0.261    29.102
n4132.in[1] (.names)                                             1.014    30.116
n4132.out[0] (.names)                                            0.261    30.377
n4133.in[1] (.names)                                             1.014    31.390
n4133.out[0] (.names)                                            0.261    31.651
n4134.in[0] (.names)                                             1.014    32.665
n4134.out[0] (.names)                                            0.261    32.926
n4124.in[0] (.names)                                             1.014    33.940
n4124.out[0] (.names)                                            0.261    34.201
n4123.in[0] (.names)                                             1.014    35.215
n4123.out[0] (.names)                                            0.261    35.476
n4126.in[0] (.names)                                             1.014    36.490
n4126.out[0] (.names)                                            0.261    36.751
n4128.in[1] (.names)                                             1.014    37.765
n4128.out[0] (.names)                                            0.261    38.026
n4182.in[1] (.names)                                             1.014    39.039
n4182.out[0] (.names)                                            0.261    39.300
n4181.in[1] (.names)                                             1.014    40.314
n4181.out[0] (.names)                                            0.261    40.575
n4185.in[1] (.names)                                             1.014    41.589
n4185.out[0] (.names)                                            0.261    41.850
n4186.in[0] (.names)                                             1.014    42.864
n4186.out[0] (.names)                                            0.261    43.125
n4187.in[0] (.names)                                             1.014    44.139
n4187.out[0] (.names)                                            0.261    44.400
n4189.in[0] (.names)                                             1.014    45.413
n4189.out[0] (.names)                                            0.261    45.674
n4188.in[1] (.names)                                             1.014    46.688
n4188.out[0] (.names)                                            0.261    46.949
n3996.in[0] (.names)                                             1.014    47.963
n3996.out[0] (.names)                                            0.261    48.224
n2522.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2522.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 87
Startpoint: n708.Q[0] (.latch clocked by pclk)
Endpoint  : n2587.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n708.clk[0] (.latch)                                             1.014     1.014
n708.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2513.in[0] (.names)                                             1.014     2.070
n2513.out[0] (.names)                                            0.261     2.331
n2516.in[0] (.names)                                             1.014     3.344
n2516.out[0] (.names)                                            0.261     3.605
n2431.in[0] (.names)                                             1.014     4.619
n2431.out[0] (.names)                                            0.261     4.880
n2557.in[0] (.names)                                             1.014     5.894
n2557.out[0] (.names)                                            0.261     6.155
n2558.in[1] (.names)                                             1.014     7.169
n2558.out[0] (.names)                                            0.261     7.430
n2559.in[2] (.names)                                             1.014     8.444
n2559.out[0] (.names)                                            0.261     8.705
n2560.in[0] (.names)                                             1.014     9.719
n2560.out[0] (.names)                                            0.261     9.980
n2561.in[0] (.names)                                             1.014    10.993
n2561.out[0] (.names)                                            0.261    11.254
n2565.in[1] (.names)                                             1.014    12.268
n2565.out[0] (.names)                                            0.261    12.529
n2566.in[0] (.names)                                             1.014    13.543
n2566.out[0] (.names)                                            0.261    13.804
n2623.in[1] (.names)                                             1.014    14.818
n2623.out[0] (.names)                                            0.261    15.079
n2629.in[0] (.names)                                             1.014    16.093
n2629.out[0] (.names)                                            0.261    16.354
n2630.in[1] (.names)                                             1.014    17.367
n2630.out[0] (.names)                                            0.261    17.628
n2625.in[0] (.names)                                             1.014    18.642
n2625.out[0] (.names)                                            0.261    18.903
n2602.in[1] (.names)                                             1.014    19.917
n2602.out[0] (.names)                                            0.261    20.178
n2576.in[1] (.names)                                             1.014    21.192
n2576.out[0] (.names)                                            0.261    21.453
n2583.in[1] (.names)                                             1.014    22.467
n2583.out[0] (.names)                                            0.261    22.728
n2585.in[0] (.names)                                             1.014    23.742
n2585.out[0] (.names)                                            0.261    24.003
n2420.in[0] (.names)                                             1.014    25.016
n2420.out[0] (.names)                                            0.261    25.277
n2592.in[1] (.names)                                             1.014    26.291
n2592.out[0] (.names)                                            0.261    26.552
n2594.in[0] (.names)                                             1.014    27.566
n2594.out[0] (.names)                                            0.261    27.827
n2595.in[0] (.names)                                             1.014    28.841
n2595.out[0] (.names)                                            0.261    29.102
n2596.in[0] (.names)                                             1.014    30.116
n2596.out[0] (.names)                                            0.261    30.377
n2597.in[0] (.names)                                             1.014    31.390
n2597.out[0] (.names)                                            0.261    31.651
n2598.in[0] (.names)                                             1.014    32.665
n2598.out[0] (.names)                                            0.261    32.926
n2614.in[0] (.names)                                             1.014    33.940
n2614.out[0] (.names)                                            0.261    34.201
n2612.in[0] (.names)                                             1.014    35.215
n2612.out[0] (.names)                                            0.261    35.476
n2616.in[0] (.names)                                             1.014    36.490
n2616.out[0] (.names)                                            0.261    36.751
n2618.in[1] (.names)                                             1.014    37.765
n2618.out[0] (.names)                                            0.261    38.026
n2574.in[1] (.names)                                             1.014    39.039
n2574.out[0] (.names)                                            0.261    39.300
n2610.in[0] (.names)                                             1.014    40.314
n2610.out[0] (.names)                                            0.261    40.575
n2611.in[0] (.names)                                             1.014    41.589
n2611.out[0] (.names)                                            0.261    41.850
n2613.in[1] (.names)                                             1.014    42.864
n2613.out[0] (.names)                                            0.261    43.125
n2615.in[1] (.names)                                             1.014    44.139
n2615.out[0] (.names)                                            0.261    44.400
n199.in[0] (.names)                                              1.014    45.413
n199.out[0] (.names)                                             0.261    45.674
n2617.in[0] (.names)                                             1.014    46.688
n2617.out[0] (.names)                                            0.261    46.949
n2586.in[0] (.names)                                             1.014    47.963
n2586.out[0] (.names)                                            0.261    48.224
n2587.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2587.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 88
Startpoint: n4219.Q[0] (.latch clocked by pclk)
Endpoint  : n4420.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4219.clk[0] (.latch)                                            1.014     1.014
n4219.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4593.in[0] (.names)                                             1.014     2.070
n4593.out[0] (.names)                                            0.261     2.331
n4561.in[0] (.names)                                             1.014     3.344
n4561.out[0] (.names)                                            0.261     3.605
n4562.in[0] (.names)                                             1.014     4.619
n4562.out[0] (.names)                                            0.261     4.880
n4565.in[0] (.names)                                             1.014     5.894
n4565.out[0] (.names)                                            0.261     6.155
n4566.in[0] (.names)                                             1.014     7.169
n4566.out[0] (.names)                                            0.261     7.430
n4567.in[0] (.names)                                             1.014     8.444
n4567.out[0] (.names)                                            0.261     8.705
n4568.in[1] (.names)                                             1.014     9.719
n4568.out[0] (.names)                                            0.261     9.980
n4480.in[0] (.names)                                             1.014    10.993
n4480.out[0] (.names)                                            0.261    11.254
n4576.in[0] (.names)                                             1.014    12.268
n4576.out[0] (.names)                                            0.261    12.529
n4496.in[1] (.names)                                             1.014    13.543
n4496.out[0] (.names)                                            0.261    13.804
n4570.in[0] (.names)                                             1.014    14.818
n4570.out[0] (.names)                                            0.261    15.079
n4475.in[0] (.names)                                             1.014    16.093
n4475.out[0] (.names)                                            0.261    16.354
n4550.in[2] (.names)                                             1.014    17.367
n4550.out[0] (.names)                                            0.261    17.628
n4551.in[1] (.names)                                             1.014    18.642
n4551.out[0] (.names)                                            0.261    18.903
n4553.in[0] (.names)                                             1.014    19.917
n4553.out[0] (.names)                                            0.261    20.178
n4524.in[0] (.names)                                             1.014    21.192
n4524.out[0] (.names)                                            0.261    21.453
n4554.in[1] (.names)                                             1.014    22.467
n4554.out[0] (.names)                                            0.261    22.728
n4555.in[1] (.names)                                             1.014    23.742
n4555.out[0] (.names)                                            0.261    24.003
n4556.in[0] (.names)                                             1.014    25.016
n4556.out[0] (.names)                                            0.261    25.277
n4557.in[1] (.names)                                             1.014    26.291
n4557.out[0] (.names)                                            0.261    26.552
n4440.in[0] (.names)                                             1.014    27.566
n4440.out[0] (.names)                                            0.261    27.827
n4631.in[2] (.names)                                             1.014    28.841
n4631.out[0] (.names)                                            0.261    29.102
n4628.in[0] (.names)                                             1.014    30.116
n4628.out[0] (.names)                                            0.261    30.377
n4714.in[1] (.names)                                             1.014    31.390
n4714.out[0] (.names)                                            0.261    31.651
n4716.in[0] (.names)                                             1.014    32.665
n4716.out[0] (.names)                                            0.261    32.926
n4717.in[0] (.names)                                             1.014    33.940
n4717.out[0] (.names)                                            0.261    34.201
n4719.in[1] (.names)                                             1.014    35.215
n4719.out[0] (.names)                                            0.261    35.476
n4720.in[0] (.names)                                             1.014    36.490
n4720.out[0] (.names)                                            0.261    36.751
n4721.in[0] (.names)                                             1.014    37.765
n4721.out[0] (.names)                                            0.261    38.026
n4722.in[1] (.names)                                             1.014    39.039
n4722.out[0] (.names)                                            0.261    39.300
n4715.in[2] (.names)                                             1.014    40.314
n4715.out[0] (.names)                                            0.261    40.575
n4727.in[2] (.names)                                             1.014    41.589
n4727.out[0] (.names)                                            0.261    41.850
n4725.in[1] (.names)                                             1.014    42.864
n4725.out[0] (.names)                                            0.261    43.125
n4726.in[0] (.names)                                             1.014    44.139
n4726.out[0] (.names)                                            0.261    44.400
n4728.in[0] (.names)                                             1.014    45.413
n4728.out[0] (.names)                                            0.261    45.674
n4411.in[0] (.names)                                             1.014    46.688
n4411.out[0] (.names)                                            0.261    46.949
n4419.in[0] (.names)                                             1.014    47.963
n4419.out[0] (.names)                                            0.261    48.224
n4420.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4420.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 89
Startpoint: n4219.Q[0] (.latch clocked by pclk)
Endpoint  : n4192.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4219.clk[0] (.latch)                                            1.014     1.014
n4219.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4593.in[0] (.names)                                             1.014     2.070
n4593.out[0] (.names)                                            0.261     2.331
n4561.in[0] (.names)                                             1.014     3.344
n4561.out[0] (.names)                                            0.261     3.605
n4562.in[0] (.names)                                             1.014     4.619
n4562.out[0] (.names)                                            0.261     4.880
n4565.in[0] (.names)                                             1.014     5.894
n4565.out[0] (.names)                                            0.261     6.155
n4566.in[0] (.names)                                             1.014     7.169
n4566.out[0] (.names)                                            0.261     7.430
n4567.in[0] (.names)                                             1.014     8.444
n4567.out[0] (.names)                                            0.261     8.705
n4568.in[1] (.names)                                             1.014     9.719
n4568.out[0] (.names)                                            0.261     9.980
n4480.in[0] (.names)                                             1.014    10.993
n4480.out[0] (.names)                                            0.261    11.254
n4576.in[0] (.names)                                             1.014    12.268
n4576.out[0] (.names)                                            0.261    12.529
n4496.in[1] (.names)                                             1.014    13.543
n4496.out[0] (.names)                                            0.261    13.804
n4570.in[0] (.names)                                             1.014    14.818
n4570.out[0] (.names)                                            0.261    15.079
n4475.in[0] (.names)                                             1.014    16.093
n4475.out[0] (.names)                                            0.261    16.354
n4550.in[2] (.names)                                             1.014    17.367
n4550.out[0] (.names)                                            0.261    17.628
n4551.in[1] (.names)                                             1.014    18.642
n4551.out[0] (.names)                                            0.261    18.903
n4553.in[0] (.names)                                             1.014    19.917
n4553.out[0] (.names)                                            0.261    20.178
n4524.in[0] (.names)                                             1.014    21.192
n4524.out[0] (.names)                                            0.261    21.453
n4554.in[1] (.names)                                             1.014    22.467
n4554.out[0] (.names)                                            0.261    22.728
n4555.in[1] (.names)                                             1.014    23.742
n4555.out[0] (.names)                                            0.261    24.003
n4556.in[0] (.names)                                             1.014    25.016
n4556.out[0] (.names)                                            0.261    25.277
n4557.in[1] (.names)                                             1.014    26.291
n4557.out[0] (.names)                                            0.261    26.552
n4558.in[1] (.names)                                             1.014    27.566
n4558.out[0] (.names)                                            0.261    27.827
n4559.in[0] (.names)                                             1.014    28.841
n4559.out[0] (.names)                                            0.261    29.102
n4560.in[1] (.names)                                             1.014    30.116
n4560.out[0] (.names)                                            0.261    30.377
n4415.in[0] (.names)                                             1.014    31.390
n4415.out[0] (.names)                                            0.261    31.651
n4529.in[0] (.names)                                             1.014    32.665
n4529.out[0] (.names)                                            0.261    32.926
n4534.in[2] (.names)                                             1.014    33.940
n4534.out[0] (.names)                                            0.261    34.201
n4530.in[0] (.names)                                             1.014    35.215
n4530.out[0] (.names)                                            0.261    35.476
n4531.in[0] (.names)                                             1.014    36.490
n4531.out[0] (.names)                                            0.261    36.751
n4532.in[2] (.names)                                             1.014    37.765
n4532.out[0] (.names)                                            0.261    38.026
n4392.in[0] (.names)                                             1.014    39.039
n4392.out[0] (.names)                                            0.261    39.300
n4533.in[0] (.names)                                             1.014    40.314
n4533.out[0] (.names)                                            0.261    40.575
n4537.in[3] (.names)                                             1.014    41.589
n4537.out[0] (.names)                                            0.261    41.850
n4538.in[1] (.names)                                             1.014    42.864
n4538.out[0] (.names)                                            0.261    43.125
n4539.in[1] (.names)                                             1.014    44.139
n4539.out[0] (.names)                                            0.261    44.400
n4542.in[0] (.names)                                             1.014    45.413
n4542.out[0] (.names)                                            0.261    45.674
n4541.in[0] (.names)                                             1.014    46.688
n4541.out[0] (.names)                                            0.261    46.949
n4225.in[1] (.names)                                             1.014    47.963
n4225.out[0] (.names)                                            0.261    48.224
n4192.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4192.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 90
Startpoint: n4219.Q[0] (.latch clocked by pclk)
Endpoint  : n4536.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4219.clk[0] (.latch)                                            1.014     1.014
n4219.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4593.in[0] (.names)                                             1.014     2.070
n4593.out[0] (.names)                                            0.261     2.331
n4561.in[0] (.names)                                             1.014     3.344
n4561.out[0] (.names)                                            0.261     3.605
n4562.in[0] (.names)                                             1.014     4.619
n4562.out[0] (.names)                                            0.261     4.880
n4565.in[0] (.names)                                             1.014     5.894
n4565.out[0] (.names)                                            0.261     6.155
n4566.in[0] (.names)                                             1.014     7.169
n4566.out[0] (.names)                                            0.261     7.430
n4567.in[0] (.names)                                             1.014     8.444
n4567.out[0] (.names)                                            0.261     8.705
n4568.in[1] (.names)                                             1.014     9.719
n4568.out[0] (.names)                                            0.261     9.980
n4480.in[0] (.names)                                             1.014    10.993
n4480.out[0] (.names)                                            0.261    11.254
n4576.in[0] (.names)                                             1.014    12.268
n4576.out[0] (.names)                                            0.261    12.529
n4496.in[1] (.names)                                             1.014    13.543
n4496.out[0] (.names)                                            0.261    13.804
n4570.in[0] (.names)                                             1.014    14.818
n4570.out[0] (.names)                                            0.261    15.079
n4475.in[0] (.names)                                             1.014    16.093
n4475.out[0] (.names)                                            0.261    16.354
n4550.in[2] (.names)                                             1.014    17.367
n4550.out[0] (.names)                                            0.261    17.628
n4551.in[1] (.names)                                             1.014    18.642
n4551.out[0] (.names)                                            0.261    18.903
n4553.in[0] (.names)                                             1.014    19.917
n4553.out[0] (.names)                                            0.261    20.178
n4524.in[0] (.names)                                             1.014    21.192
n4524.out[0] (.names)                                            0.261    21.453
n4554.in[1] (.names)                                             1.014    22.467
n4554.out[0] (.names)                                            0.261    22.728
n4555.in[1] (.names)                                             1.014    23.742
n4555.out[0] (.names)                                            0.261    24.003
n4556.in[0] (.names)                                             1.014    25.016
n4556.out[0] (.names)                                            0.261    25.277
n4557.in[1] (.names)                                             1.014    26.291
n4557.out[0] (.names)                                            0.261    26.552
n4558.in[1] (.names)                                             1.014    27.566
n4558.out[0] (.names)                                            0.261    27.827
n4559.in[0] (.names)                                             1.014    28.841
n4559.out[0] (.names)                                            0.261    29.102
n4560.in[1] (.names)                                             1.014    30.116
n4560.out[0] (.names)                                            0.261    30.377
n4415.in[0] (.names)                                             1.014    31.390
n4415.out[0] (.names)                                            0.261    31.651
n4529.in[0] (.names)                                             1.014    32.665
n4529.out[0] (.names)                                            0.261    32.926
n4534.in[2] (.names)                                             1.014    33.940
n4534.out[0] (.names)                                            0.261    34.201
n4530.in[0] (.names)                                             1.014    35.215
n4530.out[0] (.names)                                            0.261    35.476
n4531.in[0] (.names)                                             1.014    36.490
n4531.out[0] (.names)                                            0.261    36.751
n4532.in[2] (.names)                                             1.014    37.765
n4532.out[0] (.names)                                            0.261    38.026
n4392.in[0] (.names)                                             1.014    39.039
n4392.out[0] (.names)                                            0.261    39.300
n4533.in[0] (.names)                                             1.014    40.314
n4533.out[0] (.names)                                            0.261    40.575
n4537.in[3] (.names)                                             1.014    41.589
n4537.out[0] (.names)                                            0.261    41.850
n4538.in[1] (.names)                                             1.014    42.864
n4538.out[0] (.names)                                            0.261    43.125
n4539.in[1] (.names)                                             1.014    44.139
n4539.out[0] (.names)                                            0.261    44.400
n4542.in[0] (.names)                                             1.014    45.413
n4542.out[0] (.names)                                            0.261    45.674
n4541.in[0] (.names)                                             1.014    46.688
n4541.out[0] (.names)                                            0.261    46.949
n4225.in[1] (.names)                                             1.014    47.963
n4225.out[0] (.names)                                            0.261    48.224
n4536.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4536.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 91
Startpoint: n4219.Q[0] (.latch clocked by pclk)
Endpoint  : n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4219.clk[0] (.latch)                                            1.014     1.014
n4219.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4593.in[0] (.names)                                             1.014     2.070
n4593.out[0] (.names)                                            0.261     2.331
n4561.in[0] (.names)                                             1.014     3.344
n4561.out[0] (.names)                                            0.261     3.605
n4562.in[0] (.names)                                             1.014     4.619
n4562.out[0] (.names)                                            0.261     4.880
n4565.in[0] (.names)                                             1.014     5.894
n4565.out[0] (.names)                                            0.261     6.155
n4566.in[0] (.names)                                             1.014     7.169
n4566.out[0] (.names)                                            0.261     7.430
n4567.in[0] (.names)                                             1.014     8.444
n4567.out[0] (.names)                                            0.261     8.705
n4568.in[1] (.names)                                             1.014     9.719
n4568.out[0] (.names)                                            0.261     9.980
n4480.in[0] (.names)                                             1.014    10.993
n4480.out[0] (.names)                                            0.261    11.254
n4576.in[0] (.names)                                             1.014    12.268
n4576.out[0] (.names)                                            0.261    12.529
n4496.in[1] (.names)                                             1.014    13.543
n4496.out[0] (.names)                                            0.261    13.804
n4570.in[0] (.names)                                             1.014    14.818
n4570.out[0] (.names)                                            0.261    15.079
n4475.in[0] (.names)                                             1.014    16.093
n4475.out[0] (.names)                                            0.261    16.354
n4550.in[2] (.names)                                             1.014    17.367
n4550.out[0] (.names)                                            0.261    17.628
n4551.in[1] (.names)                                             1.014    18.642
n4551.out[0] (.names)                                            0.261    18.903
n4553.in[0] (.names)                                             1.014    19.917
n4553.out[0] (.names)                                            0.261    20.178
n4524.in[0] (.names)                                             1.014    21.192
n4524.out[0] (.names)                                            0.261    21.453
n4554.in[1] (.names)                                             1.014    22.467
n4554.out[0] (.names)                                            0.261    22.728
n4555.in[1] (.names)                                             1.014    23.742
n4555.out[0] (.names)                                            0.261    24.003
n4556.in[0] (.names)                                             1.014    25.016
n4556.out[0] (.names)                                            0.261    25.277
n4557.in[1] (.names)                                             1.014    26.291
n4557.out[0] (.names)                                            0.261    26.552
n4558.in[1] (.names)                                             1.014    27.566
n4558.out[0] (.names)                                            0.261    27.827
n4559.in[0] (.names)                                             1.014    28.841
n4559.out[0] (.names)                                            0.261    29.102
n4560.in[1] (.names)                                             1.014    30.116
n4560.out[0] (.names)                                            0.261    30.377
n4415.in[0] (.names)                                             1.014    31.390
n4415.out[0] (.names)                                            0.261    31.651
n4529.in[0] (.names)                                             1.014    32.665
n4529.out[0] (.names)                                            0.261    32.926
n4534.in[2] (.names)                                             1.014    33.940
n4534.out[0] (.names)                                            0.261    34.201
n4530.in[0] (.names)                                             1.014    35.215
n4530.out[0] (.names)                                            0.261    35.476
n4531.in[0] (.names)                                             1.014    36.490
n4531.out[0] (.names)                                            0.261    36.751
n4532.in[2] (.names)                                             1.014    37.765
n4532.out[0] (.names)                                            0.261    38.026
n4392.in[0] (.names)                                             1.014    39.039
n4392.out[0] (.names)                                            0.261    39.300
n4533.in[0] (.names)                                             1.014    40.314
n4533.out[0] (.names)                                            0.261    40.575
n4537.in[3] (.names)                                             1.014    41.589
n4537.out[0] (.names)                                            0.261    41.850
n4538.in[1] (.names)                                             1.014    42.864
n4538.out[0] (.names)                                            0.261    43.125
n4539.in[1] (.names)                                             1.014    44.139
n4539.out[0] (.names)                                            0.261    44.400
n4542.in[0] (.names)                                             1.014    45.413
n4542.out[0] (.names)                                            0.261    45.674
n4541.in[0] (.names)                                             1.014    46.688
n4541.out[0] (.names)                                            0.261    46.949
n4398.in[0] (.names)                                             1.014    47.963
n4398.out[0] (.names)                                            0.261    48.224
n4233.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4233.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 92
Startpoint: n4219.Q[0] (.latch clocked by pclk)
Endpoint  : n4645.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4219.clk[0] (.latch)                                            1.014     1.014
n4219.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4593.in[0] (.names)                                             1.014     2.070
n4593.out[0] (.names)                                            0.261     2.331
n4561.in[0] (.names)                                             1.014     3.344
n4561.out[0] (.names)                                            0.261     3.605
n4562.in[0] (.names)                                             1.014     4.619
n4562.out[0] (.names)                                            0.261     4.880
n4565.in[0] (.names)                                             1.014     5.894
n4565.out[0] (.names)                                            0.261     6.155
n4566.in[0] (.names)                                             1.014     7.169
n4566.out[0] (.names)                                            0.261     7.430
n4567.in[0] (.names)                                             1.014     8.444
n4567.out[0] (.names)                                            0.261     8.705
n4568.in[1] (.names)                                             1.014     9.719
n4568.out[0] (.names)                                            0.261     9.980
n4480.in[0] (.names)                                             1.014    10.993
n4480.out[0] (.names)                                            0.261    11.254
n4576.in[0] (.names)                                             1.014    12.268
n4576.out[0] (.names)                                            0.261    12.529
n4496.in[1] (.names)                                             1.014    13.543
n4496.out[0] (.names)                                            0.261    13.804
n4586.in[2] (.names)                                             1.014    14.818
n4586.out[0] (.names)                                            0.261    15.079
n4588.in[2] (.names)                                             1.014    16.093
n4588.out[0] (.names)                                            0.261    16.354
n4590.in[0] (.names)                                             1.014    17.367
n4590.out[0] (.names)                                            0.261    17.628
n4469.in[1] (.names)                                             1.014    18.642
n4469.out[0] (.names)                                            0.261    18.903
n4591.in[0] (.names)                                             1.014    19.917
n4591.out[0] (.names)                                            0.261    20.178
n4438.in[0] (.names)                                             1.014    21.192
n4438.out[0] (.names)                                            0.261    21.453
n4665.in[0] (.names)                                             1.014    22.467
n4665.out[0] (.names)                                            0.261    22.728
n4675.in[2] (.names)                                             1.014    23.742
n4675.out[0] (.names)                                            0.261    24.003
n4695.in[2] (.names)                                             1.014    25.016
n4695.out[0] (.names)                                            0.261    25.277
n4697.in[1] (.names)                                             1.014    26.291
n4697.out[0] (.names)                                            0.261    26.552
n4677.in[0] (.names)                                             1.014    27.566
n4677.out[0] (.names)                                            0.261    27.827
n4654.in[1] (.names)                                             1.014    28.841
n4654.out[0] (.names)                                            0.261    29.102
n4684.in[0] (.names)                                             1.014    30.116
n4684.out[0] (.names)                                            0.261    30.377
n4682.in[0] (.names)                                             1.014    31.390
n4682.out[0] (.names)                                            0.261    31.651
n4683.in[0] (.names)                                             1.014    32.665
n4683.out[0] (.names)                                            0.261    32.926
n4685.in[0] (.names)                                             1.014    33.940
n4685.out[0] (.names)                                            0.261    34.201
n4431.in[0] (.names)                                             1.014    35.215
n4431.out[0] (.names)                                            0.261    35.476
n4686.in[0] (.names)                                             1.014    36.490
n4686.out[0] (.names)                                            0.261    36.751
n4688.in[0] (.names)                                             1.014    37.765
n4688.out[0] (.names)                                            0.261    38.026
n4678.in[1] (.names)                                             1.014    39.039
n4678.out[0] (.names)                                            0.261    39.300
n4687.in[1] (.names)                                             1.014    40.314
n4687.out[0] (.names)                                            0.261    40.575
n4689.in[1] (.names)                                             1.014    41.589
n4689.out[0] (.names)                                            0.261    41.850
n4690.in[0] (.names)                                             1.014    42.864
n4690.out[0] (.names)                                            0.261    43.125
n4693.in[1] (.names)                                             1.014    44.139
n4693.out[0] (.names)                                            0.261    44.400
n4647.in[1] (.names)                                             1.014    45.413
n4647.out[0] (.names)                                            0.261    45.674
n4648.in[3] (.names)                                             1.014    46.688
n4648.out[0] (.names)                                            0.261    46.949
n4649.in[0] (.names)                                             1.014    47.963
n4649.out[0] (.names)                                            0.261    48.224
n4645.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4645.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 93
Startpoint: n4219.Q[0] (.latch clocked by pclk)
Endpoint  : n3986.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4219.clk[0] (.latch)                                            1.014     1.014
n4219.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4593.in[0] (.names)                                             1.014     2.070
n4593.out[0] (.names)                                            0.261     2.331
n4561.in[0] (.names)                                             1.014     3.344
n4561.out[0] (.names)                                            0.261     3.605
n4562.in[0] (.names)                                             1.014     4.619
n4562.out[0] (.names)                                            0.261     4.880
n4565.in[0] (.names)                                             1.014     5.894
n4565.out[0] (.names)                                            0.261     6.155
n4566.in[0] (.names)                                             1.014     7.169
n4566.out[0] (.names)                                            0.261     7.430
n4567.in[0] (.names)                                             1.014     8.444
n4567.out[0] (.names)                                            0.261     8.705
n4568.in[1] (.names)                                             1.014     9.719
n4568.out[0] (.names)                                            0.261     9.980
n4480.in[0] (.names)                                             1.014    10.993
n4480.out[0] (.names)                                            0.261    11.254
n4576.in[0] (.names)                                             1.014    12.268
n4576.out[0] (.names)                                            0.261    12.529
n4496.in[1] (.names)                                             1.014    13.543
n4496.out[0] (.names)                                            0.261    13.804
n4586.in[2] (.names)                                             1.014    14.818
n4586.out[0] (.names)                                            0.261    15.079
n4588.in[2] (.names)                                             1.014    16.093
n4588.out[0] (.names)                                            0.261    16.354
n4590.in[0] (.names)                                             1.014    17.367
n4590.out[0] (.names)                                            0.261    17.628
n4469.in[1] (.names)                                             1.014    18.642
n4469.out[0] (.names)                                            0.261    18.903
n4591.in[0] (.names)                                             1.014    19.917
n4591.out[0] (.names)                                            0.261    20.178
n4438.in[0] (.names)                                             1.014    21.192
n4438.out[0] (.names)                                            0.261    21.453
n4665.in[0] (.names)                                             1.014    22.467
n4665.out[0] (.names)                                            0.261    22.728
n4675.in[2] (.names)                                             1.014    23.742
n4675.out[0] (.names)                                            0.261    24.003
n4695.in[2] (.names)                                             1.014    25.016
n4695.out[0] (.names)                                            0.261    25.277
n4697.in[1] (.names)                                             1.014    26.291
n4697.out[0] (.names)                                            0.261    26.552
n4677.in[0] (.names)                                             1.014    27.566
n4677.out[0] (.names)                                            0.261    27.827
n4654.in[1] (.names)                                             1.014    28.841
n4654.out[0] (.names)                                            0.261    29.102
n4684.in[0] (.names)                                             1.014    30.116
n4684.out[0] (.names)                                            0.261    30.377
n4682.in[0] (.names)                                             1.014    31.390
n4682.out[0] (.names)                                            0.261    31.651
n4683.in[0] (.names)                                             1.014    32.665
n4683.out[0] (.names)                                            0.261    32.926
n4685.in[0] (.names)                                             1.014    33.940
n4685.out[0] (.names)                                            0.261    34.201
n4431.in[0] (.names)                                             1.014    35.215
n4431.out[0] (.names)                                            0.261    35.476
n4686.in[0] (.names)                                             1.014    36.490
n4686.out[0] (.names)                                            0.261    36.751
n4688.in[0] (.names)                                             1.014    37.765
n4688.out[0] (.names)                                            0.261    38.026
n4678.in[1] (.names)                                             1.014    39.039
n4678.out[0] (.names)                                            0.261    39.300
n4687.in[1] (.names)                                             1.014    40.314
n4687.out[0] (.names)                                            0.261    40.575
n4689.in[1] (.names)                                             1.014    41.589
n4689.out[0] (.names)                                            0.261    41.850
n4690.in[0] (.names)                                             1.014    42.864
n4690.out[0] (.names)                                            0.261    43.125
n4693.in[1] (.names)                                             1.014    44.139
n4693.out[0] (.names)                                            0.261    44.400
n4647.in[1] (.names)                                             1.014    45.413
n4647.out[0] (.names)                                            0.261    45.674
n4692.in[1] (.names)                                             1.014    46.688
n4692.out[0] (.names)                                            0.261    46.949
n3985.in[1] (.names)                                             1.014    47.963
n3985.out[0] (.names)                                            0.261    48.224
n3986.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3986.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 94
Startpoint: n4416.Q[0] (.latch clocked by pclk)
Endpoint  : n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4416.clk[0] (.latch)                                            1.014     1.014
n4416.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5167.in[0] (.names)                                             1.014     2.070
n5167.out[0] (.names)                                            0.261     2.331
n5168.in[0] (.names)                                             1.014     3.344
n5168.out[0] (.names)                                            0.261     3.605
n5162.in[0] (.names)                                             1.014     4.619
n5162.out[0] (.names)                                            0.261     4.880
n5154.in[0] (.names)                                             1.014     5.894
n5154.out[0] (.names)                                            0.261     6.155
n5159.in[0] (.names)                                             1.014     7.169
n5159.out[0] (.names)                                            0.261     7.430
n5160.in[0] (.names)                                             1.014     8.444
n5160.out[0] (.names)                                            0.261     8.705
n5161.in[0] (.names)                                             1.014     9.719
n5161.out[0] (.names)                                            0.261     9.980
n4962.in[0] (.names)                                             1.014    10.993
n4962.out[0] (.names)                                            0.261    11.254
n5105.in[0] (.names)                                             1.014    12.268
n5105.out[0] (.names)                                            0.261    12.529
n5106.in[1] (.names)                                             1.014    13.543
n5106.out[0] (.names)                                            0.261    13.804
n5107.in[2] (.names)                                             1.014    14.818
n5107.out[0] (.names)                                            0.261    15.079
n5108.in[0] (.names)                                             1.014    16.093
n5108.out[0] (.names)                                            0.261    16.354
n5109.in[1] (.names)                                             1.014    17.367
n5109.out[0] (.names)                                            0.261    17.628
n5101.in[0] (.names)                                             1.014    18.642
n5101.out[0] (.names)                                            0.261    18.903
n4917.in[0] (.names)                                             1.014    19.917
n4917.out[0] (.names)                                            0.261    20.178
n5110.in[1] (.names)                                             1.014    21.192
n5110.out[0] (.names)                                            0.261    21.453
n5111.in[3] (.names)                                             1.014    22.467
n5111.out[0] (.names)                                            0.261    22.728
n5114.in[1] (.names)                                             1.014    23.742
n5114.out[0] (.names)                                            0.261    24.003
n4863.in[0] (.names)                                             1.014    25.016
n4863.out[0] (.names)                                            0.261    25.277
n4864.in[0] (.names)                                             1.014    26.291
n4864.out[0] (.names)                                            0.261    26.552
n4865.in[0] (.names)                                             1.014    27.566
n4865.out[0] (.names)                                            0.261    27.827
n4867.in[0] (.names)                                             1.014    28.841
n4867.out[0] (.names)                                            0.261    29.102
n4850.in[1] (.names)                                             1.014    30.116
n4850.out[0] (.names)                                            0.261    30.377
n4869.in[3] (.names)                                             1.014    31.390
n4869.out[0] (.names)                                            0.261    31.651
n4870.in[0] (.names)                                             1.014    32.665
n4870.out[0] (.names)                                            0.261    32.926
n4871.in[0] (.names)                                             1.014    33.940
n4871.out[0] (.names)                                            0.261    34.201
n4872.in[0] (.names)                                             1.014    35.215
n4872.out[0] (.names)                                            0.261    35.476
n4873.in[0] (.names)                                             1.014    36.490
n4873.out[0] (.names)                                            0.261    36.751
n4874.in[0] (.names)                                             1.014    37.765
n4874.out[0] (.names)                                            0.261    38.026
n4876.in[0] (.names)                                             1.014    39.039
n4876.out[0] (.names)                                            0.261    39.300
n4879.in[0] (.names)                                             1.014    40.314
n4879.out[0] (.names)                                            0.261    40.575
n4878.in[3] (.names)                                             1.014    41.589
n4878.out[0] (.names)                                            0.261    41.850
n4887.in[1] (.names)                                             1.014    42.864
n4887.out[0] (.names)                                            0.261    43.125
n4885.in[0] (.names)                                             1.014    44.139
n4885.out[0] (.names)                                            0.261    44.400
n4886.in[0] (.names)                                             1.014    45.413
n4886.out[0] (.names)                                            0.261    45.674
n3974.in[0] (.names)                                             1.014    46.688
n3974.out[0] (.names)                                            0.261    46.949
n4221.in[0] (.names)                                             1.014    47.963
n4221.out[0] (.names)                                            0.261    48.224
n4222.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4222.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 95
Startpoint: n1410.Q[0] (.latch clocked by pclk)
Endpoint  : n2962.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1410.clk[0] (.latch)                                            1.014     1.014
n1410.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3052.in[0] (.names)                                             1.014     2.070
n3052.out[0] (.names)                                            0.261     2.331
n3054.in[1] (.names)                                             1.014     3.344
n3054.out[0] (.names)                                            0.261     3.605
n3055.in[0] (.names)                                             1.014     4.619
n3055.out[0] (.names)                                            0.261     4.880
n3056.in[0] (.names)                                             1.014     5.894
n3056.out[0] (.names)                                            0.261     6.155
n3057.in[2] (.names)                                             1.014     7.169
n3057.out[0] (.names)                                            0.261     7.430
n3058.in[1] (.names)                                             1.014     8.444
n3058.out[0] (.names)                                            0.261     8.705
n3049.in[0] (.names)                                             1.014     9.719
n3049.out[0] (.names)                                            0.261     9.980
n3050.in[1] (.names)                                             1.014    10.993
n3050.out[0] (.names)                                            0.261    11.254
n2826.in[1] (.names)                                             1.014    12.268
n2826.out[0] (.names)                                            0.261    12.529
n3086.in[1] (.names)                                             1.014    13.543
n3086.out[0] (.names)                                            0.261    13.804
n3065.in[0] (.names)                                             1.014    14.818
n3065.out[0] (.names)                                            0.261    15.079
n2993.in[0] (.names)                                             1.014    16.093
n2993.out[0] (.names)                                            0.261    16.354
n2994.in[2] (.names)                                             1.014    17.367
n2994.out[0] (.names)                                            0.261    17.628
n3001.in[3] (.names)                                             1.014    18.642
n3001.out[0] (.names)                                            0.261    18.903
n2861.in[1] (.names)                                             1.014    19.917
n2861.out[0] (.names)                                            0.261    20.178
n3015.in[2] (.names)                                             1.014    21.192
n3015.out[0] (.names)                                            0.261    21.453
n3018.in[1] (.names)                                             1.014    22.467
n3018.out[0] (.names)                                            0.261    22.728
n2885.in[0] (.names)                                             1.014    23.742
n2885.out[0] (.names)                                            0.261    24.003
n3019.in[2] (.names)                                             1.014    25.016
n3019.out[0] (.names)                                            0.261    25.277
n2860.in[0] (.names)                                             1.014    26.291
n2860.out[0] (.names)                                            0.261    26.552
n2955.in[0] (.names)                                             1.014    27.566
n2955.out[0] (.names)                                            0.261    27.827
n2956.in[1] (.names)                                             1.014    28.841
n2956.out[0] (.names)                                            0.261    29.102
n2964.in[2] (.names)                                             1.014    30.116
n2964.out[0] (.names)                                            0.261    30.377
n2903.in[0] (.names)                                             1.014    31.390
n2903.out[0] (.names)                                            0.261    31.651
n2963.in[0] (.names)                                             1.014    32.665
n2963.out[0] (.names)                                            0.261    32.926
n2966.in[2] (.names)                                             1.014    33.940
n2966.out[0] (.names)                                            0.261    34.201
n2967.in[0] (.names)                                             1.014    35.215
n2967.out[0] (.names)                                            0.261    35.476
n2968.in[0] (.names)                                             1.014    36.490
n2968.out[0] (.names)                                            0.261    36.751
n2960.in[0] (.names)                                             1.014    37.765
n2960.out[0] (.names)                                            0.261    38.026
n2957.in[0] (.names)                                             1.014    39.039
n2957.out[0] (.names)                                            0.261    39.300
n2958.in[0] (.names)                                             1.014    40.314
n2958.out[0] (.names)                                            0.261    40.575
n2937.in[0] (.names)                                             1.014    41.589
n2937.out[0] (.names)                                            0.261    41.850
n2938.in[0] (.names)                                             1.014    42.864
n2938.out[0] (.names)                                            0.261    43.125
n2941.in[1] (.names)                                             1.014    44.139
n2941.out[0] (.names)                                            0.261    44.400
n2760.in[0] (.names)                                             1.014    45.413
n2760.out[0] (.names)                                            0.261    45.674
n2961.in[0] (.names)                                             1.014    46.688
n2961.out[0] (.names)                                            0.261    46.949
n2740.in[0] (.names)                                             1.014    47.963
n2740.out[0] (.names)                                            0.261    48.224
n2962.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2962.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 96
Startpoint: n1410.Q[0] (.latch clocked by pclk)
Endpoint  : n2741.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1410.clk[0] (.latch)                                            1.014     1.014
n1410.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3052.in[0] (.names)                                             1.014     2.070
n3052.out[0] (.names)                                            0.261     2.331
n3054.in[1] (.names)                                             1.014     3.344
n3054.out[0] (.names)                                            0.261     3.605
n3055.in[0] (.names)                                             1.014     4.619
n3055.out[0] (.names)                                            0.261     4.880
n3056.in[0] (.names)                                             1.014     5.894
n3056.out[0] (.names)                                            0.261     6.155
n3057.in[2] (.names)                                             1.014     7.169
n3057.out[0] (.names)                                            0.261     7.430
n3058.in[1] (.names)                                             1.014     8.444
n3058.out[0] (.names)                                            0.261     8.705
n3049.in[0] (.names)                                             1.014     9.719
n3049.out[0] (.names)                                            0.261     9.980
n3050.in[1] (.names)                                             1.014    10.993
n3050.out[0] (.names)                                            0.261    11.254
n2826.in[1] (.names)                                             1.014    12.268
n2826.out[0] (.names)                                            0.261    12.529
n3086.in[1] (.names)                                             1.014    13.543
n3086.out[0] (.names)                                            0.261    13.804
n3065.in[0] (.names)                                             1.014    14.818
n3065.out[0] (.names)                                            0.261    15.079
n2993.in[0] (.names)                                             1.014    16.093
n2993.out[0] (.names)                                            0.261    16.354
n2994.in[2] (.names)                                             1.014    17.367
n2994.out[0] (.names)                                            0.261    17.628
n3001.in[3] (.names)                                             1.014    18.642
n3001.out[0] (.names)                                            0.261    18.903
n2861.in[1] (.names)                                             1.014    19.917
n2861.out[0] (.names)                                            0.261    20.178
n3015.in[2] (.names)                                             1.014    21.192
n3015.out[0] (.names)                                            0.261    21.453
n3018.in[1] (.names)                                             1.014    22.467
n3018.out[0] (.names)                                            0.261    22.728
n2885.in[0] (.names)                                             1.014    23.742
n2885.out[0] (.names)                                            0.261    24.003
n3019.in[2] (.names)                                             1.014    25.016
n3019.out[0] (.names)                                            0.261    25.277
n2860.in[0] (.names)                                             1.014    26.291
n2860.out[0] (.names)                                            0.261    26.552
n2955.in[0] (.names)                                             1.014    27.566
n2955.out[0] (.names)                                            0.261    27.827
n2956.in[1] (.names)                                             1.014    28.841
n2956.out[0] (.names)                                            0.261    29.102
n2964.in[2] (.names)                                             1.014    30.116
n2964.out[0] (.names)                                            0.261    30.377
n2903.in[0] (.names)                                             1.014    31.390
n2903.out[0] (.names)                                            0.261    31.651
n2963.in[0] (.names)                                             1.014    32.665
n2963.out[0] (.names)                                            0.261    32.926
n2966.in[2] (.names)                                             1.014    33.940
n2966.out[0] (.names)                                            0.261    34.201
n2967.in[0] (.names)                                             1.014    35.215
n2967.out[0] (.names)                                            0.261    35.476
n2968.in[0] (.names)                                             1.014    36.490
n2968.out[0] (.names)                                            0.261    36.751
n2960.in[0] (.names)                                             1.014    37.765
n2960.out[0] (.names)                                            0.261    38.026
n2957.in[0] (.names)                                             1.014    39.039
n2957.out[0] (.names)                                            0.261    39.300
n2958.in[0] (.names)                                             1.014    40.314
n2958.out[0] (.names)                                            0.261    40.575
n2937.in[0] (.names)                                             1.014    41.589
n2937.out[0] (.names)                                            0.261    41.850
n2938.in[0] (.names)                                             1.014    42.864
n2938.out[0] (.names)                                            0.261    43.125
n2941.in[1] (.names)                                             1.014    44.139
n2941.out[0] (.names)                                            0.261    44.400
n2760.in[0] (.names)                                             1.014    45.413
n2760.out[0] (.names)                                            0.261    45.674
n2961.in[0] (.names)                                             1.014    46.688
n2961.out[0] (.names)                                            0.261    46.949
n2740.in[0] (.names)                                             1.014    47.963
n2740.out[0] (.names)                                            0.261    48.224
n2741.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2741.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 97
Startpoint: n1410.Q[0] (.latch clocked by pclk)
Endpoint  : n2729.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1410.clk[0] (.latch)                                            1.014     1.014
n1410.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3052.in[0] (.names)                                             1.014     2.070
n3052.out[0] (.names)                                            0.261     2.331
n3054.in[1] (.names)                                             1.014     3.344
n3054.out[0] (.names)                                            0.261     3.605
n3055.in[0] (.names)                                             1.014     4.619
n3055.out[0] (.names)                                            0.261     4.880
n3056.in[0] (.names)                                             1.014     5.894
n3056.out[0] (.names)                                            0.261     6.155
n3057.in[2] (.names)                                             1.014     7.169
n3057.out[0] (.names)                                            0.261     7.430
n3058.in[1] (.names)                                             1.014     8.444
n3058.out[0] (.names)                                            0.261     8.705
n3049.in[0] (.names)                                             1.014     9.719
n3049.out[0] (.names)                                            0.261     9.980
n3050.in[1] (.names)                                             1.014    10.993
n3050.out[0] (.names)                                            0.261    11.254
n2826.in[1] (.names)                                             1.014    12.268
n2826.out[0] (.names)                                            0.261    12.529
n3086.in[1] (.names)                                             1.014    13.543
n3086.out[0] (.names)                                            0.261    13.804
n3065.in[0] (.names)                                             1.014    14.818
n3065.out[0] (.names)                                            0.261    15.079
n2993.in[0] (.names)                                             1.014    16.093
n2993.out[0] (.names)                                            0.261    16.354
n2994.in[2] (.names)                                             1.014    17.367
n2994.out[0] (.names)                                            0.261    17.628
n3001.in[3] (.names)                                             1.014    18.642
n3001.out[0] (.names)                                            0.261    18.903
n2861.in[1] (.names)                                             1.014    19.917
n2861.out[0] (.names)                                            0.261    20.178
n3015.in[2] (.names)                                             1.014    21.192
n3015.out[0] (.names)                                            0.261    21.453
n3018.in[1] (.names)                                             1.014    22.467
n3018.out[0] (.names)                                            0.261    22.728
n2885.in[0] (.names)                                             1.014    23.742
n2885.out[0] (.names)                                            0.261    24.003
n2886.in[2] (.names)                                             1.014    25.016
n2886.out[0] (.names)                                            0.261    25.277
n2891.in[1] (.names)                                             1.014    26.291
n2891.out[0] (.names)                                            0.261    26.552
n2893.in[3] (.names)                                             1.014    27.566
n2893.out[0] (.names)                                            0.261    27.827
n2895.in[0] (.names)                                             1.014    28.841
n2895.out[0] (.names)                                            0.261    29.102
n2896.in[0] (.names)                                             1.014    30.116
n2896.out[0] (.names)                                            0.261    30.377
n2898.in[0] (.names)                                             1.014    31.390
n2898.out[0] (.names)                                            0.261    31.651
n2899.in[0] (.names)                                             1.014    32.665
n2899.out[0] (.names)                                            0.261    32.926
n2900.in[0] (.names)                                             1.014    33.940
n2900.out[0] (.names)                                            0.261    34.201
n2901.in[0] (.names)                                             1.014    35.215
n2901.out[0] (.names)                                            0.261    35.476
n2902.in[2] (.names)                                             1.014    36.490
n2902.out[0] (.names)                                            0.261    36.751
n2904.in[1] (.names)                                             1.014    37.765
n2904.out[0] (.names)                                            0.261    38.026
n2905.in[1] (.names)                                             1.014    39.039
n2905.out[0] (.names)                                            0.261    39.300
n2906.in[0] (.names)                                             1.014    40.314
n2906.out[0] (.names)                                            0.261    40.575
n2907.in[0] (.names)                                             1.014    41.589
n2907.out[0] (.names)                                            0.261    41.850
n2909.in[0] (.names)                                             1.014    42.864
n2909.out[0] (.names)                                            0.261    43.125
n2910.in[0] (.names)                                             1.014    44.139
n2910.out[0] (.names)                                            0.261    44.400
n2914.in[0] (.names)                                             1.014    45.413
n2914.out[0] (.names)                                            0.261    45.674
n2915.in[0] (.names)                                             1.014    46.688
n2915.out[0] (.names)                                            0.261    46.949
n2728.in[0] (.names)                                             1.014    47.963
n2728.out[0] (.names)                                            0.261    48.224
n2729.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2729.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 98
Startpoint: n2705.Q[0] (.latch clocked by pclk)
Endpoint  : n2711.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2705.clk[0] (.latch)                                            1.014     1.014
n2705.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3362.in[1] (.names)                                             1.014     2.070
n3362.out[0] (.names)                                            0.261     2.331
n3363.in[1] (.names)                                             1.014     3.344
n3363.out[0] (.names)                                            0.261     3.605
n3344.in[0] (.names)                                             1.014     4.619
n3344.out[0] (.names)                                            0.261     4.880
n3247.in[0] (.names)                                             1.014     5.894
n3247.out[0] (.names)                                            0.261     6.155
n3345.in[2] (.names)                                             1.014     7.169
n3345.out[0] (.names)                                            0.261     7.430
n3347.in[2] (.names)                                             1.014     8.444
n3347.out[0] (.names)                                            0.261     8.705
n3356.in[1] (.names)                                             1.014     9.719
n3356.out[0] (.names)                                            0.261     9.980
n3357.in[0] (.names)                                             1.014    10.993
n3357.out[0] (.names)                                            0.261    11.254
n3358.in[0] (.names)                                             1.014    12.268
n3358.out[0] (.names)                                            0.261    12.529
n3359.in[0] (.names)                                             1.014    13.543
n3359.out[0] (.names)                                            0.261    13.804
n3360.in[0] (.names)                                             1.014    14.818
n3360.out[0] (.names)                                            0.261    15.079
n3318.in[0] (.names)                                             1.014    16.093
n3318.out[0] (.names)                                            0.261    16.354
n3361.in[1] (.names)                                             1.014    17.367
n3361.out[0] (.names)                                            0.261    17.628
n3315.in[1] (.names)                                             1.014    18.642
n3315.out[0] (.names)                                            0.261    18.903
n3316.in[1] (.names)                                             1.014    19.917
n3316.out[0] (.names)                                            0.261    20.178
n3317.in[2] (.names)                                             1.014    21.192
n3317.out[0] (.names)                                            0.261    21.453
n3319.in[0] (.names)                                             1.014    22.467
n3319.out[0] (.names)                                            0.261    22.728
n3320.in[3] (.names)                                             1.014    23.742
n3320.out[0] (.names)                                            0.261    24.003
n3321.in[1] (.names)                                             1.014    25.016
n3321.out[0] (.names)                                            0.261    25.277
n3322.in[0] (.names)                                             1.014    26.291
n3322.out[0] (.names)                                            0.261    26.552
n3323.in[0] (.names)                                             1.014    27.566
n3323.out[0] (.names)                                            0.261    27.827
n3324.in[0] (.names)                                             1.014    28.841
n3324.out[0] (.names)                                            0.261    29.102
n3325.in[3] (.names)                                             1.014    30.116
n3325.out[0] (.names)                                            0.261    30.377
n3306.in[2] (.names)                                             1.014    31.390
n3306.out[0] (.names)                                            0.261    31.651
n3327.in[0] (.names)                                             1.014    32.665
n3327.out[0] (.names)                                            0.261    32.926
n3328.in[1] (.names)                                             1.014    33.940
n3328.out[0] (.names)                                            0.261    34.201
n3329.in[0] (.names)                                             1.014    35.215
n3329.out[0] (.names)                                            0.261    35.476
n3330.in[0] (.names)                                             1.014    36.490
n3330.out[0] (.names)                                            0.261    36.751
n3333.in[1] (.names)                                             1.014    37.765
n3333.out[0] (.names)                                            0.261    38.026
n3334.in[0] (.names)                                             1.014    39.039
n3334.out[0] (.names)                                            0.261    39.300
n3335.in[1] (.names)                                             1.014    40.314
n3335.out[0] (.names)                                            0.261    40.575
n3331.in[0] (.names)                                             1.014    41.589
n3331.out[0] (.names)                                            0.261    41.850
n3336.in[1] (.names)                                             1.014    42.864
n3336.out[0] (.names)                                            0.261    43.125
n3337.in[0] (.names)                                             1.014    44.139
n3337.out[0] (.names)                                            0.261    44.400
n2736.in[1] (.names)                                             1.014    45.413
n2736.out[0] (.names)                                            0.261    45.674
n3338.in[0] (.names)                                             1.014    46.688
n3338.out[0] (.names)                                            0.261    46.949
n2710.in[0] (.names)                                             1.014    47.963
n2710.out[0] (.names)                                            0.261    48.224
n2711.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2711.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 99
Startpoint: n2209.Q[0] (.latch clocked by pclk)
Endpoint  : n2364.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2209.clk[0] (.latch)                                            1.014     1.014
n2209.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2210.in[0] (.names)                                             1.014     2.070
n2210.out[0] (.names)                                            0.261     2.331
n2205.in[0] (.names)                                             1.014     3.344
n2205.out[0] (.names)                                            0.261     3.605
n2212.in[0] (.names)                                             1.014     4.619
n2212.out[0] (.names)                                            0.261     4.880
n2213.in[2] (.names)                                             1.014     5.894
n2213.out[0] (.names)                                            0.261     6.155
n2214.in[2] (.names)                                             1.014     7.169
n2214.out[0] (.names)                                            0.261     7.430
n2221.in[0] (.names)                                             1.014     8.444
n2221.out[0] (.names)                                            0.261     8.705
n2215.in[1] (.names)                                             1.014     9.719
n2215.out[0] (.names)                                            0.261     9.980
n2222.in[0] (.names)                                             1.014    10.993
n2222.out[0] (.names)                                            0.261    11.254
n2217.in[0] (.names)                                             1.014    12.268
n2217.out[0] (.names)                                            0.261    12.529
n2218.in[2] (.names)                                             1.014    13.543
n2218.out[0] (.names)                                            0.261    13.804
n2203.in[1] (.names)                                             1.014    14.818
n2203.out[0] (.names)                                            0.261    15.079
n2223.in[1] (.names)                                             1.014    16.093
n2223.out[0] (.names)                                            0.261    16.354
n2224.in[0] (.names)                                             1.014    17.367
n2224.out[0] (.names)                                            0.261    17.628
n2202.in[1] (.names)                                             1.014    18.642
n2202.out[0] (.names)                                            0.261    18.903
n2340.in[0] (.names)                                             1.014    19.917
n2340.out[0] (.names)                                            0.261    20.178
n2342.in[1] (.names)                                             1.014    21.192
n2342.out[0] (.names)                                            0.261    21.453
n2350.in[1] (.names)                                             1.014    22.467
n2350.out[0] (.names)                                            0.261    22.728
n2347.in[1] (.names)                                             1.014    23.742
n2347.out[0] (.names)                                            0.261    24.003
n2338.in[0] (.names)                                             1.014    25.016
n2338.out[0] (.names)                                            0.261    25.277
n2343.in[2] (.names)                                             1.014    26.291
n2343.out[0] (.names)                                            0.261    26.552
n2229.in[0] (.names)                                             1.014    27.566
n2229.out[0] (.names)                                            0.261    27.827
n2339.in[1] (.names)                                             1.014    28.841
n2339.out[0] (.names)                                            0.261    29.102
n2344.in[1] (.names)                                             1.014    30.116
n2344.out[0] (.names)                                            0.261    30.377
n2345.in[2] (.names)                                             1.014    31.390
n2345.out[0] (.names)                                            0.261    31.651
n2346.in[1] (.names)                                             1.014    32.665
n2346.out[0] (.names)                                            0.261    32.926
n2351.in[3] (.names)                                             1.014    33.940
n2351.out[0] (.names)                                            0.261    34.201
n2352.in[3] (.names)                                             1.014    35.215
n2352.out[0] (.names)                                            0.261    35.476
n2354.in[0] (.names)                                             1.014    36.490
n2354.out[0] (.names)                                            0.261    36.751
n2355.in[0] (.names)                                             1.014    37.765
n2355.out[0] (.names)                                            0.261    38.026
n2356.in[1] (.names)                                             1.014    39.039
n2356.out[0] (.names)                                            0.261    39.300
n2357.in[1] (.names)                                             1.014    40.314
n2357.out[0] (.names)                                            0.261    40.575
n2358.in[0] (.names)                                             1.014    41.589
n2358.out[0] (.names)                                            0.261    41.850
n2359.in[0] (.names)                                             1.014    42.864
n2359.out[0] (.names)                                            0.261    43.125
n2360.in[1] (.names)                                             1.014    44.139
n2360.out[0] (.names)                                            0.261    44.400
n2361.in[0] (.names)                                             1.014    45.413
n2361.out[0] (.names)                                            0.261    45.674
n2228.in[1] (.names)                                             1.014    46.688
n2228.out[0] (.names)                                            0.261    46.949
n2362.in[0] (.names)                                             1.014    47.963
n2362.out[0] (.names)                                            0.261    48.224
n2364.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2364.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 100
Startpoint: n2209.Q[0] (.latch clocked by pclk)
Endpoint  : n2231.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2209.clk[0] (.latch)                                            1.014     1.014
n2209.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2210.in[0] (.names)                                             1.014     2.070
n2210.out[0] (.names)                                            0.261     2.331
n2205.in[0] (.names)                                             1.014     3.344
n2205.out[0] (.names)                                            0.261     3.605
n2212.in[0] (.names)                                             1.014     4.619
n2212.out[0] (.names)                                            0.261     4.880
n2213.in[2] (.names)                                             1.014     5.894
n2213.out[0] (.names)                                            0.261     6.155
n2214.in[2] (.names)                                             1.014     7.169
n2214.out[0] (.names)                                            0.261     7.430
n2221.in[0] (.names)                                             1.014     8.444
n2221.out[0] (.names)                                            0.261     8.705
n2215.in[1] (.names)                                             1.014     9.719
n2215.out[0] (.names)                                            0.261     9.980
n2222.in[0] (.names)                                             1.014    10.993
n2222.out[0] (.names)                                            0.261    11.254
n2217.in[0] (.names)                                             1.014    12.268
n2217.out[0] (.names)                                            0.261    12.529
n2218.in[2] (.names)                                             1.014    13.543
n2218.out[0] (.names)                                            0.261    13.804
n2203.in[1] (.names)                                             1.014    14.818
n2203.out[0] (.names)                                            0.261    15.079
n2223.in[1] (.names)                                             1.014    16.093
n2223.out[0] (.names)                                            0.261    16.354
n2224.in[0] (.names)                                             1.014    17.367
n2224.out[0] (.names)                                            0.261    17.628
n2202.in[1] (.names)                                             1.014    18.642
n2202.out[0] (.names)                                            0.261    18.903
n2340.in[0] (.names)                                             1.014    19.917
n2340.out[0] (.names)                                            0.261    20.178
n2342.in[1] (.names)                                             1.014    21.192
n2342.out[0] (.names)                                            0.261    21.453
n2350.in[1] (.names)                                             1.014    22.467
n2350.out[0] (.names)                                            0.261    22.728
n2347.in[1] (.names)                                             1.014    23.742
n2347.out[0] (.names)                                            0.261    24.003
n2338.in[0] (.names)                                             1.014    25.016
n2338.out[0] (.names)                                            0.261    25.277
n2343.in[2] (.names)                                             1.014    26.291
n2343.out[0] (.names)                                            0.261    26.552
n2229.in[0] (.names)                                             1.014    27.566
n2229.out[0] (.names)                                            0.261    27.827
n2339.in[1] (.names)                                             1.014    28.841
n2339.out[0] (.names)                                            0.261    29.102
n2344.in[1] (.names)                                             1.014    30.116
n2344.out[0] (.names)                                            0.261    30.377
n2345.in[2] (.names)                                             1.014    31.390
n2345.out[0] (.names)                                            0.261    31.651
n2346.in[1] (.names)                                             1.014    32.665
n2346.out[0] (.names)                                            0.261    32.926
n2351.in[3] (.names)                                             1.014    33.940
n2351.out[0] (.names)                                            0.261    34.201
n2352.in[3] (.names)                                             1.014    35.215
n2352.out[0] (.names)                                            0.261    35.476
n2354.in[0] (.names)                                             1.014    36.490
n2354.out[0] (.names)                                            0.261    36.751
n2355.in[0] (.names)                                             1.014    37.765
n2355.out[0] (.names)                                            0.261    38.026
n2356.in[1] (.names)                                             1.014    39.039
n2356.out[0] (.names)                                            0.261    39.300
n2357.in[1] (.names)                                             1.014    40.314
n2357.out[0] (.names)                                            0.261    40.575
n2358.in[0] (.names)                                             1.014    41.589
n2358.out[0] (.names)                                            0.261    41.850
n2359.in[0] (.names)                                             1.014    42.864
n2359.out[0] (.names)                                            0.261    43.125
n2360.in[1] (.names)                                             1.014    44.139
n2360.out[0] (.names)                                            0.261    44.400
n2361.in[0] (.names)                                             1.014    45.413
n2361.out[0] (.names)                                            0.261    45.674
n2228.in[1] (.names)                                             1.014    46.688
n2228.out[0] (.names)                                            0.261    46.949
n2230.in[0] (.names)                                             1.014    47.963
n2230.out[0] (.names)                                            0.261    48.224
n2231.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2231.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#End of timing report
