m255
K3
13
cModel Technology
Z0 dE:\Coding\Verilog\CYCS_LogicDesignLab\LAB5
vTB
Z1 I>[5`i]Jj<cD?BJ62Pc[?U2
Z2 Vc<=32996OT2f`M7E_UhYX1
Z3 dE:\Coding\Verilog\CYCS_LogicDesignLab\LAB5
Z4 w1732160170
Z5 8E:/Coding/Verilog/CYCS_LogicDesignLab/LAB5/TB.v
Z6 FE:/Coding/Verilog/CYCS_LogicDesignLab/LAB5/TB.v
L0 3
Z7 OV;L;10.1d;51
r1
31
Z8 o-work work -O0
n@t@b
!i10b 1
Z9 !s100 O135[H8KSTR80E9[W1UI90
!s85 0
Z10 !s108 1732160217.586000
Z11 !s107 E:/Coding/Verilog/CYCS_LogicDesignLab/LAB5/TB.v|
Z12 !s90 -reportprogress|300|-work|work|E:/Coding/Verilog/CYCS_LogicDesignLab/LAB5/TB.v|
!s101 -O0
vUpDownCounter
!i10b 1
!s100 h8[c5K`<UVQS2MH<9@So_3
IhzM`T8h^E<AdeiWgYD;MC1
V_h4^VEZGcdk<hn8M:SfhS0
R3
w1732159981
8E:/Coding/Verilog/CYCS_LogicDesignLab/LAB5/up_down_counter.v
FE:/Coding/Verilog/CYCS_LogicDesignLab/LAB5/up_down_counter.v
L0 1
R7
r1
!s85 0
31
!s108 1732160217.725000
!s107 E:/Coding/Verilog/CYCS_LogicDesignLab/LAB5/up_down_counter.v|
!s90 -reportprogress|300|-work|work|E:/Coding/Verilog/CYCS_LogicDesignLab/LAB5/up_down_counter.v|
!s101 -O0
R8
n@up@down@counter
