ARM GAS  /tmp/ccFeRAzt.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_cryp_aes.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.CRYP_AES_ECB,"ax",%progbits
  18              		.align	1
  19              		.global	CRYP_AES_ECB
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	CRYP_AES_ECB:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "FWLIB/src/stm32f4xx_cryp_aes.c"
   1:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
   2:FWLIB/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @file    stm32f4xx_cryp_aes.c
   4:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @version V1.8.0
   6:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @date    04-November-2016
   7:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          input message using AES in ECB/CBC/CTR/GCM/CCM modes.
   9:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          peripheral.
  11:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          AES-ECB/CBC/CTR/GCM/CCM modes are available on STM32F437x Devices.
  12:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          For STM32F41xx Devices, only AES-ECB/CBC/CTR modes are available.
  13:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  14:FWLIB/src/stm32f4xx_cryp_aes.c **** @verbatim
  15:FWLIB/src/stm32f4xx_cryp_aes.c ****  ===================================================================
  16:FWLIB/src/stm32f4xx_cryp_aes.c ****                   ##### How to use this driver #####
  17:FWLIB/src/stm32f4xx_cryp_aes.c ****  ===================================================================
  18:FWLIB/src/stm32f4xx_cryp_aes.c ****  [..]
  19:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Enable The CRYP controller clock using 
  20:FWLIB/src/stm32f4xx_cryp_aes.c ****       RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  21:FWLIB/src/stm32f4xx_cryp_aes.c ****   
  22:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in ECB Mode using CRYP_AES_ECB() function.
  23:FWLIB/src/stm32f4xx_cryp_aes.c ****   
  24:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CBC Mode using CRYP_AES_CBC() function.
  25:FWLIB/src/stm32f4xx_cryp_aes.c ****   
  26:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CTR Mode using CRYP_AES_CTR() function.
  27:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  28:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in GCM Mode using CRYP_AES_GCM() function.
  29:FWLIB/src/stm32f4xx_cryp_aes.c ****    
ARM GAS  /tmp/ccFeRAzt.s 			page 2


  30:FWLIB/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CCM Mode using CRYP_AES_CCM() function.
  31:FWLIB/src/stm32f4xx_cryp_aes.c ****      
  32:FWLIB/src/stm32f4xx_cryp_aes.c **** @endverbatim
  33:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  34:FWLIB/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  35:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @attention
  36:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  37:FWLIB/src/stm32f4xx_cryp_aes.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
  38:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  39:FWLIB/src/stm32f4xx_cryp_aes.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  40:FWLIB/src/stm32f4xx_cryp_aes.c ****   * You may not use this file except in compliance with the License.
  41:FWLIB/src/stm32f4xx_cryp_aes.c ****   * You may obtain a copy of the License at:
  42:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  43:FWLIB/src/stm32f4xx_cryp_aes.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  44:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  45:FWLIB/src/stm32f4xx_cryp_aes.c ****   * Unless required by applicable law or agreed to in writing, software 
  46:FWLIB/src/stm32f4xx_cryp_aes.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  47:FWLIB/src/stm32f4xx_cryp_aes.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  48:FWLIB/src/stm32f4xx_cryp_aes.c ****   * See the License for the specific language governing permissions and
  49:FWLIB/src/stm32f4xx_cryp_aes.c ****   * limitations under the License.
  50:FWLIB/src/stm32f4xx_cryp_aes.c ****   *
  51:FWLIB/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************  
  52:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
  53:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  54:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Includes ------------------------------------------------------------------*/
  55:FWLIB/src/stm32f4xx_cryp_aes.c **** #include "stm32f4xx_cryp.h"
  56:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  57:FWLIB/src/stm32f4xx_cryp_aes.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  58:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @{
  59:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
  60:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  61:FWLIB/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP 
  62:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief CRYP driver modules
  63:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @{
  64:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
  65:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  66:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private typedef -----------------------------------------------------------*/
  67:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private define ------------------------------------------------------------*/
  68:FWLIB/src/stm32f4xx_cryp_aes.c **** #define AESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  69:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  70:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private macro -------------------------------------------------------------*/
  71:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private variables ---------------------------------------------------------*/
  72:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private function prototypes -----------------------------------------------*/
  73:FWLIB/src/stm32f4xx_cryp_aes.c **** /* Private functions ---------------------------------------------------------*/
  74:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  75:FWLIB/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Private_Functions
  76:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @{
  77:FWLIB/src/stm32f4xx_cryp_aes.c ****   */ 
  78:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  79:FWLIB/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Group6 High Level AES functions
  80:FWLIB/src/stm32f4xx_cryp_aes.c ****  *  @brief   High Level AES functions 
  81:FWLIB/src/stm32f4xx_cryp_aes.c ****  *
  82:FWLIB/src/stm32f4xx_cryp_aes.c **** @verbatim   
  83:FWLIB/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  84:FWLIB/src/stm32f4xx_cryp_aes.c ****                        ##### High Level AES functions #####
  85:FWLIB/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  86:FWLIB/src/stm32f4xx_cryp_aes.c **** 
ARM GAS  /tmp/ccFeRAzt.s 			page 3


  87:FWLIB/src/stm32f4xx_cryp_aes.c **** @endverbatim
  88:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @{
  89:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
  90:FWLIB/src/stm32f4xx_cryp_aes.c **** 
  91:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
  92:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in ECB Mode
  93:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
  94:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
  95:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
  96:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
  97:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
  98:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
  99:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 100:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 101:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 102:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 103:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 104:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 105:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
 106:FWLIB/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
 107:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t* Input, uint32_t Ilength, uint8_t* Output)
 108:FWLIB/src/stm32f4xx_cryp_aes.c **** {
  30              		.loc 1 108 1 view -0
  31              		.cfi_startproc
  32              		@ args = 8, pretend = 0, frame = 56
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 108 1 is_stmt 0 view .LVU1
  35 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 28
  38              		.cfi_offset 4, -28
  39              		.cfi_offset 5, -24
  40              		.cfi_offset 6, -20
  41              		.cfi_offset 7, -16
  42              		.cfi_offset 8, -12
  43              		.cfi_offset 9, -8
  44              		.cfi_offset 14, -4
  45 0004 8FB0     		sub	sp, sp, #60
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 88
  48 0006 8146     		mov	r9, r0
  49 0008 0D46     		mov	r5, r1
  50 000a 1746     		mov	r7, r2
  51 000c DDF85880 		ldr	r8, [sp, #88]
 109:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
  52              		.loc 1 109 3 is_stmt 1 view .LVU2
 110:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  53              		.loc 1 110 3 view .LVU3
 111:FWLIB/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
  54              		.loc 1 111 3 view .LVU4
  55              		.loc 1 111 17 is_stmt 0 view .LVU5
  56 0010 0022     		movs	r2, #0
  57              	.LVL1:
  58              		.loc 1 111 17 view .LVU6
  59 0012 0192     		str	r2, [sp, #4]
 112:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
  60              		.loc 1 112 3 is_stmt 1 view .LVU7
ARM GAS  /tmp/ccFeRAzt.s 			page 4


  61              	.LVL2:
 113:FWLIB/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
  62              		.loc 1 113 3 view .LVU8
 114:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
  63              		.loc 1 114 3 view .LVU9
 115:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
  64              		.loc 1 115 3 view .LVU10
  65              		.loc 1 115 12 is_stmt 0 view .LVU11
  66 0014 1C46     		mov	r4, r3
  67              	.LVL3:
 116:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
  68              		.loc 1 116 3 is_stmt 1 view .LVU12
  69              		.loc 1 116 12 is_stmt 0 view .LVU13
  70 0016 179E     		ldr	r6, [sp, #92]
  71              	.LVL4:
 117:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
  72              		.loc 1 117 3 is_stmt 1 view .LVU14
 118:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 119:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 120:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
  73              		.loc 1 120 3 view .LVU15
  74 0018 02A8     		add	r0, sp, #8
  75              	.LVL5:
  76              		.loc 1 120 3 is_stmt 0 view .LVU16
  77 001a FFF7FEFF 		bl	CRYP_KeyStructInit
  78              	.LVL6:
 121:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 122:FWLIB/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
  79              		.loc 1 122 3 is_stmt 1 view .LVU17
  80 001e C02F     		cmp	r7, #192
  81 0020 3AD0     		beq	.L2
  82 0022 B7F5807F 		cmp	r7, #256
  83 0026 4DD0     		beq	.L3
  84 0028 802F     		cmp	r7, #128
  85 002a 26D0     		beq	.L20
  86              	.LVL7:
  87              	.L4:
 123:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 124:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 128:
 125:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 126:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 127:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 128:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 129:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 130:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 131:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 132:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 133:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 134:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 135:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 136:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 137:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 138:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 139:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 140:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 141:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 142:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /tmp/ccFeRAzt.s 			page 5


 143:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 144:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 145:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 146:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 147:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 148:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 149:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 150:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 151:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 152:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 153:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 154:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 155:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 156:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 157:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 158:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 159:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 160:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 161:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 162:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 163:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 164:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 165:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 166:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 167:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 168:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 169:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 170:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 171:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
  88              		.loc 1 171 3 view .LVU18
  89              		.loc 1 171 5 is_stmt 0 view .LVU19
  90 002c B9F1000F 		cmp	r9, #0
  91 0030 64D1     		bne	.L5
 172:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 173:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 174:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
  92              		.loc 1 174 5 is_stmt 1 view .LVU20
  93 0032 FFF7FEFF 		bl	CRYP_FIFOFlush
  94              	.LVL8:
 175:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 176:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 177:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  95              		.loc 1 177 5 view .LVU21
  96              		.loc 1 177 41 is_stmt 0 view .LVU22
  97 0036 0423     		movs	r3, #4
  98 0038 0A93     		str	r3, [sp, #40]
 178:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
  99              		.loc 1 178 5 is_stmt 1 view .LVU23
 100              		.loc 1 178 42 is_stmt 0 view .LVU24
 101 003a 3823     		movs	r3, #56
 102 003c 0B93     		str	r3, [sp, #44]
 179:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 103              		.loc 1 179 5 is_stmt 1 view .LVU25
 104              		.loc 1 179 42 is_stmt 0 view .LVU26
 105 003e 0023     		movs	r3, #0
 106 0040 0C93     		str	r3, [sp, #48]
 180:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
ARM GAS  /tmp/ccFeRAzt.s 			page 6


 107              		.loc 1 180 5 is_stmt 1 view .LVU27
 108 0042 0AA8     		add	r0, sp, #40
 109 0044 FFF7FEFF 		bl	CRYP_Init
 110              	.LVL9:
 181:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 182:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 183:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 111              		.loc 1 183 5 view .LVU28
 112 0048 02A8     		add	r0, sp, #8
 113 004a FFF7FEFF 		bl	CRYP_KeyInit
 114              	.LVL10:
 184:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 185:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 186:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 115              		.loc 1 186 5 view .LVU29
 116 004e 0120     		movs	r0, #1
 117 0050 FFF7FEFF 		bl	CRYP_Cmd
 118              	.LVL11:
 119              	.L7:
 187:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 188:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 189:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 120              		.loc 1 189 5 discriminator 2 view .LVU30
 190:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 191:FWLIB/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 121              		.loc 1 191 7 discriminator 2 view .LVU31
 122              		.loc 1 191 20 is_stmt 0 discriminator 2 view .LVU32
 123 0054 1020     		movs	r0, #16
 124 0056 FFF7FEFF 		bl	CRYP_GetFlagStatus
 125              	.LVL12:
 126              		.loc 1 191 18 discriminator 2 view .LVU33
 127 005a 0246     		mov	r2, r0
 128              	.LVL13:
 192:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 129              		.loc 1 192 7 is_stmt 1 discriminator 2 view .LVU34
 130              		.loc 1 192 14 is_stmt 0 discriminator 2 view .LVU35
 131 005c 019B     		ldr	r3, [sp, #4]
 132 005e 0133     		adds	r3, r3, #1
 133 0060 0193     		str	r3, [sp, #4]
 193:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 134              		.loc 1 193 22 discriminator 2 view .LVU36
 135 0062 019B     		ldr	r3, [sp, #4]
 136              		.loc 1 193 5 discriminator 2 view .LVU37
 137 0064 B3F5803F 		cmp	r3, #65536
 138 0068 01D0     		beq	.L6
 139              		.loc 1 193 42 discriminator 1 view .LVU38
 140 006a 0028     		cmp	r0, #0
 141 006c F2D1     		bne	.L7
 142              	.L6:
 194:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 195:FWLIB/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 143              		.loc 1 195 5 is_stmt 1 view .LVU39
 144              		.loc 1 195 8 is_stmt 0 view .LVU40
 145 006e 002A     		cmp	r2, #0
 146 0070 5CD1     		bne	.L16
 196:FWLIB/src/stm32f4xx_cryp_aes.c ****    {
 197:FWLIB/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
ARM GAS  /tmp/ccFeRAzt.s 			page 7


 198:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 199:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
 200:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 201:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 202:FWLIB/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 147              		.loc 1 202 7 is_stmt 1 view .LVU41
 148              		.loc 1 202 43 is_stmt 0 view .LVU42
 149 0072 0423     		movs	r3, #4
 150 0074 0A93     		str	r3, [sp, #40]
 113:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 151              		.loc 1 113 15 view .LVU43
 152 0076 0127     		movs	r7, #1
 153 0078 46E0     		b	.L8
 154              	.LVL14:
 155              	.L20:
 125:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 156              		.loc 1 125 5 is_stmt 1 view .LVU44
 125:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 157              		.loc 1 125 41 is_stmt 0 view .LVU45
 158 007a 0023     		movs	r3, #0
 159 007c 0D93     		str	r3, [sp, #52]
 126:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 160              		.loc 1 126 5 is_stmt 1 view .LVU46
 126:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 161              		.loc 1 126 47 is_stmt 0 view .LVU47
 162 007e 2B68     		ldr	r3, [r5]
 163              	.LVL15:
 164              	.LBB230:
 165              	.LBI230:
 166              		.file 2 "F4_CORE/core_cmInstr.h"
   1:F4_CORE/core_cmInstr.h **** /**************************************************************************//**
   2:F4_CORE/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:F4_CORE/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:F4_CORE/core_cmInstr.h ****  * @version  V4.10
   5:F4_CORE/core_cmInstr.h ****  * @date     18. March 2015
   6:F4_CORE/core_cmInstr.h ****  *
   7:F4_CORE/core_cmInstr.h ****  * @note
   8:F4_CORE/core_cmInstr.h ****  *
   9:F4_CORE/core_cmInstr.h ****  ******************************************************************************/
  10:F4_CORE/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:F4_CORE/core_cmInstr.h **** 
  12:F4_CORE/core_cmInstr.h ****    All rights reserved.
  13:F4_CORE/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:F4_CORE/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:F4_CORE/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:F4_CORE/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:F4_CORE/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:F4_CORE/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:F4_CORE/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:F4_CORE/core_cmInstr.h ****      specific prior written permission.
  23:F4_CORE/core_cmInstr.h ****    *
  24:F4_CORE/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:F4_CORE/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:F4_CORE/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:F4_CORE/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
ARM GAS  /tmp/ccFeRAzt.s 			page 8


  28:F4_CORE/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:F4_CORE/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:F4_CORE/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:F4_CORE/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:F4_CORE/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:F4_CORE/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:F4_CORE/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:F4_CORE/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:F4_CORE/core_cmInstr.h **** 
  37:F4_CORE/core_cmInstr.h **** 
  38:F4_CORE/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:F4_CORE/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:F4_CORE/core_cmInstr.h **** 
  41:F4_CORE/core_cmInstr.h **** 
  42:F4_CORE/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:F4_CORE/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:F4_CORE/core_cmInstr.h ****   Access to dedicated instructions
  45:F4_CORE/core_cmInstr.h ****   @{
  46:F4_CORE/core_cmInstr.h **** */
  47:F4_CORE/core_cmInstr.h **** 
  48:F4_CORE/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:F4_CORE/core_cmInstr.h **** /* ARM armcc specific functions */
  50:F4_CORE/core_cmInstr.h **** 
  51:F4_CORE/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:F4_CORE/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:F4_CORE/core_cmInstr.h **** #endif
  54:F4_CORE/core_cmInstr.h **** 
  55:F4_CORE/core_cmInstr.h **** 
  56:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
  57:F4_CORE/core_cmInstr.h **** 
  58:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:F4_CORE/core_cmInstr.h ****  */
  60:F4_CORE/core_cmInstr.h **** #define __NOP                             __nop
  61:F4_CORE/core_cmInstr.h **** 
  62:F4_CORE/core_cmInstr.h **** 
  63:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:F4_CORE/core_cmInstr.h **** 
  65:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
  67:F4_CORE/core_cmInstr.h ****  */
  68:F4_CORE/core_cmInstr.h **** #define __WFI                             __wfi
  69:F4_CORE/core_cmInstr.h **** 
  70:F4_CORE/core_cmInstr.h **** 
  71:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
  72:F4_CORE/core_cmInstr.h **** 
  73:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:F4_CORE/core_cmInstr.h ****  */
  76:F4_CORE/core_cmInstr.h **** #define __WFE                             __wfe
  77:F4_CORE/core_cmInstr.h **** 
  78:F4_CORE/core_cmInstr.h **** 
  79:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
  80:F4_CORE/core_cmInstr.h **** 
  81:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:F4_CORE/core_cmInstr.h ****  */
  83:F4_CORE/core_cmInstr.h **** #define __SEV                             __sev
  84:F4_CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccFeRAzt.s 			page 9


  85:F4_CORE/core_cmInstr.h **** 
  86:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:F4_CORE/core_cmInstr.h **** 
  88:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:F4_CORE/core_cmInstr.h ****  */
  92:F4_CORE/core_cmInstr.h **** #define __ISB() do {\
  93:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  94:F4_CORE/core_cmInstr.h ****                    __isb(0xF);\
  95:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  96:F4_CORE/core_cmInstr.h ****                 } while (0)
  97:F4_CORE/core_cmInstr.h **** 
  98:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:F4_CORE/core_cmInstr.h **** 
 100:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:F4_CORE/core_cmInstr.h ****  */
 103:F4_CORE/core_cmInstr.h **** #define __DSB() do {\
 104:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 105:F4_CORE/core_cmInstr.h ****                    __dsb(0xF);\
 106:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 107:F4_CORE/core_cmInstr.h ****                 } while (0)
 108:F4_CORE/core_cmInstr.h **** 
 109:F4_CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:F4_CORE/core_cmInstr.h **** 
 111:F4_CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:F4_CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:F4_CORE/core_cmInstr.h ****  */
 114:F4_CORE/core_cmInstr.h **** #define __DMB() do {\
 115:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 116:F4_CORE/core_cmInstr.h ****                    __dmb(0xF);\
 117:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 118:F4_CORE/core_cmInstr.h ****                 } while (0)
 119:F4_CORE/core_cmInstr.h **** 
 120:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:F4_CORE/core_cmInstr.h **** 
 122:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:F4_CORE/core_cmInstr.h **** 
 124:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 126:F4_CORE/core_cmInstr.h ****  */
 127:F4_CORE/core_cmInstr.h **** #define __REV                             __rev
 128:F4_CORE/core_cmInstr.h **** 
 129:F4_CORE/core_cmInstr.h **** 
 130:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:F4_CORE/core_cmInstr.h **** 
 132:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:F4_CORE/core_cmInstr.h **** 
 134:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 136:F4_CORE/core_cmInstr.h ****  */
 137:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:F4_CORE/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:F4_CORE/core_cmInstr.h **** {
 140:F4_CORE/core_cmInstr.h ****   rev16 r0, r0
 141:F4_CORE/core_cmInstr.h ****   bx lr
ARM GAS  /tmp/ccFeRAzt.s 			page 10


 142:F4_CORE/core_cmInstr.h **** }
 143:F4_CORE/core_cmInstr.h **** #endif
 144:F4_CORE/core_cmInstr.h **** 
 145:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:F4_CORE/core_cmInstr.h **** 
 147:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:F4_CORE/core_cmInstr.h **** 
 149:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 151:F4_CORE/core_cmInstr.h ****  */
 152:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:F4_CORE/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:F4_CORE/core_cmInstr.h **** {
 155:F4_CORE/core_cmInstr.h ****   revsh r0, r0
 156:F4_CORE/core_cmInstr.h ****   bx lr
 157:F4_CORE/core_cmInstr.h **** }
 158:F4_CORE/core_cmInstr.h **** #endif
 159:F4_CORE/core_cmInstr.h **** 
 160:F4_CORE/core_cmInstr.h **** 
 161:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:F4_CORE/core_cmInstr.h **** 
 163:F4_CORE/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:F4_CORE/core_cmInstr.h **** 
 165:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:F4_CORE/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 168:F4_CORE/core_cmInstr.h ****  */
 169:F4_CORE/core_cmInstr.h **** #define __ROR                             __ror
 170:F4_CORE/core_cmInstr.h **** 
 171:F4_CORE/core_cmInstr.h **** 
 172:F4_CORE/core_cmInstr.h **** /** \brief  Breakpoint
 173:F4_CORE/core_cmInstr.h **** 
 174:F4_CORE/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:F4_CORE/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:F4_CORE/core_cmInstr.h **** 
 177:F4_CORE/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:F4_CORE/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:F4_CORE/core_cmInstr.h ****  */
 180:F4_CORE/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:F4_CORE/core_cmInstr.h **** 
 182:F4_CORE/core_cmInstr.h **** 
 183:F4_CORE/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:F4_CORE/core_cmInstr.h **** 
 185:F4_CORE/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:F4_CORE/core_cmInstr.h **** 
 187:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 189:F4_CORE/core_cmInstr.h ****  */
 190:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:F4_CORE/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:F4_CORE/core_cmInstr.h **** #else
 193:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:F4_CORE/core_cmInstr.h **** {
 195:F4_CORE/core_cmInstr.h ****   uint32_t result;
 196:F4_CORE/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:F4_CORE/core_cmInstr.h **** 
 198:F4_CORE/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
ARM GAS  /tmp/ccFeRAzt.s 			page 11


 199:F4_CORE/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:F4_CORE/core_cmInstr.h ****   {
 201:F4_CORE/core_cmInstr.h ****     result <<= 1;
 202:F4_CORE/core_cmInstr.h ****     result |= value & 1;
 203:F4_CORE/core_cmInstr.h ****     s--;
 204:F4_CORE/core_cmInstr.h ****   }
 205:F4_CORE/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:F4_CORE/core_cmInstr.h ****   return(result);
 207:F4_CORE/core_cmInstr.h **** }
 208:F4_CORE/core_cmInstr.h **** #endif
 209:F4_CORE/core_cmInstr.h **** 
 210:F4_CORE/core_cmInstr.h **** 
 211:F4_CORE/core_cmInstr.h **** /** \brief  Count leading zeros
 212:F4_CORE/core_cmInstr.h **** 
 213:F4_CORE/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:F4_CORE/core_cmInstr.h **** 
 215:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:F4_CORE/core_cmInstr.h ****     \return             number of leading zeros in value
 217:F4_CORE/core_cmInstr.h ****  */
 218:F4_CORE/core_cmInstr.h **** #define __CLZ                             __clz
 219:F4_CORE/core_cmInstr.h **** 
 220:F4_CORE/core_cmInstr.h **** 
 221:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:F4_CORE/core_cmInstr.h **** 
 223:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:F4_CORE/core_cmInstr.h **** 
 225:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:F4_CORE/core_cmInstr.h **** 
 227:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:F4_CORE/core_cmInstr.h ****  */
 230:F4_CORE/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:F4_CORE/core_cmInstr.h **** 
 232:F4_CORE/core_cmInstr.h **** 
 233:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:F4_CORE/core_cmInstr.h **** 
 235:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:F4_CORE/core_cmInstr.h **** 
 237:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:F4_CORE/core_cmInstr.h ****  */
 240:F4_CORE/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:F4_CORE/core_cmInstr.h **** 
 242:F4_CORE/core_cmInstr.h **** 
 243:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:F4_CORE/core_cmInstr.h **** 
 245:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:F4_CORE/core_cmInstr.h **** 
 247:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:F4_CORE/core_cmInstr.h ****  */
 250:F4_CORE/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:F4_CORE/core_cmInstr.h **** 
 252:F4_CORE/core_cmInstr.h **** 
 253:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:F4_CORE/core_cmInstr.h **** 
 255:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
ARM GAS  /tmp/ccFeRAzt.s 			page 12


 256:F4_CORE/core_cmInstr.h **** 
 257:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 258:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 260:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 261:F4_CORE/core_cmInstr.h ****  */
 262:F4_CORE/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:F4_CORE/core_cmInstr.h **** 
 264:F4_CORE/core_cmInstr.h **** 
 265:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:F4_CORE/core_cmInstr.h **** 
 267:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:F4_CORE/core_cmInstr.h **** 
 269:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 270:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 272:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 273:F4_CORE/core_cmInstr.h ****  */
 274:F4_CORE/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:F4_CORE/core_cmInstr.h **** 
 276:F4_CORE/core_cmInstr.h **** 
 277:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:F4_CORE/core_cmInstr.h **** 
 279:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:F4_CORE/core_cmInstr.h **** 
 281:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 282:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 284:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 285:F4_CORE/core_cmInstr.h ****  */
 286:F4_CORE/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:F4_CORE/core_cmInstr.h **** 
 288:F4_CORE/core_cmInstr.h **** 
 289:F4_CORE/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:F4_CORE/core_cmInstr.h **** 
 291:F4_CORE/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:F4_CORE/core_cmInstr.h **** 
 293:F4_CORE/core_cmInstr.h ****  */
 294:F4_CORE/core_cmInstr.h **** #define __CLREX                           __clrex
 295:F4_CORE/core_cmInstr.h **** 
 296:F4_CORE/core_cmInstr.h **** 
 297:F4_CORE/core_cmInstr.h **** /** \brief  Signed Saturate
 298:F4_CORE/core_cmInstr.h **** 
 299:F4_CORE/core_cmInstr.h ****     This function saturates a signed value.
 300:F4_CORE/core_cmInstr.h **** 
 301:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:F4_CORE/core_cmInstr.h ****     \return             Saturated value
 304:F4_CORE/core_cmInstr.h ****  */
 305:F4_CORE/core_cmInstr.h **** #define __SSAT                            __ssat
 306:F4_CORE/core_cmInstr.h **** 
 307:F4_CORE/core_cmInstr.h **** 
 308:F4_CORE/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:F4_CORE/core_cmInstr.h **** 
 310:F4_CORE/core_cmInstr.h ****     This function saturates an unsigned value.
 311:F4_CORE/core_cmInstr.h **** 
 312:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
ARM GAS  /tmp/ccFeRAzt.s 			page 13


 313:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:F4_CORE/core_cmInstr.h ****     \return             Saturated value
 315:F4_CORE/core_cmInstr.h ****  */
 316:F4_CORE/core_cmInstr.h **** #define __USAT                            __usat
 317:F4_CORE/core_cmInstr.h **** 
 318:F4_CORE/core_cmInstr.h **** 
 319:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:F4_CORE/core_cmInstr.h **** 
 321:F4_CORE/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:F4_CORE/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:F4_CORE/core_cmInstr.h **** 
 324:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 326:F4_CORE/core_cmInstr.h ****  */
 327:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:F4_CORE/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:F4_CORE/core_cmInstr.h **** {
 330:F4_CORE/core_cmInstr.h ****   rrx r0, r0
 331:F4_CORE/core_cmInstr.h ****   bx lr
 332:F4_CORE/core_cmInstr.h **** }
 333:F4_CORE/core_cmInstr.h **** #endif
 334:F4_CORE/core_cmInstr.h **** 
 335:F4_CORE/core_cmInstr.h **** 
 336:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:F4_CORE/core_cmInstr.h **** 
 338:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:F4_CORE/core_cmInstr.h **** 
 340:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:F4_CORE/core_cmInstr.h ****  */
 343:F4_CORE/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:F4_CORE/core_cmInstr.h **** 
 345:F4_CORE/core_cmInstr.h **** 
 346:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:F4_CORE/core_cmInstr.h **** 
 348:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:F4_CORE/core_cmInstr.h **** 
 350:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:F4_CORE/core_cmInstr.h ****  */
 353:F4_CORE/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:F4_CORE/core_cmInstr.h **** 
 355:F4_CORE/core_cmInstr.h **** 
 356:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:F4_CORE/core_cmInstr.h **** 
 358:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:F4_CORE/core_cmInstr.h **** 
 360:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:F4_CORE/core_cmInstr.h ****  */
 363:F4_CORE/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:F4_CORE/core_cmInstr.h **** 
 365:F4_CORE/core_cmInstr.h **** 
 366:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:F4_CORE/core_cmInstr.h **** 
 368:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:F4_CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccFeRAzt.s 			page 14


 370:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 371:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:F4_CORE/core_cmInstr.h ****  */
 373:F4_CORE/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:F4_CORE/core_cmInstr.h **** 
 375:F4_CORE/core_cmInstr.h **** 
 376:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:F4_CORE/core_cmInstr.h **** 
 378:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:F4_CORE/core_cmInstr.h **** 
 380:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 381:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:F4_CORE/core_cmInstr.h ****  */
 383:F4_CORE/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:F4_CORE/core_cmInstr.h **** 
 385:F4_CORE/core_cmInstr.h **** 
 386:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:F4_CORE/core_cmInstr.h **** 
 388:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:F4_CORE/core_cmInstr.h **** 
 390:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 391:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:F4_CORE/core_cmInstr.h ****  */
 393:F4_CORE/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:F4_CORE/core_cmInstr.h **** 
 395:F4_CORE/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:F4_CORE/core_cmInstr.h **** 
 397:F4_CORE/core_cmInstr.h **** 
 398:F4_CORE/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:F4_CORE/core_cmInstr.h **** /* GNU gcc specific functions */
 400:F4_CORE/core_cmInstr.h **** 
 401:F4_CORE/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:F4_CORE/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:F4_CORE/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:F4_CORE/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:F4_CORE/core_cmInstr.h **** #else
 408:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:F4_CORE/core_cmInstr.h **** #endif
 411:F4_CORE/core_cmInstr.h **** 
 412:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
 413:F4_CORE/core_cmInstr.h **** 
 414:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:F4_CORE/core_cmInstr.h ****  */
 416:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:F4_CORE/core_cmInstr.h **** {
 418:F4_CORE/core_cmInstr.h ****   __ASM volatile ("nop");
 419:F4_CORE/core_cmInstr.h **** }
 420:F4_CORE/core_cmInstr.h **** 
 421:F4_CORE/core_cmInstr.h **** 
 422:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:F4_CORE/core_cmInstr.h **** 
 424:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
 426:F4_CORE/core_cmInstr.h ****  */
ARM GAS  /tmp/ccFeRAzt.s 			page 15


 427:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:F4_CORE/core_cmInstr.h **** {
 429:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:F4_CORE/core_cmInstr.h **** }
 431:F4_CORE/core_cmInstr.h **** 
 432:F4_CORE/core_cmInstr.h **** 
 433:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
 434:F4_CORE/core_cmInstr.h **** 
 435:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:F4_CORE/core_cmInstr.h ****  */
 438:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 439:F4_CORE/core_cmInstr.h **** {
 440:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:F4_CORE/core_cmInstr.h **** }
 442:F4_CORE/core_cmInstr.h **** 
 443:F4_CORE/core_cmInstr.h **** 
 444:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
 445:F4_CORE/core_cmInstr.h **** 
 446:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:F4_CORE/core_cmInstr.h ****  */
 448:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:F4_CORE/core_cmInstr.h **** {
 450:F4_CORE/core_cmInstr.h ****   __ASM volatile ("sev");
 451:F4_CORE/core_cmInstr.h **** }
 452:F4_CORE/core_cmInstr.h **** 
 453:F4_CORE/core_cmInstr.h **** 
 454:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:F4_CORE/core_cmInstr.h **** 
 456:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:F4_CORE/core_cmInstr.h ****  */
 460:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:F4_CORE/core_cmInstr.h **** {
 462:F4_CORE/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:F4_CORE/core_cmInstr.h **** }
 464:F4_CORE/core_cmInstr.h **** 
 465:F4_CORE/core_cmInstr.h **** 
 466:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:F4_CORE/core_cmInstr.h **** 
 468:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 469:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:F4_CORE/core_cmInstr.h ****  */
 471:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:F4_CORE/core_cmInstr.h **** {
 473:F4_CORE/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
 474:F4_CORE/core_cmInstr.h **** }
 475:F4_CORE/core_cmInstr.h **** 
 476:F4_CORE/core_cmInstr.h **** 
 477:F4_CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 478:F4_CORE/core_cmInstr.h **** 
 479:F4_CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 480:F4_CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 481:F4_CORE/core_cmInstr.h ****  */
 482:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 483:F4_CORE/core_cmInstr.h **** {
ARM GAS  /tmp/ccFeRAzt.s 			page 16


 484:F4_CORE/core_cmInstr.h ****   __ASM volatile ("dmb 0xF":::"memory");
 485:F4_CORE/core_cmInstr.h **** }
 486:F4_CORE/core_cmInstr.h **** 
 487:F4_CORE/core_cmInstr.h **** 
 488:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 489:F4_CORE/core_cmInstr.h **** 
 490:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 491:F4_CORE/core_cmInstr.h **** 
 492:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 493:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 494:F4_CORE/core_cmInstr.h ****  */
 495:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 167              		.loc 2 495 57 is_stmt 1 view .LVU48
 168              	.LBB231:
 496:F4_CORE/core_cmInstr.h **** {
 497:F4_CORE/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 498:F4_CORE/core_cmInstr.h ****   return __builtin_bswap32(value);
 169              		.loc 2 498 3 view .LVU49
 170              		.loc 2 498 10 is_stmt 0 view .LVU50
 171 0080 1BBA     		rev	r3, r3
 172              	.LVL16:
 173              		.loc 2 498 10 view .LVU51
 174              	.LBE231:
 175              	.LBE230:
 126:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 176              		.loc 1 126 45 view .LVU52
 177 0082 0693     		str	r3, [sp, #24]
 127:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 178              		.loc 1 127 5 is_stmt 1 view .LVU53
 179              	.LVL17:
 128:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 180              		.loc 1 128 5 view .LVU54
 128:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 181              		.loc 1 128 47 is_stmt 0 view .LVU55
 182 0084 6B68     		ldr	r3, [r5, #4]
 183              	.LVL18:
 184              	.LBB232:
 185              	.LBI232:
 495:F4_CORE/core_cmInstr.h **** {
 186              		.loc 2 495 57 is_stmt 1 view .LVU56
 187              	.LBB233:
 188              		.loc 2 498 3 view .LVU57
 189              		.loc 2 498 10 is_stmt 0 view .LVU58
 190 0086 1BBA     		rev	r3, r3
 191              	.LVL19:
 192              		.loc 2 498 10 view .LVU59
 193              	.LBE233:
 194              	.LBE232:
 128:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 195              		.loc 1 128 45 view .LVU60
 196 0088 0793     		str	r3, [sp, #28]
 129:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 197              		.loc 1 129 5 is_stmt 1 view .LVU61
 198              	.LVL20:
 130:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 199              		.loc 1 130 5 view .LVU62
 130:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 17


 200              		.loc 1 130 47 is_stmt 0 view .LVU63
 201 008a AB68     		ldr	r3, [r5, #8]
 202              	.LVL21:
 203              	.LBB234:
 204              	.LBI234:
 495:F4_CORE/core_cmInstr.h **** {
 205              		.loc 2 495 57 is_stmt 1 view .LVU64
 206              	.LBB235:
 207              		.loc 2 498 3 view .LVU65
 208              		.loc 2 498 10 is_stmt 0 view .LVU66
 209 008c 1BBA     		rev	r3, r3
 210              	.LVL22:
 211              		.loc 2 498 10 view .LVU67
 212              	.LBE235:
 213              	.LBE234:
 130:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 214              		.loc 1 130 45 view .LVU68
 215 008e 0893     		str	r3, [sp, #32]
 131:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 216              		.loc 1 131 5 is_stmt 1 view .LVU69
 217              	.LVL23:
 132:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 218              		.loc 1 132 5 view .LVU70
 132:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 219              		.loc 1 132 47 is_stmt 0 view .LVU71
 220 0090 EB68     		ldr	r3, [r5, #12]
 221              	.LVL24:
 222              	.LBB236:
 223              	.LBI236:
 495:F4_CORE/core_cmInstr.h **** {
 224              		.loc 2 495 57 is_stmt 1 view .LVU72
 225              	.LBB237:
 226              		.loc 2 498 3 view .LVU73
 227              		.loc 2 498 10 is_stmt 0 view .LVU74
 228 0092 1BBA     		rev	r3, r3
 229              	.LVL25:
 230              		.loc 2 498 10 view .LVU75
 231              	.LBE237:
 232              	.LBE236:
 132:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 233              		.loc 1 132 45 view .LVU76
 234 0094 0993     		str	r3, [sp, #36]
 133:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 235              		.loc 1 133 5 is_stmt 1 view .LVU77
 236 0096 C9E7     		b	.L4
 237              	.LVL26:
 238              	.L2:
 135:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 239              		.loc 1 135 5 view .LVU78
 135:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 240              		.loc 1 135 42 is_stmt 0 view .LVU79
 241 0098 4FF48073 		mov	r3, #256
 242 009c 0D93     		str	r3, [sp, #52]
 136:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 243              		.loc 1 136 5 is_stmt 1 view .LVU80
 136:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 244              		.loc 1 136 47 is_stmt 0 view .LVU81
ARM GAS  /tmp/ccFeRAzt.s 			page 18


 245 009e 2B68     		ldr	r3, [r5]
 246              	.LVL27:
 247              	.LBB238:
 248              	.LBI238:
 495:F4_CORE/core_cmInstr.h **** {
 249              		.loc 2 495 57 is_stmt 1 view .LVU82
 250              	.LBB239:
 251              		.loc 2 498 3 view .LVU83
 252              		.loc 2 498 10 is_stmt 0 view .LVU84
 253 00a0 1BBA     		rev	r3, r3
 254              	.LVL28:
 255              		.loc 2 498 10 view .LVU85
 256              	.LBE239:
 257              	.LBE238:
 136:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 258              		.loc 1 136 45 view .LVU86
 259 00a2 0493     		str	r3, [sp, #16]
 137:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 260              		.loc 1 137 5 is_stmt 1 view .LVU87
 261              	.LVL29:
 138:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 262              		.loc 1 138 5 view .LVU88
 138:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 263              		.loc 1 138 47 is_stmt 0 view .LVU89
 264 00a4 6B68     		ldr	r3, [r5, #4]
 265              	.LVL30:
 266              	.LBB240:
 267              	.LBI240:
 495:F4_CORE/core_cmInstr.h **** {
 268              		.loc 2 495 57 is_stmt 1 view .LVU90
 269              	.LBB241:
 270              		.loc 2 498 3 view .LVU91
 271              		.loc 2 498 10 is_stmt 0 view .LVU92
 272 00a6 1BBA     		rev	r3, r3
 273              	.LVL31:
 274              		.loc 2 498 10 view .LVU93
 275              	.LBE241:
 276              	.LBE240:
 138:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 277              		.loc 1 138 45 view .LVU94
 278 00a8 0593     		str	r3, [sp, #20]
 139:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 279              		.loc 1 139 5 is_stmt 1 view .LVU95
 280              	.LVL32:
 140:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 281              		.loc 1 140 5 view .LVU96
 140:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 282              		.loc 1 140 47 is_stmt 0 view .LVU97
 283 00aa AB68     		ldr	r3, [r5, #8]
 284              	.LVL33:
 285              	.LBB242:
 286              	.LBI242:
 495:F4_CORE/core_cmInstr.h **** {
 287              		.loc 2 495 57 is_stmt 1 view .LVU98
 288              	.LBB243:
 289              		.loc 2 498 3 view .LVU99
 290              		.loc 2 498 10 is_stmt 0 view .LVU100
ARM GAS  /tmp/ccFeRAzt.s 			page 19


 291 00ac 1BBA     		rev	r3, r3
 292              	.LVL34:
 293              		.loc 2 498 10 view .LVU101
 294              	.LBE243:
 295              	.LBE242:
 140:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 296              		.loc 1 140 45 view .LVU102
 297 00ae 0693     		str	r3, [sp, #24]
 141:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 298              		.loc 1 141 5 is_stmt 1 view .LVU103
 299              	.LVL35:
 142:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 300              		.loc 1 142 5 view .LVU104
 142:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 301              		.loc 1 142 47 is_stmt 0 view .LVU105
 302 00b0 EB68     		ldr	r3, [r5, #12]
 303              	.LVL36:
 304              	.LBB244:
 305              	.LBI244:
 495:F4_CORE/core_cmInstr.h **** {
 306              		.loc 2 495 57 is_stmt 1 view .LVU106
 307              	.LBB245:
 308              		.loc 2 498 3 view .LVU107
 309              		.loc 2 498 10 is_stmt 0 view .LVU108
 310 00b2 1BBA     		rev	r3, r3
 311              	.LVL37:
 312              		.loc 2 498 10 view .LVU109
 313              	.LBE245:
 314              	.LBE244:
 142:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 315              		.loc 1 142 45 view .LVU110
 316 00b4 0793     		str	r3, [sp, #28]
 143:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 317              		.loc 1 143 5 is_stmt 1 view .LVU111
 318              	.LVL38:
 144:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 319              		.loc 1 144 5 view .LVU112
 144:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 320              		.loc 1 144 47 is_stmt 0 view .LVU113
 321 00b6 2B69     		ldr	r3, [r5, #16]
 322              	.LVL39:
 323              	.LBB246:
 324              	.LBI246:
 495:F4_CORE/core_cmInstr.h **** {
 325              		.loc 2 495 57 is_stmt 1 view .LVU114
 326              	.LBB247:
 327              		.loc 2 498 3 view .LVU115
 328              		.loc 2 498 10 is_stmt 0 view .LVU116
 329 00b8 1BBA     		rev	r3, r3
 330              	.LVL40:
 331              		.loc 2 498 10 view .LVU117
 332              	.LBE247:
 333              	.LBE246:
 144:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 334              		.loc 1 144 45 view .LVU118
 335 00ba 0893     		str	r3, [sp, #32]
 145:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  /tmp/ccFeRAzt.s 			page 20


 336              		.loc 1 145 5 is_stmt 1 view .LVU119
 337              	.LVL41:
 146:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 338              		.loc 1 146 5 view .LVU120
 146:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 339              		.loc 1 146 47 is_stmt 0 view .LVU121
 340 00bc 6B69     		ldr	r3, [r5, #20]
 341              	.LVL42:
 342              	.LBB248:
 343              	.LBI248:
 495:F4_CORE/core_cmInstr.h **** {
 344              		.loc 2 495 57 is_stmt 1 view .LVU122
 345              	.LBB249:
 346              		.loc 2 498 3 view .LVU123
 347              		.loc 2 498 10 is_stmt 0 view .LVU124
 348 00be 1BBA     		rev	r3, r3
 349              	.LVL43:
 350              		.loc 2 498 10 view .LVU125
 351              	.LBE249:
 352              	.LBE248:
 146:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 353              		.loc 1 146 45 view .LVU126
 354 00c0 0993     		str	r3, [sp, #36]
 147:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 355              		.loc 1 147 5 is_stmt 1 view .LVU127
 356 00c2 B3E7     		b	.L4
 357              	.LVL44:
 358              	.L3:
 149:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 359              		.loc 1 149 5 view .LVU128
 149:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 360              		.loc 1 149 42 is_stmt 0 view .LVU129
 361 00c4 4FF40073 		mov	r3, #512
 362 00c8 0D93     		str	r3, [sp, #52]
 150:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 363              		.loc 1 150 5 is_stmt 1 view .LVU130
 150:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 364              		.loc 1 150 47 is_stmt 0 view .LVU131
 365 00ca 2B68     		ldr	r3, [r5]
 366              	.LVL45:
 367              	.LBB250:
 368              	.LBI250:
 495:F4_CORE/core_cmInstr.h **** {
 369              		.loc 2 495 57 is_stmt 1 view .LVU132
 370              	.LBB251:
 371              		.loc 2 498 3 view .LVU133
 372              		.loc 2 498 10 is_stmt 0 view .LVU134
 373 00cc 1BBA     		rev	r3, r3
 374              	.LVL46:
 375              		.loc 2 498 10 view .LVU135
 376              	.LBE251:
 377              	.LBE250:
 150:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 378              		.loc 1 150 45 view .LVU136
 379 00ce 0293     		str	r3, [sp, #8]
 151:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 380              		.loc 1 151 5 is_stmt 1 view .LVU137
ARM GAS  /tmp/ccFeRAzt.s 			page 21


 381              	.LVL47:
 152:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 382              		.loc 1 152 5 view .LVU138
 152:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 383              		.loc 1 152 47 is_stmt 0 view .LVU139
 384 00d0 6B68     		ldr	r3, [r5, #4]
 385              	.LVL48:
 386              	.LBB252:
 387              	.LBI252:
 495:F4_CORE/core_cmInstr.h **** {
 388              		.loc 2 495 57 is_stmt 1 view .LVU140
 389              	.LBB253:
 390              		.loc 2 498 3 view .LVU141
 391              		.loc 2 498 10 is_stmt 0 view .LVU142
 392 00d2 1BBA     		rev	r3, r3
 393              	.LVL49:
 394              		.loc 2 498 10 view .LVU143
 395              	.LBE253:
 396              	.LBE252:
 152:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 397              		.loc 1 152 45 view .LVU144
 398 00d4 0393     		str	r3, [sp, #12]
 153:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 399              		.loc 1 153 5 is_stmt 1 view .LVU145
 400              	.LVL50:
 154:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 401              		.loc 1 154 5 view .LVU146
 154:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 402              		.loc 1 154 47 is_stmt 0 view .LVU147
 403 00d6 AB68     		ldr	r3, [r5, #8]
 404              	.LVL51:
 405              	.LBB254:
 406              	.LBI254:
 495:F4_CORE/core_cmInstr.h **** {
 407              		.loc 2 495 57 is_stmt 1 view .LVU148
 408              	.LBB255:
 409              		.loc 2 498 3 view .LVU149
 410              		.loc 2 498 10 is_stmt 0 view .LVU150
 411 00d8 1BBA     		rev	r3, r3
 412              	.LVL52:
 413              		.loc 2 498 10 view .LVU151
 414              	.LBE255:
 415              	.LBE254:
 154:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 416              		.loc 1 154 45 view .LVU152
 417 00da 0493     		str	r3, [sp, #16]
 155:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 418              		.loc 1 155 5 is_stmt 1 view .LVU153
 419              	.LVL53:
 156:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 420              		.loc 1 156 5 view .LVU154
 156:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 421              		.loc 1 156 47 is_stmt 0 view .LVU155
 422 00dc EB68     		ldr	r3, [r5, #12]
 423              	.LVL54:
 424              	.LBB256:
 425              	.LBI256:
ARM GAS  /tmp/ccFeRAzt.s 			page 22


 495:F4_CORE/core_cmInstr.h **** {
 426              		.loc 2 495 57 is_stmt 1 view .LVU156
 427              	.LBB257:
 428              		.loc 2 498 3 view .LVU157
 429              		.loc 2 498 10 is_stmt 0 view .LVU158
 430 00de 1BBA     		rev	r3, r3
 431              	.LVL55:
 432              		.loc 2 498 10 view .LVU159
 433              	.LBE257:
 434              	.LBE256:
 156:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 435              		.loc 1 156 45 view .LVU160
 436 00e0 0593     		str	r3, [sp, #20]
 157:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 437              		.loc 1 157 5 is_stmt 1 view .LVU161
 438              	.LVL56:
 158:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 439              		.loc 1 158 5 view .LVU162
 158:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 440              		.loc 1 158 47 is_stmt 0 view .LVU163
 441 00e2 2B69     		ldr	r3, [r5, #16]
 442              	.LVL57:
 443              	.LBB258:
 444              	.LBI258:
 495:F4_CORE/core_cmInstr.h **** {
 445              		.loc 2 495 57 is_stmt 1 view .LVU164
 446              	.LBB259:
 447              		.loc 2 498 3 view .LVU165
 448              		.loc 2 498 10 is_stmt 0 view .LVU166
 449 00e4 1BBA     		rev	r3, r3
 450              	.LVL58:
 451              		.loc 2 498 10 view .LVU167
 452              	.LBE259:
 453              	.LBE258:
 158:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 454              		.loc 1 158 45 view .LVU168
 455 00e6 0693     		str	r3, [sp, #24]
 159:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 456              		.loc 1 159 5 is_stmt 1 view .LVU169
 457              	.LVL59:
 160:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 458              		.loc 1 160 5 view .LVU170
 160:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 459              		.loc 1 160 47 is_stmt 0 view .LVU171
 460 00e8 6B69     		ldr	r3, [r5, #20]
 461              	.LVL60:
 462              	.LBB260:
 463              	.LBI260:
 495:F4_CORE/core_cmInstr.h **** {
 464              		.loc 2 495 57 is_stmt 1 view .LVU172
 465              	.LBB261:
 466              		.loc 2 498 3 view .LVU173
 467              		.loc 2 498 10 is_stmt 0 view .LVU174
 468 00ea 1BBA     		rev	r3, r3
 469              	.LVL61:
 470              		.loc 2 498 10 view .LVU175
 471              	.LBE261:
ARM GAS  /tmp/ccFeRAzt.s 			page 23


 472              	.LBE260:
 160:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 473              		.loc 1 160 45 view .LVU176
 474 00ec 0793     		str	r3, [sp, #28]
 161:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 475              		.loc 1 161 5 is_stmt 1 view .LVU177
 476              	.LVL62:
 162:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 477              		.loc 1 162 5 view .LVU178
 162:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 478              		.loc 1 162 47 is_stmt 0 view .LVU179
 479 00ee AB69     		ldr	r3, [r5, #24]
 480              	.LVL63:
 481              	.LBB262:
 482              	.LBI262:
 495:F4_CORE/core_cmInstr.h **** {
 483              		.loc 2 495 57 is_stmt 1 view .LVU180
 484              	.LBB263:
 485              		.loc 2 498 3 view .LVU181
 486              		.loc 2 498 10 is_stmt 0 view .LVU182
 487 00f0 1BBA     		rev	r3, r3
 488              	.LVL64:
 489              		.loc 2 498 10 view .LVU183
 490              	.LBE263:
 491              	.LBE262:
 162:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 492              		.loc 1 162 45 view .LVU184
 493 00f2 0893     		str	r3, [sp, #32]
 163:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 494              		.loc 1 163 5 is_stmt 1 view .LVU185
 495              	.LVL65:
 164:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 496              		.loc 1 164 5 view .LVU186
 164:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 497              		.loc 1 164 47 is_stmt 0 view .LVU187
 498 00f4 EB69     		ldr	r3, [r5, #28]
 499              	.LVL66:
 500              	.LBB264:
 501              	.LBI264:
 495:F4_CORE/core_cmInstr.h **** {
 502              		.loc 2 495 57 is_stmt 1 view .LVU188
 503              	.LBB265:
 504              		.loc 2 498 3 view .LVU189
 505              		.loc 2 498 10 is_stmt 0 view .LVU190
 506 00f6 1BBA     		rev	r3, r3
 507              	.LVL67:
 508              		.loc 2 498 10 view .LVU191
 509              	.LBE265:
 510              	.LBE264:
 164:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 511              		.loc 1 164 45 view .LVU192
 512 00f8 0993     		str	r3, [sp, #36]
 165:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 513              		.loc 1 165 5 is_stmt 1 view .LVU193
 514 00fa 97E7     		b	.L4
 515              	.LVL68:
 516              	.L5:
ARM GAS  /tmp/ccFeRAzt.s 			page 24


 203:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 204:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 205:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 206:FWLIB/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 207:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 208:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 209:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 517              		.loc 1 209 5 view .LVU194
 518 00fc 02A8     		add	r0, sp, #8
 519 00fe FFF7FEFF 		bl	CRYP_KeyInit
 520              	.LVL69:
 210:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 211:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 212:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 521              		.loc 1 212 5 view .LVU195
 522              		.loc 1 212 42 is_stmt 0 view .LVU196
 523 0102 0023     		movs	r3, #0
 524 0104 0A93     		str	r3, [sp, #40]
 113:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 525              		.loc 1 113 15 view .LVU197
 526 0106 0127     		movs	r7, #1
 527              	.LVL70:
 528              	.L8:
 213:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 214:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 215:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 529              		.loc 1 215 3 is_stmt 1 view .LVU198
 530              		.loc 1 215 40 is_stmt 0 view .LVU199
 531 0108 2023     		movs	r3, #32
 532 010a 0B93     		str	r3, [sp, #44]
 216:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 533              		.loc 1 216 3 is_stmt 1 view .LVU200
 534              		.loc 1 216 40 is_stmt 0 view .LVU201
 535 010c 8023     		movs	r3, #128
 536 010e 0C93     		str	r3, [sp, #48]
 217:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 537              		.loc 1 217 3 is_stmt 1 view .LVU202
 538 0110 0AA8     		add	r0, sp, #40
 539 0112 FFF7FEFF 		bl	CRYP_Init
 540              	.LVL71:
 218:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 219:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 220:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 541              		.loc 1 220 3 view .LVU203
 542 0116 FFF7FEFF 		bl	CRYP_FIFOFlush
 543              	.LVL72:
 221:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 222:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 223:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 544              		.loc 1 223 3 view .LVU204
 545 011a 0120     		movs	r0, #1
 546 011c FFF7FEFF 		bl	CRYP_Cmd
 547              	.LVL73:
 224:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 225:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 548              		.loc 1 225 3 view .LVU205
 549              		.loc 1 225 6 is_stmt 0 view .LVU206
ARM GAS  /tmp/ccFeRAzt.s 			page 25


 550 0120 FFF7FEFF 		bl	CRYP_GetCmdStatus
 551              	.LVL74:
 552              		.loc 1 225 5 view .LVU207
 553 0124 0028     		cmp	r0, #0
 554 0126 3BD0     		beq	.L17
 226:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 227:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 228:FWLIB/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 229:FWLIB/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 230:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 231:FWLIB/src/stm32f4xx_cryp_aes.c ****   
 232:FWLIB/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 555              		.loc 1 232 8 view .LVU208
 556 0128 0025     		movs	r5, #0
 557              	.LVL75:
 558              		.loc 1 232 8 view .LVU209
 559 012a 04E0     		b	.L10
 560              	.LVL76:
 561              	.L16:
 197:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 562              		.loc 1 197 15 view .LVU210
 563 012c 0027     		movs	r7, #0
 564 012e EBE7     		b	.L8
 565              	.LVL77:
 566              	.L11:
 233:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 234:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 235:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 236:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 237:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 238:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 239:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 240:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 241:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 242:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 243:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 244:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 245:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 246:FWLIB/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 247:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 248:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 249:FWLIB/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 250:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 251:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 252:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 253:FWLIB/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 567              		.loc 1 253 5 is_stmt 1 view .LVU211
 568              		.loc 1 253 8 is_stmt 0 view .LVU212
 569 0130 0AB3     		cbz	r2, .L21
 254:FWLIB/src/stm32f4xx_cryp_aes.c ****    {
 255:FWLIB/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 570              		.loc 1 255 15 view .LVU213
 571 0132 0027     		movs	r7, #0
 572              	.LVL78:
 573              	.L13:
 232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 574              		.loc 1 232 49 discriminator 2 view .LVU214
ARM GAS  /tmp/ccFeRAzt.s 			page 26


 575 0134 1035     		adds	r5, r5, #16
 576              	.LVL79:
 577              	.L10:
 232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 578              		.loc 1 232 3 discriminator 1 view .LVU215
 579 0136 4545     		cmp	r5, r8
 580 0138 2BD2     		bcs	.L14
 232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 581              		.loc 1 232 25 discriminator 3 view .LVU216
 582 013a 57B3     		cbz	r7, .L14
 236:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 583              		.loc 1 236 5 is_stmt 1 view .LVU217
 584 013c 2068     		ldr	r0, [r4]
 585 013e FFF7FEFF 		bl	CRYP_DataIn
 586              	.LVL80:
 237:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 587              		.loc 1 237 5 view .LVU218
 238:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 588              		.loc 1 238 5 view .LVU219
 589 0142 6068     		ldr	r0, [r4, #4]
 590 0144 FFF7FEFF 		bl	CRYP_DataIn
 591              	.LVL81:
 239:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 592              		.loc 1 239 5 view .LVU220
 240:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 593              		.loc 1 240 5 view .LVU221
 594 0148 A068     		ldr	r0, [r4, #8]
 595 014a FFF7FEFF 		bl	CRYP_DataIn
 596              	.LVL82:
 241:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 597              		.loc 1 241 5 view .LVU222
 242:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 598              		.loc 1 242 5 view .LVU223
 599 014e E068     		ldr	r0, [r4, #12]
 600 0150 FFF7FEFF 		bl	CRYP_DataIn
 601              	.LVL83:
 243:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 602              		.loc 1 243 5 view .LVU224
 243:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 603              		.loc 1 243 14 is_stmt 0 view .LVU225
 604 0154 1034     		adds	r4, r4, #16
 605              	.LVL84:
 246:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 606              		.loc 1 246 5 is_stmt 1 view .LVU226
 246:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 607              		.loc 1 246 13 is_stmt 0 view .LVU227
 608 0156 0023     		movs	r3, #0
 609 0158 0193     		str	r3, [sp, #4]
 610              	.L12:
 247:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 611              		.loc 1 247 5 is_stmt 1 discriminator 2 view .LVU228
 249:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 612              		.loc 1 249 7 discriminator 2 view .LVU229
 249:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 613              		.loc 1 249 20 is_stmt 0 discriminator 2 view .LVU230
 614 015a 1020     		movs	r0, #16
 615 015c FFF7FEFF 		bl	CRYP_GetFlagStatus
ARM GAS  /tmp/ccFeRAzt.s 			page 27


 616              	.LVL85:
 249:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 617              		.loc 1 249 18 discriminator 2 view .LVU231
 618 0160 0246     		mov	r2, r0
 619              	.LVL86:
 250:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 620              		.loc 1 250 7 is_stmt 1 discriminator 2 view .LVU232
 250:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 621              		.loc 1 250 14 is_stmt 0 discriminator 2 view .LVU233
 622 0162 019B     		ldr	r3, [sp, #4]
 623 0164 0133     		adds	r3, r3, #1
 624 0166 0193     		str	r3, [sp, #4]
 251:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 625              		.loc 1 251 22 discriminator 2 view .LVU234
 626 0168 019B     		ldr	r3, [sp, #4]
 251:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 627              		.loc 1 251 5 discriminator 2 view .LVU235
 628 016a B3F5803F 		cmp	r3, #65536
 629 016e DFD0     		beq	.L11
 251:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 630              		.loc 1 251 42 discriminator 1 view .LVU236
 631 0170 0028     		cmp	r0, #0
 632 0172 F2D1     		bne	.L12
 633 0174 DCE7     		b	.L11
 634              	.L21:
 256:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 257:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
 258:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 259:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 260:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 261:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 635              		.loc 1 261 7 is_stmt 1 view .LVU237
 636              		.loc 1 261 34 is_stmt 0 view .LVU238
 637 0176 FFF7FEFF 		bl	CRYP_DataOut
 638              	.LVL87:
 639              		.loc 1 261 32 view .LVU239
 640 017a 3060     		str	r0, [r6]
 262:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 641              		.loc 1 262 7 is_stmt 1 view .LVU240
 642              	.LVL88:
 263:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 643              		.loc 1 263 7 view .LVU241
 644              		.loc 1 263 34 is_stmt 0 view .LVU242
 645 017c FFF7FEFF 		bl	CRYP_DataOut
 646              	.LVL89:
 647              		.loc 1 263 32 view .LVU243
 648 0180 7060     		str	r0, [r6, #4]
 264:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 649              		.loc 1 264 7 is_stmt 1 view .LVU244
 650              	.LVL90:
 265:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 651              		.loc 1 265 7 view .LVU245
 652              		.loc 1 265 34 is_stmt 0 view .LVU246
 653 0182 FFF7FEFF 		bl	CRYP_DataOut
 654              	.LVL91:
 655              		.loc 1 265 32 view .LVU247
 656 0186 B060     		str	r0, [r6, #8]
ARM GAS  /tmp/ccFeRAzt.s 			page 28


 266:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 657              		.loc 1 266 7 is_stmt 1 view .LVU248
 658              	.LVL92:
 267:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 659              		.loc 1 267 7 view .LVU249
 660              		.loc 1 267 34 is_stmt 0 view .LVU250
 661 0188 FFF7FEFF 		bl	CRYP_DataOut
 662              	.LVL93:
 663              		.loc 1 267 32 view .LVU251
 664 018c F060     		str	r0, [r6, #12]
 268:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 665              		.loc 1 268 7 is_stmt 1 view .LVU252
 666              		.loc 1 268 17 is_stmt 0 view .LVU253
 667 018e 1036     		adds	r6, r6, #16
 668              	.LVL94:
 669              		.loc 1 268 17 view .LVU254
 670 0190 D0E7     		b	.L13
 671              	.L14:
 269:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 270:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 271:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 272:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 273:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 672              		.loc 1 273 3 is_stmt 1 view .LVU255
 673 0192 0020     		movs	r0, #0
 674 0194 FFF7FEFF 		bl	CRYP_Cmd
 675              	.LVL95:
 274:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 275:FWLIB/src/stm32f4xx_cryp_aes.c ****   return status; 
 676              		.loc 1 275 3 view .LVU256
 677              	.L9:
 276:FWLIB/src/stm32f4xx_cryp_aes.c **** }
 678              		.loc 1 276 1 is_stmt 0 view .LVU257
 679 0198 3846     		mov	r0, r7
 680 019a 0FB0     		add	sp, sp, #60
 681              	.LCFI2:
 682              		.cfi_remember_state
 683              		.cfi_def_cfa_offset 28
 684              		@ sp needed
 685 019c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 686              	.LVL96:
 687              	.L17:
 688              	.LCFI3:
 689              		.cfi_restore_state
 229:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 690              		.loc 1 229 11 view .LVU258
 691 01a0 0027     		movs	r7, #0
 692              	.LVL97:
 229:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 693              		.loc 1 229 11 view .LVU259
 694 01a2 F9E7     		b	.L9
 695              		.cfi_endproc
 696              	.LFE123:
 698              		.section	.text.CRYP_AES_CBC,"ax",%progbits
 699              		.align	1
 700              		.global	CRYP_AES_CBC
 701              		.syntax unified
ARM GAS  /tmp/ccFeRAzt.s 			page 29


 702              		.thumb
 703              		.thumb_func
 704              		.fpu fpv4-sp-d16
 706              	CRYP_AES_CBC:
 707              	.LVL98:
 708              	.LFB124:
 277:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 278:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
 279:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CBC Mode
 280:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 281:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 282:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 283:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 284:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 285:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 286:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 287:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 288:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 289:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 290:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 291:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 292:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 293:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
 294:FWLIB/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
 295:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 296:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 297:FWLIB/src/stm32f4xx_cryp_aes.c **** {
 709              		.loc 1 297 1 is_stmt 1 view -0
 710              		.cfi_startproc
 711              		@ args = 12, pretend = 0, frame = 72
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713              		.loc 1 297 1 is_stmt 0 view .LVU261
 714 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 715              	.LCFI4:
 716              		.cfi_def_cfa_offset 32
 717              		.cfi_offset 4, -32
 718              		.cfi_offset 5, -28
 719              		.cfi_offset 6, -24
 720              		.cfi_offset 7, -20
 721              		.cfi_offset 8, -16
 722              		.cfi_offset 9, -12
 723              		.cfi_offset 10, -8
 724              		.cfi_offset 14, -4
 725 0004 92B0     		sub	sp, sp, #72
 726              	.LCFI5:
 727              		.cfi_def_cfa_offset 104
 728 0006 8146     		mov	r9, r0
 729 0008 0D46     		mov	r5, r1
 730 000a 1746     		mov	r7, r2
 731 000c 9A46     		mov	r10, r3
 732 000e DDF86C80 		ldr	r8, [sp, #108]
 298:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 733              		.loc 1 298 3 is_stmt 1 view .LVU262
 299:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 734              		.loc 1 299 3 view .LVU263
 300:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 735              		.loc 1 300 3 view .LVU264
ARM GAS  /tmp/ccFeRAzt.s 			page 30


 301:FWLIB/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 736              		.loc 1 301 3 view .LVU265
 737              		.loc 1 301 17 is_stmt 0 view .LVU266
 738 0012 0023     		movs	r3, #0
 739              	.LVL99:
 740              		.loc 1 301 17 view .LVU267
 741 0014 0193     		str	r3, [sp, #4]
 302:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 742              		.loc 1 302 3 is_stmt 1 view .LVU268
 743              	.LVL100:
 303:FWLIB/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 744              		.loc 1 303 3 view .LVU269
 304:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 745              		.loc 1 304 3 view .LVU270
 305:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 746              		.loc 1 305 3 view .LVU271
 747              		.loc 1 305 12 is_stmt 0 view .LVU272
 748 0016 1A9C     		ldr	r4, [sp, #104]
 749              	.LVL101:
 306:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 750              		.loc 1 306 3 is_stmt 1 view .LVU273
 751              		.loc 1 306 12 is_stmt 0 view .LVU274
 752 0018 1C9E     		ldr	r6, [sp, #112]
 753              	.LVL102:
 307:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr = (uint32_t)InitVectors;
 754              		.loc 1 307 3 is_stmt 1 view .LVU275
 308:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 755              		.loc 1 308 3 view .LVU276
 309:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 310:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 311:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 756              		.loc 1 311 3 view .LVU277
 757 001a 06A8     		add	r0, sp, #24
 758              	.LVL103:
 759              		.loc 1 311 3 is_stmt 0 view .LVU278
 760 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 761              	.LVL104:
 312:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 313:FWLIB/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 762              		.loc 1 313 3 is_stmt 1 view .LVU279
 763 0020 BAF1C00F 		cmp	r10, #192
 764 0024 47D0     		beq	.L23
 765 0026 BAF5807F 		cmp	r10, #256
 766 002a 5AD0     		beq	.L24
 767 002c BAF1800F 		cmp	r10, #128
 768 0030 32D0     		beq	.L41
 769              	.LVL105:
 770              	.L25:
 314:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 315:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 128:
 316:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 317:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 318:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 319:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 320:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 321:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 322:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 31


 323:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 324:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 325:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 326:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 327:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 328:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 329:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 330:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 331:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 332:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 333:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 334:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 335:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 336:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 337:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 338:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 339:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 340:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 341:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 342:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 343:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 344:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 345:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 346:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 347:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 348:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 349:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 350:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 351:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 352:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 353:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 354:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 355:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 356:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 357:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 358:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 359:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 360:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 361:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 362:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 771              		.loc 1 362 3 view .LVU280
 772              		.loc 1 362 43 is_stmt 0 view .LVU281
 773 0032 2B68     		ldr	r3, [r5]
 774              	.LVL106:
 775              	.LBB266:
 776              	.LBI266:
 495:F4_CORE/core_cmInstr.h **** {
 777              		.loc 2 495 57 is_stmt 1 view .LVU282
 778              	.LBB267:
 779              		.loc 2 498 3 view .LVU283
 780              		.loc 2 498 10 is_stmt 0 view .LVU284
 781 0034 1BBA     		rev	r3, r3
 782              	.LVL107:
 783              		.loc 2 498 10 view .LVU285
 784              	.LBE267:
 785              	.LBE266:
 786              		.loc 1 362 41 view .LVU286
ARM GAS  /tmp/ccFeRAzt.s 			page 32


 787 0036 0293     		str	r3, [sp, #8]
 363:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 788              		.loc 1 363 3 is_stmt 1 view .LVU287
 789              	.LVL108:
 364:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 790              		.loc 1 364 3 view .LVU288
 791              		.loc 1 364 43 is_stmt 0 view .LVU289
 792 0038 6B68     		ldr	r3, [r5, #4]
 793              	.LVL109:
 794              	.LBB268:
 795              	.LBI268:
 495:F4_CORE/core_cmInstr.h **** {
 796              		.loc 2 495 57 is_stmt 1 view .LVU290
 797              	.LBB269:
 798              		.loc 2 498 3 view .LVU291
 799              		.loc 2 498 10 is_stmt 0 view .LVU292
 800 003a 1BBA     		rev	r3, r3
 801              	.LVL110:
 802              		.loc 2 498 10 view .LVU293
 803              	.LBE269:
 804              	.LBE268:
 805              		.loc 1 364 41 view .LVU294
 806 003c 0393     		str	r3, [sp, #12]
 365:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 807              		.loc 1 365 3 is_stmt 1 view .LVU295
 808              	.LVL111:
 366:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 809              		.loc 1 366 3 view .LVU296
 810              		.loc 1 366 43 is_stmt 0 view .LVU297
 811 003e AB68     		ldr	r3, [r5, #8]
 812              	.LVL112:
 813              	.LBB270:
 814              	.LBI270:
 495:F4_CORE/core_cmInstr.h **** {
 815              		.loc 2 495 57 is_stmt 1 view .LVU298
 816              	.LBB271:
 817              		.loc 2 498 3 view .LVU299
 818              		.loc 2 498 10 is_stmt 0 view .LVU300
 819 0040 1BBA     		rev	r3, r3
 820              	.LVL113:
 821              		.loc 2 498 10 view .LVU301
 822              	.LBE271:
 823              	.LBE270:
 824              		.loc 1 366 41 view .LVU302
 825 0042 0493     		str	r3, [sp, #16]
 367:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 826              		.loc 1 367 3 is_stmt 1 view .LVU303
 827              	.LVL114:
 368:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 828              		.loc 1 368 3 view .LVU304
 829              		.loc 1 368 43 is_stmt 0 view .LVU305
 830 0044 EB68     		ldr	r3, [r5, #12]
 831              	.LVL115:
 832              	.LBB272:
 833              	.LBI272:
 495:F4_CORE/core_cmInstr.h **** {
 834              		.loc 2 495 57 is_stmt 1 view .LVU306
ARM GAS  /tmp/ccFeRAzt.s 			page 33


 835              	.LBB273:
 836              		.loc 2 498 3 view .LVU307
 837              		.loc 2 498 10 is_stmt 0 view .LVU308
 838 0046 1BBA     		rev	r3, r3
 839              	.LVL116:
 840              		.loc 2 498 10 view .LVU309
 841              	.LBE273:
 842              	.LBE272:
 843              		.loc 1 368 41 view .LVU310
 844 0048 0593     		str	r3, [sp, #20]
 369:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 370:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 371:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 372:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 845              		.loc 1 372 3 is_stmt 1 view .LVU311
 846              		.loc 1 372 5 is_stmt 0 view .LVU312
 847 004a B9F1000F 		cmp	r9, #0
 848 004e 64D1     		bne	.L26
 373:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 374:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 375:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 849              		.loc 1 375 5 is_stmt 1 view .LVU313
 850 0050 FFF7FEFF 		bl	CRYP_FIFOFlush
 851              	.LVL117:
 376:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 377:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 378:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 852              		.loc 1 378 5 view .LVU314
 853              		.loc 1 378 41 is_stmt 0 view .LVU315
 854 0054 0423     		movs	r3, #4
 855 0056 0E93     		str	r3, [sp, #56]
 379:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 856              		.loc 1 379 5 is_stmt 1 view .LVU316
 857              		.loc 1 379 42 is_stmt 0 view .LVU317
 858 0058 3823     		movs	r3, #56
 859 005a 0F93     		str	r3, [sp, #60]
 380:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 860              		.loc 1 380 5 is_stmt 1 view .LVU318
 861              		.loc 1 380 42 is_stmt 0 view .LVU319
 862 005c 0023     		movs	r3, #0
 863 005e 1093     		str	r3, [sp, #64]
 381:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 382:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 864              		.loc 1 382 5 is_stmt 1 view .LVU320
 865 0060 0EA8     		add	r0, sp, #56
 866 0062 FFF7FEFF 		bl	CRYP_Init
 867              	.LVL118:
 383:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 384:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 385:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 868              		.loc 1 385 5 view .LVU321
 869 0066 06A8     		add	r0, sp, #24
 870 0068 FFF7FEFF 		bl	CRYP_KeyInit
 871              	.LVL119:
 386:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 387:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 388:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
ARM GAS  /tmp/ccFeRAzt.s 			page 34


 872              		.loc 1 388 5 view .LVU322
 873 006c 0120     		movs	r0, #1
 874 006e FFF7FEFF 		bl	CRYP_Cmd
 875              	.LVL120:
 876              	.L28:
 389:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 390:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 391:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 877              		.loc 1 391 5 discriminator 2 view .LVU323
 392:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 393:FWLIB/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 878              		.loc 1 393 7 discriminator 2 view .LVU324
 879              		.loc 1 393 20 is_stmt 0 discriminator 2 view .LVU325
 880 0072 1020     		movs	r0, #16
 881 0074 FFF7FEFF 		bl	CRYP_GetFlagStatus
 882              	.LVL121:
 883              		.loc 1 393 18 discriminator 2 view .LVU326
 884 0078 0246     		mov	r2, r0
 885              	.LVL122:
 394:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 886              		.loc 1 394 7 is_stmt 1 discriminator 2 view .LVU327
 887              		.loc 1 394 14 is_stmt 0 discriminator 2 view .LVU328
 888 007a 019B     		ldr	r3, [sp, #4]
 889 007c 0133     		adds	r3, r3, #1
 890 007e 0193     		str	r3, [sp, #4]
 395:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 891              		.loc 1 395 22 discriminator 2 view .LVU329
 892 0080 019B     		ldr	r3, [sp, #4]
 893              		.loc 1 395 5 discriminator 2 view .LVU330
 894 0082 B3F5803F 		cmp	r3, #65536
 895 0086 01D0     		beq	.L27
 896              		.loc 1 395 42 discriminator 1 view .LVU331
 897 0088 0028     		cmp	r0, #0
 898 008a F2D1     		bne	.L28
 899              	.L27:
 396:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 397:FWLIB/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 900              		.loc 1 397 5 is_stmt 1 view .LVU332
 901              		.loc 1 397 8 is_stmt 0 view .LVU333
 902 008c 002A     		cmp	r2, #0
 903 008e 5FD1     		bne	.L37
 398:FWLIB/src/stm32f4xx_cryp_aes.c ****    {
 399:FWLIB/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 400:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 401:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
 402:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 403:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 404:FWLIB/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 904              		.loc 1 404 7 is_stmt 1 view .LVU334
 905              		.loc 1 404 43 is_stmt 0 view .LVU335
 906 0090 0423     		movs	r3, #4
 907 0092 0E93     		str	r3, [sp, #56]
 303:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 908              		.loc 1 303 15 view .LVU336
 909 0094 0127     		movs	r7, #1
 910              	.LVL123:
 303:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
ARM GAS  /tmp/ccFeRAzt.s 			page 35


 911              		.loc 1 303 15 view .LVU337
 912 0096 46E0     		b	.L29
 913              	.LVL124:
 914              	.L41:
 316:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 915              		.loc 1 316 5 is_stmt 1 view .LVU338
 316:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 916              		.loc 1 316 41 is_stmt 0 view .LVU339
 917 0098 0023     		movs	r3, #0
 918 009a 1193     		str	r3, [sp, #68]
 317:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 919              		.loc 1 317 5 is_stmt 1 view .LVU340
 317:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 920              		.loc 1 317 47 is_stmt 0 view .LVU341
 921 009c 3B68     		ldr	r3, [r7]
 922              	.LVL125:
 923              	.LBB274:
 924              	.LBI274:
 495:F4_CORE/core_cmInstr.h **** {
 925              		.loc 2 495 57 is_stmt 1 view .LVU342
 926              	.LBB275:
 927              		.loc 2 498 3 view .LVU343
 928              		.loc 2 498 10 is_stmt 0 view .LVU344
 929 009e 1BBA     		rev	r3, r3
 930              	.LVL126:
 931              		.loc 2 498 10 view .LVU345
 932              	.LBE275:
 933              	.LBE274:
 317:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 934              		.loc 1 317 45 view .LVU346
 935 00a0 0A93     		str	r3, [sp, #40]
 318:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 936              		.loc 1 318 5 is_stmt 1 view .LVU347
 937              	.LVL127:
 319:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 938              		.loc 1 319 5 view .LVU348
 319:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 939              		.loc 1 319 47 is_stmt 0 view .LVU349
 940 00a2 7B68     		ldr	r3, [r7, #4]
 941              	.LVL128:
 942              	.LBB276:
 943              	.LBI276:
 495:F4_CORE/core_cmInstr.h **** {
 944              		.loc 2 495 57 is_stmt 1 view .LVU350
 945              	.LBB277:
 946              		.loc 2 498 3 view .LVU351
 947              		.loc 2 498 10 is_stmt 0 view .LVU352
 948 00a4 1BBA     		rev	r3, r3
 949              	.LVL129:
 950              		.loc 2 498 10 view .LVU353
 951              	.LBE277:
 952              	.LBE276:
 319:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 953              		.loc 1 319 45 view .LVU354
 954 00a6 0B93     		str	r3, [sp, #44]
 320:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 955              		.loc 1 320 5 is_stmt 1 view .LVU355
ARM GAS  /tmp/ccFeRAzt.s 			page 36


 956              	.LVL130:
 321:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 957              		.loc 1 321 5 view .LVU356
 321:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 958              		.loc 1 321 47 is_stmt 0 view .LVU357
 959 00a8 BB68     		ldr	r3, [r7, #8]
 960              	.LVL131:
 961              	.LBB278:
 962              	.LBI278:
 495:F4_CORE/core_cmInstr.h **** {
 963              		.loc 2 495 57 is_stmt 1 view .LVU358
 964              	.LBB279:
 965              		.loc 2 498 3 view .LVU359
 966              		.loc 2 498 10 is_stmt 0 view .LVU360
 967 00aa 1BBA     		rev	r3, r3
 968              	.LVL132:
 969              		.loc 2 498 10 view .LVU361
 970              	.LBE279:
 971              	.LBE278:
 321:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 972              		.loc 1 321 45 view .LVU362
 973 00ac 0C93     		str	r3, [sp, #48]
 322:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 974              		.loc 1 322 5 is_stmt 1 view .LVU363
 975              	.LVL133:
 323:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 976              		.loc 1 323 5 view .LVU364
 323:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 977              		.loc 1 323 47 is_stmt 0 view .LVU365
 978 00ae FB68     		ldr	r3, [r7, #12]
 979              	.LVL134:
 980              	.LBB280:
 981              	.LBI280:
 495:F4_CORE/core_cmInstr.h **** {
 982              		.loc 2 495 57 is_stmt 1 view .LVU366
 983              	.LBB281:
 984              		.loc 2 498 3 view .LVU367
 985              		.loc 2 498 10 is_stmt 0 view .LVU368
 986 00b0 1BBA     		rev	r3, r3
 987              	.LVL135:
 988              		.loc 2 498 10 view .LVU369
 989              	.LBE281:
 990              	.LBE280:
 323:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 991              		.loc 1 323 45 view .LVU370
 992 00b2 0D93     		str	r3, [sp, #52]
 324:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 993              		.loc 1 324 5 is_stmt 1 view .LVU371
 994 00b4 BDE7     		b	.L25
 995              	.LVL136:
 996              	.L23:
 326:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 997              		.loc 1 326 5 view .LVU372
 326:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 998              		.loc 1 326 42 is_stmt 0 view .LVU373
 999 00b6 4FF48073 		mov	r3, #256
 1000 00ba 1193     		str	r3, [sp, #68]
ARM GAS  /tmp/ccFeRAzt.s 			page 37


 327:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1001              		.loc 1 327 5 is_stmt 1 view .LVU374
 327:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1002              		.loc 1 327 47 is_stmt 0 view .LVU375
 1003 00bc 3B68     		ldr	r3, [r7]
 1004              	.LVL137:
 1005              	.LBB282:
 1006              	.LBI282:
 495:F4_CORE/core_cmInstr.h **** {
 1007              		.loc 2 495 57 is_stmt 1 view .LVU376
 1008              	.LBB283:
 1009              		.loc 2 498 3 view .LVU377
 1010              		.loc 2 498 10 is_stmt 0 view .LVU378
 1011 00be 1BBA     		rev	r3, r3
 1012              	.LVL138:
 1013              		.loc 2 498 10 view .LVU379
 1014              	.LBE283:
 1015              	.LBE282:
 327:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1016              		.loc 1 327 45 view .LVU380
 1017 00c0 0893     		str	r3, [sp, #32]
 328:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1018              		.loc 1 328 5 is_stmt 1 view .LVU381
 1019              	.LVL139:
 329:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1020              		.loc 1 329 5 view .LVU382
 329:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1021              		.loc 1 329 47 is_stmt 0 view .LVU383
 1022 00c2 7B68     		ldr	r3, [r7, #4]
 1023              	.LVL140:
 1024              	.LBB284:
 1025              	.LBI284:
 495:F4_CORE/core_cmInstr.h **** {
 1026              		.loc 2 495 57 is_stmt 1 view .LVU384
 1027              	.LBB285:
 1028              		.loc 2 498 3 view .LVU385
 1029              		.loc 2 498 10 is_stmt 0 view .LVU386
 1030 00c4 1BBA     		rev	r3, r3
 1031              	.LVL141:
 1032              		.loc 2 498 10 view .LVU387
 1033              	.LBE285:
 1034              	.LBE284:
 329:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1035              		.loc 1 329 45 view .LVU388
 1036 00c6 0993     		str	r3, [sp, #36]
 330:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1037              		.loc 1 330 5 is_stmt 1 view .LVU389
 1038              	.LVL142:
 331:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1039              		.loc 1 331 5 view .LVU390
 331:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1040              		.loc 1 331 47 is_stmt 0 view .LVU391
 1041 00c8 BB68     		ldr	r3, [r7, #8]
 1042              	.LVL143:
 1043              	.LBB286:
 1044              	.LBI286:
 495:F4_CORE/core_cmInstr.h **** {
ARM GAS  /tmp/ccFeRAzt.s 			page 38


 1045              		.loc 2 495 57 is_stmt 1 view .LVU392
 1046              	.LBB287:
 1047              		.loc 2 498 3 view .LVU393
 1048              		.loc 2 498 10 is_stmt 0 view .LVU394
 1049 00ca 1BBA     		rev	r3, r3
 1050              	.LVL144:
 1051              		.loc 2 498 10 view .LVU395
 1052              	.LBE287:
 1053              	.LBE286:
 331:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1054              		.loc 1 331 45 view .LVU396
 1055 00cc 0A93     		str	r3, [sp, #40]
 332:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1056              		.loc 1 332 5 is_stmt 1 view .LVU397
 1057              	.LVL145:
 333:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1058              		.loc 1 333 5 view .LVU398
 333:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1059              		.loc 1 333 47 is_stmt 0 view .LVU399
 1060 00ce FB68     		ldr	r3, [r7, #12]
 1061              	.LVL146:
 1062              	.LBB288:
 1063              	.LBI288:
 495:F4_CORE/core_cmInstr.h **** {
 1064              		.loc 2 495 57 is_stmt 1 view .LVU400
 1065              	.LBB289:
 1066              		.loc 2 498 3 view .LVU401
 1067              		.loc 2 498 10 is_stmt 0 view .LVU402
 1068 00d0 1BBA     		rev	r3, r3
 1069              	.LVL147:
 1070              		.loc 2 498 10 view .LVU403
 1071              	.LBE289:
 1072              	.LBE288:
 333:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1073              		.loc 1 333 45 view .LVU404
 1074 00d2 0B93     		str	r3, [sp, #44]
 334:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1075              		.loc 1 334 5 is_stmt 1 view .LVU405
 1076              	.LVL148:
 335:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1077              		.loc 1 335 5 view .LVU406
 335:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1078              		.loc 1 335 47 is_stmt 0 view .LVU407
 1079 00d4 3B69     		ldr	r3, [r7, #16]
 1080              	.LVL149:
 1081              	.LBB290:
 1082              	.LBI290:
 495:F4_CORE/core_cmInstr.h **** {
 1083              		.loc 2 495 57 is_stmt 1 view .LVU408
 1084              	.LBB291:
 1085              		.loc 2 498 3 view .LVU409
 1086              		.loc 2 498 10 is_stmt 0 view .LVU410
 1087 00d6 1BBA     		rev	r3, r3
 1088              	.LVL150:
 1089              		.loc 2 498 10 view .LVU411
 1090              	.LBE291:
 1091              	.LBE290:
ARM GAS  /tmp/ccFeRAzt.s 			page 39


 335:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1092              		.loc 1 335 45 view .LVU412
 1093 00d8 0C93     		str	r3, [sp, #48]
 336:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1094              		.loc 1 336 5 is_stmt 1 view .LVU413
 1095              	.LVL151:
 337:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1096              		.loc 1 337 5 view .LVU414
 337:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1097              		.loc 1 337 47 is_stmt 0 view .LVU415
 1098 00da 7B69     		ldr	r3, [r7, #20]
 1099              	.LVL152:
 1100              	.LBB292:
 1101              	.LBI292:
 495:F4_CORE/core_cmInstr.h **** {
 1102              		.loc 2 495 57 is_stmt 1 view .LVU416
 1103              	.LBB293:
 1104              		.loc 2 498 3 view .LVU417
 1105              		.loc 2 498 10 is_stmt 0 view .LVU418
 1106 00dc 1BBA     		rev	r3, r3
 1107              	.LVL153:
 1108              		.loc 2 498 10 view .LVU419
 1109              	.LBE293:
 1110              	.LBE292:
 337:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1111              		.loc 1 337 45 view .LVU420
 1112 00de 0D93     		str	r3, [sp, #52]
 338:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 1113              		.loc 1 338 5 is_stmt 1 view .LVU421
 1114 00e0 A7E7     		b	.L25
 1115              	.LVL154:
 1116              	.L24:
 340:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1117              		.loc 1 340 5 view .LVU422
 340:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1118              		.loc 1 340 42 is_stmt 0 view .LVU423
 1119 00e2 4FF40073 		mov	r3, #512
 1120 00e6 1193     		str	r3, [sp, #68]
 341:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1121              		.loc 1 341 5 is_stmt 1 view .LVU424
 341:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1122              		.loc 1 341 47 is_stmt 0 view .LVU425
 1123 00e8 3B68     		ldr	r3, [r7]
 1124              	.LVL155:
 1125              	.LBB294:
 1126              	.LBI294:
 495:F4_CORE/core_cmInstr.h **** {
 1127              		.loc 2 495 57 is_stmt 1 view .LVU426
 1128              	.LBB295:
 1129              		.loc 2 498 3 view .LVU427
 1130              		.loc 2 498 10 is_stmt 0 view .LVU428
 1131 00ea 1BBA     		rev	r3, r3
 1132              	.LVL156:
 1133              		.loc 2 498 10 view .LVU429
 1134              	.LBE295:
 1135              	.LBE294:
 341:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 40


 1136              		.loc 1 341 45 view .LVU430
 1137 00ec 0693     		str	r3, [sp, #24]
 342:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1138              		.loc 1 342 5 is_stmt 1 view .LVU431
 1139              	.LVL157:
 343:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1140              		.loc 1 343 5 view .LVU432
 343:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1141              		.loc 1 343 47 is_stmt 0 view .LVU433
 1142 00ee 7B68     		ldr	r3, [r7, #4]
 1143              	.LVL158:
 1144              	.LBB296:
 1145              	.LBI296:
 495:F4_CORE/core_cmInstr.h **** {
 1146              		.loc 2 495 57 is_stmt 1 view .LVU434
 1147              	.LBB297:
 1148              		.loc 2 498 3 view .LVU435
 1149              		.loc 2 498 10 is_stmt 0 view .LVU436
 1150 00f0 1BBA     		rev	r3, r3
 1151              	.LVL159:
 1152              		.loc 2 498 10 view .LVU437
 1153              	.LBE297:
 1154              	.LBE296:
 343:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1155              		.loc 1 343 45 view .LVU438
 1156 00f2 0793     		str	r3, [sp, #28]
 344:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1157              		.loc 1 344 5 is_stmt 1 view .LVU439
 1158              	.LVL160:
 345:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1159              		.loc 1 345 5 view .LVU440
 345:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1160              		.loc 1 345 47 is_stmt 0 view .LVU441
 1161 00f4 BB68     		ldr	r3, [r7, #8]
 1162              	.LVL161:
 1163              	.LBB298:
 1164              	.LBI298:
 495:F4_CORE/core_cmInstr.h **** {
 1165              		.loc 2 495 57 is_stmt 1 view .LVU442
 1166              	.LBB299:
 1167              		.loc 2 498 3 view .LVU443
 1168              		.loc 2 498 10 is_stmt 0 view .LVU444
 1169 00f6 1BBA     		rev	r3, r3
 1170              	.LVL162:
 1171              		.loc 2 498 10 view .LVU445
 1172              	.LBE299:
 1173              	.LBE298:
 345:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1174              		.loc 1 345 45 view .LVU446
 1175 00f8 0893     		str	r3, [sp, #32]
 346:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1176              		.loc 1 346 5 is_stmt 1 view .LVU447
 1177              	.LVL163:
 347:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1178              		.loc 1 347 5 view .LVU448
 347:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1179              		.loc 1 347 47 is_stmt 0 view .LVU449
ARM GAS  /tmp/ccFeRAzt.s 			page 41


 1180 00fa FB68     		ldr	r3, [r7, #12]
 1181              	.LVL164:
 1182              	.LBB300:
 1183              	.LBI300:
 495:F4_CORE/core_cmInstr.h **** {
 1184              		.loc 2 495 57 is_stmt 1 view .LVU450
 1185              	.LBB301:
 1186              		.loc 2 498 3 view .LVU451
 1187              		.loc 2 498 10 is_stmt 0 view .LVU452
 1188 00fc 1BBA     		rev	r3, r3
 1189              	.LVL165:
 1190              		.loc 2 498 10 view .LVU453
 1191              	.LBE301:
 1192              	.LBE300:
 347:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1193              		.loc 1 347 45 view .LVU454
 1194 00fe 0993     		str	r3, [sp, #36]
 348:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1195              		.loc 1 348 5 is_stmt 1 view .LVU455
 1196              	.LVL166:
 349:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1197              		.loc 1 349 5 view .LVU456
 349:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1198              		.loc 1 349 47 is_stmt 0 view .LVU457
 1199 0100 3B69     		ldr	r3, [r7, #16]
 1200              	.LVL167:
 1201              	.LBB302:
 1202              	.LBI302:
 495:F4_CORE/core_cmInstr.h **** {
 1203              		.loc 2 495 57 is_stmt 1 view .LVU458
 1204              	.LBB303:
 1205              		.loc 2 498 3 view .LVU459
 1206              		.loc 2 498 10 is_stmt 0 view .LVU460
 1207 0102 1BBA     		rev	r3, r3
 1208              	.LVL168:
 1209              		.loc 2 498 10 view .LVU461
 1210              	.LBE303:
 1211              	.LBE302:
 349:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1212              		.loc 1 349 45 view .LVU462
 1213 0104 0A93     		str	r3, [sp, #40]
 350:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1214              		.loc 1 350 5 is_stmt 1 view .LVU463
 1215              	.LVL169:
 351:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1216              		.loc 1 351 5 view .LVU464
 351:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1217              		.loc 1 351 47 is_stmt 0 view .LVU465
 1218 0106 7B69     		ldr	r3, [r7, #20]
 1219              	.LVL170:
 1220              	.LBB304:
 1221              	.LBI304:
 495:F4_CORE/core_cmInstr.h **** {
 1222              		.loc 2 495 57 is_stmt 1 view .LVU466
 1223              	.LBB305:
 1224              		.loc 2 498 3 view .LVU467
 1225              		.loc 2 498 10 is_stmt 0 view .LVU468
ARM GAS  /tmp/ccFeRAzt.s 			page 42


 1226 0108 1BBA     		rev	r3, r3
 1227              	.LVL171:
 1228              		.loc 2 498 10 view .LVU469
 1229              	.LBE305:
 1230              	.LBE304:
 351:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1231              		.loc 1 351 45 view .LVU470
 1232 010a 0B93     		str	r3, [sp, #44]
 352:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1233              		.loc 1 352 5 is_stmt 1 view .LVU471
 1234              	.LVL172:
 353:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1235              		.loc 1 353 5 view .LVU472
 353:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1236              		.loc 1 353 47 is_stmt 0 view .LVU473
 1237 010c BB69     		ldr	r3, [r7, #24]
 1238              	.LVL173:
 1239              	.LBB306:
 1240              	.LBI306:
 495:F4_CORE/core_cmInstr.h **** {
 1241              		.loc 2 495 57 is_stmt 1 view .LVU474
 1242              	.LBB307:
 1243              		.loc 2 498 3 view .LVU475
 1244              		.loc 2 498 10 is_stmt 0 view .LVU476
 1245 010e 1BBA     		rev	r3, r3
 1246              	.LVL174:
 1247              		.loc 2 498 10 view .LVU477
 1248              	.LBE307:
 1249              	.LBE306:
 353:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1250              		.loc 1 353 45 view .LVU478
 1251 0110 0C93     		str	r3, [sp, #48]
 354:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1252              		.loc 1 354 5 is_stmt 1 view .LVU479
 1253              	.LVL175:
 355:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1254              		.loc 1 355 5 view .LVU480
 355:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1255              		.loc 1 355 47 is_stmt 0 view .LVU481
 1256 0112 FB69     		ldr	r3, [r7, #28]
 1257              	.LVL176:
 1258              	.LBB308:
 1259              	.LBI308:
 495:F4_CORE/core_cmInstr.h **** {
 1260              		.loc 2 495 57 is_stmt 1 view .LVU482
 1261              	.LBB309:
 1262              		.loc 2 498 3 view .LVU483
 1263              		.loc 2 498 10 is_stmt 0 view .LVU484
 1264 0114 1BBA     		rev	r3, r3
 1265              	.LVL177:
 1266              		.loc 2 498 10 view .LVU485
 1267              	.LBE309:
 1268              	.LBE308:
 355:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1269              		.loc 1 355 45 view .LVU486
 1270 0116 0D93     		str	r3, [sp, #52]
 356:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
ARM GAS  /tmp/ccFeRAzt.s 			page 43


 1271              		.loc 1 356 5 is_stmt 1 view .LVU487
 1272 0118 8BE7     		b	.L25
 1273              	.LVL178:
 1274              	.L26:
 405:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 406:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 407:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 408:FWLIB/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 409:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 410:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1275              		.loc 1 410 5 view .LVU488
 1276 011a 06A8     		add	r0, sp, #24
 1277 011c FFF7FEFF 		bl	CRYP_KeyInit
 1278              	.LVL179:
 411:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 412:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 413:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 1279              		.loc 1 413 5 view .LVU489
 1280              		.loc 1 413 42 is_stmt 0 view .LVU490
 1281 0120 0023     		movs	r3, #0
 1282 0122 0E93     		str	r3, [sp, #56]
 303:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1283              		.loc 1 303 15 view .LVU491
 1284 0124 0127     		movs	r7, #1
 1285              	.LVL180:
 1286              	.L29:
 414:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 415:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
 1287              		.loc 1 415 3 is_stmt 1 view .LVU492
 1288              		.loc 1 415 40 is_stmt 0 view .LVU493
 1289 0126 2823     		movs	r3, #40
 1290 0128 0F93     		str	r3, [sp, #60]
 416:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1291              		.loc 1 416 3 is_stmt 1 view .LVU494
 1292              		.loc 1 416 40 is_stmt 0 view .LVU495
 1293 012a 8023     		movs	r3, #128
 1294 012c 1093     		str	r3, [sp, #64]
 417:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1295              		.loc 1 417 3 is_stmt 1 view .LVU496
 1296 012e 0EA8     		add	r0, sp, #56
 1297 0130 FFF7FEFF 		bl	CRYP_Init
 1298              	.LVL181:
 418:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 419:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 420:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1299              		.loc 1 420 3 view .LVU497
 1300 0134 02A8     		add	r0, sp, #8
 1301 0136 FFF7FEFF 		bl	CRYP_IVInit
 1302              	.LVL182:
 421:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 422:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 423:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1303              		.loc 1 423 3 view .LVU498
 1304 013a FFF7FEFF 		bl	CRYP_FIFOFlush
 1305              	.LVL183:
 424:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 425:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
ARM GAS  /tmp/ccFeRAzt.s 			page 44


 426:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1306              		.loc 1 426 3 view .LVU499
 1307 013e 0120     		movs	r0, #1
 1308 0140 FFF7FEFF 		bl	CRYP_Cmd
 1309              	.LVL184:
 427:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 428:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1310              		.loc 1 428 3 view .LVU500
 1311              		.loc 1 428 6 is_stmt 0 view .LVU501
 1312 0144 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1313              	.LVL185:
 1314              		.loc 1 428 5 view .LVU502
 1315 0148 0028     		cmp	r0, #0
 1316 014a 3BD0     		beq	.L38
 429:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 430:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 431:FWLIB/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 432:FWLIB/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 433:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 434:FWLIB/src/stm32f4xx_cryp_aes.c ****   
 435:FWLIB/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1317              		.loc 1 435 8 view .LVU503
 1318 014c 0025     		movs	r5, #0
 1319              	.LVL186:
 1320              		.loc 1 435 8 view .LVU504
 1321 014e 04E0     		b	.L31
 1322              	.LVL187:
 1323              	.L37:
 399:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 1324              		.loc 1 399 15 view .LVU505
 1325 0150 0027     		movs	r7, #0
 1326              	.LVL188:
 399:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 1327              		.loc 1 399 15 view .LVU506
 1328 0152 E8E7     		b	.L29
 1329              	.LVL189:
 1330              	.L32:
 436:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 437:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 438:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 439:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 440:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 441:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 442:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 443:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 444:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 445:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 446:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 447:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 448:FWLIB/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 449:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 450:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 451:FWLIB/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 452:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 453:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 454:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 455:FWLIB/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
ARM GAS  /tmp/ccFeRAzt.s 			page 45


 1331              		.loc 1 455 5 is_stmt 1 view .LVU507
 1332              		.loc 1 455 8 is_stmt 0 view .LVU508
 1333 0154 0AB3     		cbz	r2, .L42
 456:FWLIB/src/stm32f4xx_cryp_aes.c ****    {
 457:FWLIB/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1334              		.loc 1 457 15 view .LVU509
 1335 0156 0027     		movs	r7, #0
 1336              	.LVL190:
 1337              	.L34:
 435:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 1338              		.loc 1 435 49 discriminator 2 view .LVU510
 1339 0158 1035     		adds	r5, r5, #16
 1340              	.LVL191:
 1341              	.L31:
 435:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 1342              		.loc 1 435 3 discriminator 1 view .LVU511
 1343 015a 4545     		cmp	r5, r8
 1344 015c 2BD2     		bcs	.L35
 435:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 1345              		.loc 1 435 25 discriminator 3 view .LVU512
 1346 015e 57B3     		cbz	r7, .L35
 439:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1347              		.loc 1 439 5 is_stmt 1 view .LVU513
 1348 0160 2068     		ldr	r0, [r4]
 1349 0162 FFF7FEFF 		bl	CRYP_DataIn
 1350              	.LVL192:
 440:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1351              		.loc 1 440 5 view .LVU514
 441:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1352              		.loc 1 441 5 view .LVU515
 1353 0166 6068     		ldr	r0, [r4, #4]
 1354 0168 FFF7FEFF 		bl	CRYP_DataIn
 1355              	.LVL193:
 442:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1356              		.loc 1 442 5 view .LVU516
 443:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1357              		.loc 1 443 5 view .LVU517
 1358 016c A068     		ldr	r0, [r4, #8]
 1359 016e FFF7FEFF 		bl	CRYP_DataIn
 1360              	.LVL194:
 444:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1361              		.loc 1 444 5 view .LVU518
 445:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1362              		.loc 1 445 5 view .LVU519
 1363 0172 E068     		ldr	r0, [r4, #12]
 1364 0174 FFF7FEFF 		bl	CRYP_DataIn
 1365              	.LVL195:
 446:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1366              		.loc 1 446 5 view .LVU520
 446:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1367              		.loc 1 446 14 is_stmt 0 view .LVU521
 1368 0178 1034     		adds	r4, r4, #16
 1369              	.LVL196:
 448:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 1370              		.loc 1 448 5 is_stmt 1 view .LVU522
 448:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 1371              		.loc 1 448 13 is_stmt 0 view .LVU523
ARM GAS  /tmp/ccFeRAzt.s 			page 46


 1372 017a 0023     		movs	r3, #0
 1373 017c 0193     		str	r3, [sp, #4]
 1374              	.L33:
 449:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 1375              		.loc 1 449 5 is_stmt 1 discriminator 2 view .LVU524
 451:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 1376              		.loc 1 451 7 discriminator 2 view .LVU525
 451:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 1377              		.loc 1 451 20 is_stmt 0 discriminator 2 view .LVU526
 1378 017e 1020     		movs	r0, #16
 1379 0180 FFF7FEFF 		bl	CRYP_GetFlagStatus
 1380              	.LVL197:
 451:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 1381              		.loc 1 451 18 discriminator 2 view .LVU527
 1382 0184 0246     		mov	r2, r0
 1383              	.LVL198:
 452:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1384              		.loc 1 452 7 is_stmt 1 discriminator 2 view .LVU528
 452:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1385              		.loc 1 452 14 is_stmt 0 discriminator 2 view .LVU529
 1386 0186 019B     		ldr	r3, [sp, #4]
 1387 0188 0133     		adds	r3, r3, #1
 1388 018a 0193     		str	r3, [sp, #4]
 453:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 1389              		.loc 1 453 22 discriminator 2 view .LVU530
 1390 018c 019B     		ldr	r3, [sp, #4]
 453:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 1391              		.loc 1 453 5 discriminator 2 view .LVU531
 1392 018e B3F5803F 		cmp	r3, #65536
 1393 0192 DFD0     		beq	.L32
 453:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 1394              		.loc 1 453 42 discriminator 1 view .LVU532
 1395 0194 0028     		cmp	r0, #0
 1396 0196 F2D1     		bne	.L33
 1397 0198 DCE7     		b	.L32
 1398              	.L42:
 458:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 459:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
 460:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 461:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 462:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 463:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1399              		.loc 1 463 7 is_stmt 1 view .LVU533
 1400              		.loc 1 463 34 is_stmt 0 view .LVU534
 1401 019a FFF7FEFF 		bl	CRYP_DataOut
 1402              	.LVL199:
 1403              		.loc 1 463 32 view .LVU535
 1404 019e 3060     		str	r0, [r6]
 464:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1405              		.loc 1 464 7 is_stmt 1 view .LVU536
 1406              	.LVL200:
 465:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1407              		.loc 1 465 7 view .LVU537
 1408              		.loc 1 465 34 is_stmt 0 view .LVU538
 1409 01a0 FFF7FEFF 		bl	CRYP_DataOut
 1410              	.LVL201:
 1411              		.loc 1 465 32 view .LVU539
ARM GAS  /tmp/ccFeRAzt.s 			page 47


 1412 01a4 7060     		str	r0, [r6, #4]
 466:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1413              		.loc 1 466 7 is_stmt 1 view .LVU540
 1414              	.LVL202:
 467:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1415              		.loc 1 467 7 view .LVU541
 1416              		.loc 1 467 34 is_stmt 0 view .LVU542
 1417 01a6 FFF7FEFF 		bl	CRYP_DataOut
 1418              	.LVL203:
 1419              		.loc 1 467 32 view .LVU543
 1420 01aa B060     		str	r0, [r6, #8]
 468:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1421              		.loc 1 468 7 is_stmt 1 view .LVU544
 1422              	.LVL204:
 469:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1423              		.loc 1 469 7 view .LVU545
 1424              		.loc 1 469 34 is_stmt 0 view .LVU546
 1425 01ac FFF7FEFF 		bl	CRYP_DataOut
 1426              	.LVL205:
 1427              		.loc 1 469 32 view .LVU547
 1428 01b0 F060     		str	r0, [r6, #12]
 470:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1429              		.loc 1 470 7 is_stmt 1 view .LVU548
 1430              		.loc 1 470 17 is_stmt 0 view .LVU549
 1431 01b2 1036     		adds	r6, r6, #16
 1432              	.LVL206:
 1433              		.loc 1 470 17 view .LVU550
 1434 01b4 D0E7     		b	.L34
 1435              	.L35:
 471:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 472:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 473:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 474:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 475:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 1436              		.loc 1 475 3 is_stmt 1 view .LVU551
 1437 01b6 0020     		movs	r0, #0
 1438 01b8 FFF7FEFF 		bl	CRYP_Cmd
 1439              	.LVL207:
 476:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 477:FWLIB/src/stm32f4xx_cryp_aes.c ****   return status;
 1440              		.loc 1 477 3 view .LVU552
 1441              	.L30:
 478:FWLIB/src/stm32f4xx_cryp_aes.c **** }
 1442              		.loc 1 478 1 is_stmt 0 view .LVU553
 1443 01bc 3846     		mov	r0, r7
 1444 01be 12B0     		add	sp, sp, #72
 1445              	.LCFI6:
 1446              		.cfi_remember_state
 1447              		.cfi_def_cfa_offset 32
 1448              		@ sp needed
 1449 01c0 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1450              	.LVL208:
 1451              	.L38:
 1452              	.LCFI7:
 1453              		.cfi_restore_state
 432:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 1454              		.loc 1 432 11 view .LVU554
ARM GAS  /tmp/ccFeRAzt.s 			page 48


 1455 01c4 0027     		movs	r7, #0
 1456              	.LVL209:
 432:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 1457              		.loc 1 432 11 view .LVU555
 1458 01c6 F9E7     		b	.L30
 1459              		.cfi_endproc
 1460              	.LFE124:
 1462              		.section	.text.CRYP_AES_CTR,"ax",%progbits
 1463              		.align	1
 1464              		.global	CRYP_AES_CTR
 1465              		.syntax unified
 1466              		.thumb
 1467              		.thumb_func
 1468              		.fpu fpv4-sp-d16
 1470              	CRYP_AES_CTR:
 1471              	.LVL210:
 1472              	.LFB125:
 479:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 480:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
 481:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CTR Mode
 482:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 483:FWLIB/src/stm32f4xx_cryp_aes.c ****   *           This parameter can be one of the following values:
 484:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 485:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 486:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 487:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 488:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 489:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 490:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 491:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 492:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 493:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 494:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 495:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
 496:FWLIB/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
 497:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 498:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 499:FWLIB/src/stm32f4xx_cryp_aes.c **** {
 1473              		.loc 1 499 1 is_stmt 1 view -0
 1474              		.cfi_startproc
 1475              		@ args = 12, pretend = 0, frame = 72
 1476              		@ frame_needed = 0, uses_anonymous_args = 0
 1477              		.loc 1 499 1 is_stmt 0 view .LVU557
 1478 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1479              	.LCFI8:
 1480              		.cfi_def_cfa_offset 32
 1481              		.cfi_offset 4, -32
 1482              		.cfi_offset 5, -28
 1483              		.cfi_offset 6, -24
 1484              		.cfi_offset 7, -20
 1485              		.cfi_offset 8, -16
 1486              		.cfi_offset 9, -12
 1487              		.cfi_offset 10, -8
 1488              		.cfi_offset 14, -4
 1489 0004 92B0     		sub	sp, sp, #72
 1490              	.LCFI9:
 1491              		.cfi_def_cfa_offset 104
ARM GAS  /tmp/ccFeRAzt.s 			page 49


 1492 0006 8146     		mov	r9, r0
 1493 0008 0D46     		mov	r5, r1
 1494 000a 1746     		mov	r7, r2
 1495 000c 9A46     		mov	r10, r3
 1496 000e DDF86C80 		ldr	r8, [sp, #108]
 500:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 1497              		.loc 1 500 3 is_stmt 1 view .LVU558
 501:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 1498              		.loc 1 501 3 view .LVU559
 502:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 1499              		.loc 1 502 3 view .LVU560
 503:FWLIB/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 1500              		.loc 1 503 3 view .LVU561
 1501              		.loc 1 503 17 is_stmt 0 view .LVU562
 1502 0012 0023     		movs	r3, #0
 1503              	.LVL211:
 1504              		.loc 1 503 17 view .LVU563
 1505 0014 0193     		str	r3, [sp, #4]
 504:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 1506              		.loc 1 504 3 is_stmt 1 view .LVU564
 1507              	.LVL212:
 505:FWLIB/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 1508              		.loc 1 505 3 view .LVU565
 506:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1509              		.loc 1 506 3 view .LVU566
 507:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 1510              		.loc 1 507 3 view .LVU567
 1511              		.loc 1 507 12 is_stmt 0 view .LVU568
 1512 0016 1A9C     		ldr	r4, [sp, #104]
 1513              	.LVL213:
 508:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 1514              		.loc 1 508 3 is_stmt 1 view .LVU569
 1515              		.loc 1 508 12 is_stmt 0 view .LVU570
 1516 0018 1C9E     		ldr	r6, [sp, #112]
 1517              	.LVL214:
 509:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 1518              		.loc 1 509 3 is_stmt 1 view .LVU571
 510:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 1519              		.loc 1 510 3 view .LVU572
 511:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 512:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 513:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 1520              		.loc 1 513 3 view .LVU573
 1521 001a 06A8     		add	r0, sp, #24
 1522              	.LVL215:
 1523              		.loc 1 513 3 is_stmt 0 view .LVU574
 1524 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 1525              	.LVL216:
 514:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 515:FWLIB/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 1526              		.loc 1 515 3 is_stmt 1 view .LVU575
 1527 0020 BAF1C00F 		cmp	r10, #192
 1528 0024 3ED0     		beq	.L44
 1529 0026 BAF5807F 		cmp	r10, #256
 1530 002a 51D0     		beq	.L45
 1531 002c BAF1800F 		cmp	r10, #128
 1532 0030 29D0     		beq	.L59
ARM GAS  /tmp/ccFeRAzt.s 			page 50


 1533              	.LVL217:
 1534              	.L46:
 516:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 517:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 128:
 518:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 519:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 520:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 521:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 522:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 523:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 524:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 525:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 526:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 527:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 528:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 529:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 530:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 531:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 532:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 533:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 534:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 535:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 536:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 537:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 538:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 539:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 540:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 541:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 542:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 543:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 544:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 545:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 546:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 547:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 548:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 549:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 550:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 551:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 552:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 553:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 554:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 555:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 556:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 557:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 558:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 559:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 560:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 561:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 562:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 563:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 1535              		.loc 1 563 3 view .LVU576
 1536              		.loc 1 563 43 is_stmt 0 view .LVU577
 1537 0032 2B68     		ldr	r3, [r5]
 1538              	.LVL218:
 1539              	.LBB310:
 1540              	.LBI310:
 495:F4_CORE/core_cmInstr.h **** {
ARM GAS  /tmp/ccFeRAzt.s 			page 51


 1541              		.loc 2 495 57 is_stmt 1 view .LVU578
 1542              	.LBB311:
 1543              		.loc 2 498 3 view .LVU579
 1544              		.loc 2 498 10 is_stmt 0 view .LVU580
 1545 0034 1BBA     		rev	r3, r3
 1546              	.LVL219:
 1547              		.loc 2 498 10 view .LVU581
 1548              	.LBE311:
 1549              	.LBE310:
 1550              		.loc 1 563 41 view .LVU582
 1551 0036 0293     		str	r3, [sp, #8]
 564:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1552              		.loc 1 564 3 is_stmt 1 view .LVU583
 1553              	.LVL220:
 565:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 1554              		.loc 1 565 3 view .LVU584
 1555              		.loc 1 565 43 is_stmt 0 view .LVU585
 1556 0038 6B68     		ldr	r3, [r5, #4]
 1557              	.LVL221:
 1558              	.LBB312:
 1559              	.LBI312:
 495:F4_CORE/core_cmInstr.h **** {
 1560              		.loc 2 495 57 is_stmt 1 view .LVU586
 1561              	.LBB313:
 1562              		.loc 2 498 3 view .LVU587
 1563              		.loc 2 498 10 is_stmt 0 view .LVU588
 1564 003a 1BBA     		rev	r3, r3
 1565              	.LVL222:
 1566              		.loc 2 498 10 view .LVU589
 1567              	.LBE313:
 1568              	.LBE312:
 1569              		.loc 1 565 41 view .LVU590
 1570 003c 0393     		str	r3, [sp, #12]
 566:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1571              		.loc 1 566 3 is_stmt 1 view .LVU591
 1572              	.LVL223:
 567:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 1573              		.loc 1 567 3 view .LVU592
 1574              		.loc 1 567 43 is_stmt 0 view .LVU593
 1575 003e AB68     		ldr	r3, [r5, #8]
 1576              	.LVL224:
 1577              	.LBB314:
 1578              	.LBI314:
 495:F4_CORE/core_cmInstr.h **** {
 1579              		.loc 2 495 57 is_stmt 1 view .LVU594
 1580              	.LBB315:
 1581              		.loc 2 498 3 view .LVU595
 1582              		.loc 2 498 10 is_stmt 0 view .LVU596
 1583 0040 1BBA     		rev	r3, r3
 1584              	.LVL225:
 1585              		.loc 2 498 10 view .LVU597
 1586              	.LBE315:
 1587              	.LBE314:
 1588              		.loc 1 567 41 view .LVU598
 1589 0042 0493     		str	r3, [sp, #16]
 568:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1590              		.loc 1 568 3 is_stmt 1 view .LVU599
ARM GAS  /tmp/ccFeRAzt.s 			page 52


 1591              	.LVL226:
 569:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 1592              		.loc 1 569 3 view .LVU600
 1593              		.loc 1 569 43 is_stmt 0 view .LVU601
 1594 0044 EB68     		ldr	r3, [r5, #12]
 1595              	.LVL227:
 1596              	.LBB316:
 1597              	.LBI316:
 495:F4_CORE/core_cmInstr.h **** {
 1598              		.loc 2 495 57 is_stmt 1 view .LVU602
 1599              	.LBB317:
 1600              		.loc 2 498 3 view .LVU603
 1601              		.loc 2 498 10 is_stmt 0 view .LVU604
 1602 0046 1BBA     		rev	r3, r3
 1603              	.LVL228:
 1604              		.loc 2 498 10 view .LVU605
 1605              	.LBE317:
 1606              	.LBE316:
 1607              		.loc 1 569 41 view .LVU606
 1608 0048 0593     		str	r3, [sp, #20]
 570:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 571:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Key Initialisation */
 572:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1609              		.loc 1 572 3 is_stmt 1 view .LVU607
 1610 004a 06A8     		add	r0, sp, #24
 1611 004c FFF7FEFF 		bl	CRYP_KeyInit
 1612              	.LVL229:
 573:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 574:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 575:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 1613              		.loc 1 575 3 view .LVU608
 1614              		.loc 1 575 5 is_stmt 0 view .LVU609
 1615 0050 B9F1000F 		cmp	r9, #0
 1616 0054 58D1     		bne	.L47
 576:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 577:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for decryption process */
 578:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1617              		.loc 1 578 5 is_stmt 1 view .LVU610
 1618              		.loc 1 578 41 is_stmt 0 view .LVU611
 1619 0056 0423     		movs	r3, #4
 1620 0058 0E93     		str	r3, [sp, #56]
 1621              	.L48:
 579:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 580:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 581:FWLIB/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 582:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 583:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 584:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 585:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 586:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
 1622              		.loc 1 586 3 is_stmt 1 view .LVU612
 1623              		.loc 1 586 40 is_stmt 0 view .LVU613
 1624 005a 3023     		movs	r3, #48
 1625 005c 0F93     		str	r3, [sp, #60]
 587:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1626              		.loc 1 587 3 is_stmt 1 view .LVU614
 1627              		.loc 1 587 40 is_stmt 0 view .LVU615
ARM GAS  /tmp/ccFeRAzt.s 			page 53


 1628 005e 8023     		movs	r3, #128
 1629 0060 1093     		str	r3, [sp, #64]
 588:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1630              		.loc 1 588 3 is_stmt 1 view .LVU616
 1631 0062 0EA8     		add	r0, sp, #56
 1632 0064 FFF7FEFF 		bl	CRYP_Init
 1633              	.LVL230:
 589:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 590:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 591:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1634              		.loc 1 591 3 view .LVU617
 1635 0068 02A8     		add	r0, sp, #8
 1636 006a FFF7FEFF 		bl	CRYP_IVInit
 1637              	.LVL231:
 592:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 593:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 594:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1638              		.loc 1 594 3 view .LVU618
 1639 006e FFF7FEFF 		bl	CRYP_FIFOFlush
 1640              	.LVL232:
 595:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 596:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 597:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1641              		.loc 1 597 3 view .LVU619
 1642 0072 0120     		movs	r0, #1
 1643 0074 FFF7FEFF 		bl	CRYP_Cmd
 1644              	.LVL233:
 598:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 599:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1645              		.loc 1 599 3 view .LVU620
 1646              		.loc 1 599 6 is_stmt 0 view .LVU621
 1647 0078 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1648              	.LVL234:
 1649              		.loc 1 599 5 view .LVU622
 1650 007c 0028     		cmp	r0, #0
 1651 007e 7ED0     		beq	.L56
 600:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 601:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 602:FWLIB/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 603:FWLIB/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 604:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 605:FWLIB/src/stm32f4xx_cryp_aes.c ****   
 606:FWLIB/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1652              		.loc 1 606 8 view .LVU623
 1653 0080 0025     		movs	r5, #0
 1654              	.LVL235:
 505:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1655              		.loc 1 505 15 view .LVU624
 1656 0082 0127     		movs	r7, #1
 1657              	.LVL236:
 505:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1658              		.loc 1 505 15 view .LVU625
 1659 0084 46E0     		b	.L50
 1660              	.LVL237:
 1661              	.L59:
 518:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1662              		.loc 1 518 5 is_stmt 1 view .LVU626
ARM GAS  /tmp/ccFeRAzt.s 			page 54


 518:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1663              		.loc 1 518 41 is_stmt 0 view .LVU627
 1664 0086 0023     		movs	r3, #0
 1665 0088 1193     		str	r3, [sp, #68]
 519:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1666              		.loc 1 519 5 is_stmt 1 view .LVU628
 519:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1667              		.loc 1 519 47 is_stmt 0 view .LVU629
 1668 008a 3B68     		ldr	r3, [r7]
 1669              	.LVL238:
 1670              	.LBB318:
 1671              	.LBI318:
 495:F4_CORE/core_cmInstr.h **** {
 1672              		.loc 2 495 57 is_stmt 1 view .LVU630
 1673              	.LBB319:
 1674              		.loc 2 498 3 view .LVU631
 1675              		.loc 2 498 10 is_stmt 0 view .LVU632
 1676 008c 1BBA     		rev	r3, r3
 1677              	.LVL239:
 1678              		.loc 2 498 10 view .LVU633
 1679              	.LBE319:
 1680              	.LBE318:
 519:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1681              		.loc 1 519 45 view .LVU634
 1682 008e 0A93     		str	r3, [sp, #40]
 520:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1683              		.loc 1 520 5 is_stmt 1 view .LVU635
 1684              	.LVL240:
 521:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1685              		.loc 1 521 5 view .LVU636
 521:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1686              		.loc 1 521 47 is_stmt 0 view .LVU637
 1687 0090 7B68     		ldr	r3, [r7, #4]
 1688              	.LVL241:
 1689              	.LBB320:
 1690              	.LBI320:
 495:F4_CORE/core_cmInstr.h **** {
 1691              		.loc 2 495 57 is_stmt 1 view .LVU638
 1692              	.LBB321:
 1693              		.loc 2 498 3 view .LVU639
 1694              		.loc 2 498 10 is_stmt 0 view .LVU640
 1695 0092 1BBA     		rev	r3, r3
 1696              	.LVL242:
 1697              		.loc 2 498 10 view .LVU641
 1698              	.LBE321:
 1699              	.LBE320:
 521:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1700              		.loc 1 521 45 view .LVU642
 1701 0094 0B93     		str	r3, [sp, #44]
 522:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1702              		.loc 1 522 5 is_stmt 1 view .LVU643
 1703              	.LVL243:
 523:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1704              		.loc 1 523 5 view .LVU644
 523:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1705              		.loc 1 523 47 is_stmt 0 view .LVU645
 1706 0096 BB68     		ldr	r3, [r7, #8]
ARM GAS  /tmp/ccFeRAzt.s 			page 55


 1707              	.LVL244:
 1708              	.LBB322:
 1709              	.LBI322:
 495:F4_CORE/core_cmInstr.h **** {
 1710              		.loc 2 495 57 is_stmt 1 view .LVU646
 1711              	.LBB323:
 1712              		.loc 2 498 3 view .LVU647
 1713              		.loc 2 498 10 is_stmt 0 view .LVU648
 1714 0098 1BBA     		rev	r3, r3
 1715              	.LVL245:
 1716              		.loc 2 498 10 view .LVU649
 1717              	.LBE323:
 1718              	.LBE322:
 523:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1719              		.loc 1 523 45 view .LVU650
 1720 009a 0C93     		str	r3, [sp, #48]
 524:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1721              		.loc 1 524 5 is_stmt 1 view .LVU651
 1722              	.LVL246:
 525:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1723              		.loc 1 525 5 view .LVU652
 525:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1724              		.loc 1 525 47 is_stmt 0 view .LVU653
 1725 009c FB68     		ldr	r3, [r7, #12]
 1726              	.LVL247:
 1727              	.LBB324:
 1728              	.LBI324:
 495:F4_CORE/core_cmInstr.h **** {
 1729              		.loc 2 495 57 is_stmt 1 view .LVU654
 1730              	.LBB325:
 1731              		.loc 2 498 3 view .LVU655
 1732              		.loc 2 498 10 is_stmt 0 view .LVU656
 1733 009e 1BBA     		rev	r3, r3
 1734              	.LVL248:
 1735              		.loc 2 498 10 view .LVU657
 1736              	.LBE325:
 1737              	.LBE324:
 525:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1738              		.loc 1 525 45 view .LVU658
 1739 00a0 0D93     		str	r3, [sp, #52]
 526:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 1740              		.loc 1 526 5 is_stmt 1 view .LVU659
 1741 00a2 C6E7     		b	.L46
 1742              	.LVL249:
 1743              	.L44:
 528:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1744              		.loc 1 528 5 view .LVU660
 528:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1745              		.loc 1 528 42 is_stmt 0 view .LVU661
 1746 00a4 4FF48073 		mov	r3, #256
 1747 00a8 1193     		str	r3, [sp, #68]
 529:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1748              		.loc 1 529 5 is_stmt 1 view .LVU662
 529:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1749              		.loc 1 529 47 is_stmt 0 view .LVU663
 1750 00aa 3B68     		ldr	r3, [r7]
 1751              	.LVL250:
ARM GAS  /tmp/ccFeRAzt.s 			page 56


 1752              	.LBB326:
 1753              	.LBI326:
 495:F4_CORE/core_cmInstr.h **** {
 1754              		.loc 2 495 57 is_stmt 1 view .LVU664
 1755              	.LBB327:
 1756              		.loc 2 498 3 view .LVU665
 1757              		.loc 2 498 10 is_stmt 0 view .LVU666
 1758 00ac 1BBA     		rev	r3, r3
 1759              	.LVL251:
 1760              		.loc 2 498 10 view .LVU667
 1761              	.LBE327:
 1762              	.LBE326:
 529:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1763              		.loc 1 529 45 view .LVU668
 1764 00ae 0893     		str	r3, [sp, #32]
 530:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1765              		.loc 1 530 5 is_stmt 1 view .LVU669
 1766              	.LVL252:
 531:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1767              		.loc 1 531 5 view .LVU670
 531:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1768              		.loc 1 531 47 is_stmt 0 view .LVU671
 1769 00b0 7B68     		ldr	r3, [r7, #4]
 1770              	.LVL253:
 1771              	.LBB328:
 1772              	.LBI328:
 495:F4_CORE/core_cmInstr.h **** {
 1773              		.loc 2 495 57 is_stmt 1 view .LVU672
 1774              	.LBB329:
 1775              		.loc 2 498 3 view .LVU673
 1776              		.loc 2 498 10 is_stmt 0 view .LVU674
 1777 00b2 1BBA     		rev	r3, r3
 1778              	.LVL254:
 1779              		.loc 2 498 10 view .LVU675
 1780              	.LBE329:
 1781              	.LBE328:
 531:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1782              		.loc 1 531 45 view .LVU676
 1783 00b4 0993     		str	r3, [sp, #36]
 532:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1784              		.loc 1 532 5 is_stmt 1 view .LVU677
 1785              	.LVL255:
 533:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1786              		.loc 1 533 5 view .LVU678
 533:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1787              		.loc 1 533 47 is_stmt 0 view .LVU679
 1788 00b6 BB68     		ldr	r3, [r7, #8]
 1789              	.LVL256:
 1790              	.LBB330:
 1791              	.LBI330:
 495:F4_CORE/core_cmInstr.h **** {
 1792              		.loc 2 495 57 is_stmt 1 view .LVU680
 1793              	.LBB331:
 1794              		.loc 2 498 3 view .LVU681
 1795              		.loc 2 498 10 is_stmt 0 view .LVU682
 1796 00b8 1BBA     		rev	r3, r3
 1797              	.LVL257:
ARM GAS  /tmp/ccFeRAzt.s 			page 57


 1798              		.loc 2 498 10 view .LVU683
 1799              	.LBE331:
 1800              	.LBE330:
 533:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1801              		.loc 1 533 45 view .LVU684
 1802 00ba 0A93     		str	r3, [sp, #40]
 534:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1803              		.loc 1 534 5 is_stmt 1 view .LVU685
 1804              	.LVL258:
 535:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1805              		.loc 1 535 5 view .LVU686
 535:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1806              		.loc 1 535 47 is_stmt 0 view .LVU687
 1807 00bc FB68     		ldr	r3, [r7, #12]
 1808              	.LVL259:
 1809              	.LBB332:
 1810              	.LBI332:
 495:F4_CORE/core_cmInstr.h **** {
 1811              		.loc 2 495 57 is_stmt 1 view .LVU688
 1812              	.LBB333:
 1813              		.loc 2 498 3 view .LVU689
 1814              		.loc 2 498 10 is_stmt 0 view .LVU690
 1815 00be 1BBA     		rev	r3, r3
 1816              	.LVL260:
 1817              		.loc 2 498 10 view .LVU691
 1818              	.LBE333:
 1819              	.LBE332:
 535:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1820              		.loc 1 535 45 view .LVU692
 1821 00c0 0B93     		str	r3, [sp, #44]
 536:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1822              		.loc 1 536 5 is_stmt 1 view .LVU693
 1823              	.LVL261:
 537:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1824              		.loc 1 537 5 view .LVU694
 537:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1825              		.loc 1 537 47 is_stmt 0 view .LVU695
 1826 00c2 3B69     		ldr	r3, [r7, #16]
 1827              	.LVL262:
 1828              	.LBB334:
 1829              	.LBI334:
 495:F4_CORE/core_cmInstr.h **** {
 1830              		.loc 2 495 57 is_stmt 1 view .LVU696
 1831              	.LBB335:
 1832              		.loc 2 498 3 view .LVU697
 1833              		.loc 2 498 10 is_stmt 0 view .LVU698
 1834 00c4 1BBA     		rev	r3, r3
 1835              	.LVL263:
 1836              		.loc 2 498 10 view .LVU699
 1837              	.LBE335:
 1838              	.LBE334:
 537:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1839              		.loc 1 537 45 view .LVU700
 1840 00c6 0C93     		str	r3, [sp, #48]
 538:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1841              		.loc 1 538 5 is_stmt 1 view .LVU701
 1842              	.LVL264:
ARM GAS  /tmp/ccFeRAzt.s 			page 58


 539:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1843              		.loc 1 539 5 view .LVU702
 539:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1844              		.loc 1 539 47 is_stmt 0 view .LVU703
 1845 00c8 7B69     		ldr	r3, [r7, #20]
 1846              	.LVL265:
 1847              	.LBB336:
 1848              	.LBI336:
 495:F4_CORE/core_cmInstr.h **** {
 1849              		.loc 2 495 57 is_stmt 1 view .LVU704
 1850              	.LBB337:
 1851              		.loc 2 498 3 view .LVU705
 1852              		.loc 2 498 10 is_stmt 0 view .LVU706
 1853 00ca 1BBA     		rev	r3, r3
 1854              	.LVL266:
 1855              		.loc 2 498 10 view .LVU707
 1856              	.LBE337:
 1857              	.LBE336:
 539:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 1858              		.loc 1 539 45 view .LVU708
 1859 00cc 0D93     		str	r3, [sp, #52]
 540:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 1860              		.loc 1 540 5 is_stmt 1 view .LVU709
 1861 00ce B0E7     		b	.L46
 1862              	.LVL267:
 1863              	.L45:
 542:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1864              		.loc 1 542 5 view .LVU710
 542:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1865              		.loc 1 542 42 is_stmt 0 view .LVU711
 1866 00d0 4FF40073 		mov	r3, #512
 1867 00d4 1193     		str	r3, [sp, #68]
 543:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1868              		.loc 1 543 5 is_stmt 1 view .LVU712
 543:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1869              		.loc 1 543 47 is_stmt 0 view .LVU713
 1870 00d6 3B68     		ldr	r3, [r7]
 1871              	.LVL268:
 1872              	.LBB338:
 1873              	.LBI338:
 495:F4_CORE/core_cmInstr.h **** {
 1874              		.loc 2 495 57 is_stmt 1 view .LVU714
 1875              	.LBB339:
 1876              		.loc 2 498 3 view .LVU715
 1877              		.loc 2 498 10 is_stmt 0 view .LVU716
 1878 00d8 1BBA     		rev	r3, r3
 1879              	.LVL269:
 1880              		.loc 2 498 10 view .LVU717
 1881              	.LBE339:
 1882              	.LBE338:
 543:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1883              		.loc 1 543 45 view .LVU718
 1884 00da 0693     		str	r3, [sp, #24]
 544:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1885              		.loc 1 544 5 is_stmt 1 view .LVU719
 1886              	.LVL270:
 545:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 59


 1887              		.loc 1 545 5 view .LVU720
 545:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1888              		.loc 1 545 47 is_stmt 0 view .LVU721
 1889 00dc 7B68     		ldr	r3, [r7, #4]
 1890              	.LVL271:
 1891              	.LBB340:
 1892              	.LBI340:
 495:F4_CORE/core_cmInstr.h **** {
 1893              		.loc 2 495 57 is_stmt 1 view .LVU722
 1894              	.LBB341:
 1895              		.loc 2 498 3 view .LVU723
 1896              		.loc 2 498 10 is_stmt 0 view .LVU724
 1897 00de 1BBA     		rev	r3, r3
 1898              	.LVL272:
 1899              		.loc 2 498 10 view .LVU725
 1900              	.LBE341:
 1901              	.LBE340:
 545:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1902              		.loc 1 545 45 view .LVU726
 1903 00e0 0793     		str	r3, [sp, #28]
 546:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1904              		.loc 1 546 5 is_stmt 1 view .LVU727
 1905              	.LVL273:
 547:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1906              		.loc 1 547 5 view .LVU728
 547:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1907              		.loc 1 547 47 is_stmt 0 view .LVU729
 1908 00e2 BB68     		ldr	r3, [r7, #8]
 1909              	.LVL274:
 1910              	.LBB342:
 1911              	.LBI342:
 495:F4_CORE/core_cmInstr.h **** {
 1912              		.loc 2 495 57 is_stmt 1 view .LVU730
 1913              	.LBB343:
 1914              		.loc 2 498 3 view .LVU731
 1915              		.loc 2 498 10 is_stmt 0 view .LVU732
 1916 00e4 1BBA     		rev	r3, r3
 1917              	.LVL275:
 1918              		.loc 2 498 10 view .LVU733
 1919              	.LBE343:
 1920              	.LBE342:
 547:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1921              		.loc 1 547 45 view .LVU734
 1922 00e6 0893     		str	r3, [sp, #32]
 548:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1923              		.loc 1 548 5 is_stmt 1 view .LVU735
 1924              	.LVL276:
 549:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1925              		.loc 1 549 5 view .LVU736
 549:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1926              		.loc 1 549 47 is_stmt 0 view .LVU737
 1927 00e8 FB68     		ldr	r3, [r7, #12]
 1928              	.LVL277:
 1929              	.LBB344:
 1930              	.LBI344:
 495:F4_CORE/core_cmInstr.h **** {
 1931              		.loc 2 495 57 is_stmt 1 view .LVU738
ARM GAS  /tmp/ccFeRAzt.s 			page 60


 1932              	.LBB345:
 1933              		.loc 2 498 3 view .LVU739
 1934              		.loc 2 498 10 is_stmt 0 view .LVU740
 1935 00ea 1BBA     		rev	r3, r3
 1936              	.LVL278:
 1937              		.loc 2 498 10 view .LVU741
 1938              	.LBE345:
 1939              	.LBE344:
 549:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1940              		.loc 1 549 45 view .LVU742
 1941 00ec 0993     		str	r3, [sp, #36]
 550:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1942              		.loc 1 550 5 is_stmt 1 view .LVU743
 1943              	.LVL279:
 551:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1944              		.loc 1 551 5 view .LVU744
 551:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1945              		.loc 1 551 47 is_stmt 0 view .LVU745
 1946 00ee 3B69     		ldr	r3, [r7, #16]
 1947              	.LVL280:
 1948              	.LBB346:
 1949              	.LBI346:
 495:F4_CORE/core_cmInstr.h **** {
 1950              		.loc 2 495 57 is_stmt 1 view .LVU746
 1951              	.LBB347:
 1952              		.loc 2 498 3 view .LVU747
 1953              		.loc 2 498 10 is_stmt 0 view .LVU748
 1954 00f0 1BBA     		rev	r3, r3
 1955              	.LVL281:
 1956              		.loc 2 498 10 view .LVU749
 1957              	.LBE347:
 1958              	.LBE346:
 551:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1959              		.loc 1 551 45 view .LVU750
 1960 00f2 0A93     		str	r3, [sp, #40]
 552:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1961              		.loc 1 552 5 is_stmt 1 view .LVU751
 1962              	.LVL282:
 553:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1963              		.loc 1 553 5 view .LVU752
 553:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1964              		.loc 1 553 47 is_stmt 0 view .LVU753
 1965 00f4 7B69     		ldr	r3, [r7, #20]
 1966              	.LVL283:
 1967              	.LBB348:
 1968              	.LBI348:
 495:F4_CORE/core_cmInstr.h **** {
 1969              		.loc 2 495 57 is_stmt 1 view .LVU754
 1970              	.LBB349:
 1971              		.loc 2 498 3 view .LVU755
 1972              		.loc 2 498 10 is_stmt 0 view .LVU756
 1973 00f6 1BBA     		rev	r3, r3
 1974              	.LVL284:
 1975              		.loc 2 498 10 view .LVU757
 1976              	.LBE349:
 1977              	.LBE348:
 553:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 61


 1978              		.loc 1 553 45 view .LVU758
 1979 00f8 0B93     		str	r3, [sp, #44]
 554:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1980              		.loc 1 554 5 is_stmt 1 view .LVU759
 1981              	.LVL285:
 555:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1982              		.loc 1 555 5 view .LVU760
 555:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1983              		.loc 1 555 47 is_stmt 0 view .LVU761
 1984 00fa BB69     		ldr	r3, [r7, #24]
 1985              	.LVL286:
 1986              	.LBB350:
 1987              	.LBI350:
 495:F4_CORE/core_cmInstr.h **** {
 1988              		.loc 2 495 57 is_stmt 1 view .LVU762
 1989              	.LBB351:
 1990              		.loc 2 498 3 view .LVU763
 1991              		.loc 2 498 10 is_stmt 0 view .LVU764
 1992 00fc 1BBA     		rev	r3, r3
 1993              	.LVL287:
 1994              		.loc 2 498 10 view .LVU765
 1995              	.LBE351:
 1996              	.LBE350:
 555:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1997              		.loc 1 555 45 view .LVU766
 1998 00fe 0C93     		str	r3, [sp, #48]
 556:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1999              		.loc 1 556 5 is_stmt 1 view .LVU767
 2000              	.LVL288:
 557:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2001              		.loc 1 557 5 view .LVU768
 557:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2002              		.loc 1 557 47 is_stmt 0 view .LVU769
 2003 0100 FB69     		ldr	r3, [r7, #28]
 2004              	.LVL289:
 2005              	.LBB352:
 2006              	.LBI352:
 495:F4_CORE/core_cmInstr.h **** {
 2007              		.loc 2 495 57 is_stmt 1 view .LVU770
 2008              	.LBB353:
 2009              		.loc 2 498 3 view .LVU771
 2010              		.loc 2 498 10 is_stmt 0 view .LVU772
 2011 0102 1BBA     		rev	r3, r3
 2012              	.LVL290:
 2013              		.loc 2 498 10 view .LVU773
 2014              	.LBE353:
 2015              	.LBE352:
 557:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2016              		.loc 1 557 45 view .LVU774
 2017 0104 0D93     		str	r3, [sp, #52]
 558:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 2018              		.loc 1 558 5 is_stmt 1 view .LVU775
 2019 0106 94E7     		b	.L46
 2020              	.LVL291:
 2021              	.L47:
 584:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 2022              		.loc 1 584 5 view .LVU776
ARM GAS  /tmp/ccFeRAzt.s 			page 62


 584:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 2023              		.loc 1 584 41 is_stmt 0 view .LVU777
 2024 0108 0023     		movs	r3, #0
 2025 010a 0E93     		str	r3, [sp, #56]
 2026 010c A5E7     		b	.L48
 2027              	.LVL292:
 2028              	.L51:
 607:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 608:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 609:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 610:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 611:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 612:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 613:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 614:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 615:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 616:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 617:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 618:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 619:FWLIB/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 620:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 621:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 622:FWLIB/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 623:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 624:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 625:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 626:FWLIB/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 2029              		.loc 1 626 5 is_stmt 1 view .LVU778
 2030              		.loc 1 626 8 is_stmt 0 view .LVU779
 2031 010e 0AB3     		cbz	r2, .L60
 627:FWLIB/src/stm32f4xx_cryp_aes.c ****    {
 628:FWLIB/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 2032              		.loc 1 628 15 view .LVU780
 2033 0110 0027     		movs	r7, #0
 2034              	.LVL293:
 2035              	.L53:
 606:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 2036              		.loc 1 606 49 discriminator 2 view .LVU781
 2037 0112 1035     		adds	r5, r5, #16
 2038              	.LVL294:
 2039              	.L50:
 606:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 2040              		.loc 1 606 3 discriminator 1 view .LVU782
 2041 0114 4545     		cmp	r5, r8
 2042 0116 2BD2     		bcs	.L54
 606:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 2043              		.loc 1 606 25 discriminator 3 view .LVU783
 2044 0118 57B3     		cbz	r7, .L54
 610:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2045              		.loc 1 610 5 is_stmt 1 view .LVU784
 2046 011a 2068     		ldr	r0, [r4]
 2047 011c FFF7FEFF 		bl	CRYP_DataIn
 2048              	.LVL295:
 611:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2049              		.loc 1 611 5 view .LVU785
 612:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2050              		.loc 1 612 5 view .LVU786
ARM GAS  /tmp/ccFeRAzt.s 			page 63


 2051 0120 6068     		ldr	r0, [r4, #4]
 2052 0122 FFF7FEFF 		bl	CRYP_DataIn
 2053              	.LVL296:
 613:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2054              		.loc 1 613 5 view .LVU787
 614:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2055              		.loc 1 614 5 view .LVU788
 2056 0126 A068     		ldr	r0, [r4, #8]
 2057 0128 FFF7FEFF 		bl	CRYP_DataIn
 2058              	.LVL297:
 615:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2059              		.loc 1 615 5 view .LVU789
 616:FWLIB/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2060              		.loc 1 616 5 view .LVU790
 2061 012c E068     		ldr	r0, [r4, #12]
 2062 012e FFF7FEFF 		bl	CRYP_DataIn
 2063              	.LVL298:
 617:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2064              		.loc 1 617 5 view .LVU791
 617:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2065              		.loc 1 617 14 is_stmt 0 view .LVU792
 2066 0132 1034     		adds	r4, r4, #16
 2067              	.LVL299:
 619:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 2068              		.loc 1 619 5 is_stmt 1 view .LVU793
 619:FWLIB/src/stm32f4xx_cryp_aes.c ****     do
 2069              		.loc 1 619 13 is_stmt 0 view .LVU794
 2070 0134 0023     		movs	r3, #0
 2071 0136 0193     		str	r3, [sp, #4]
 2072              	.L52:
 620:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2073              		.loc 1 620 5 is_stmt 1 discriminator 2 view .LVU795
 622:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 2074              		.loc 1 622 7 discriminator 2 view .LVU796
 622:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 2075              		.loc 1 622 20 is_stmt 0 discriminator 2 view .LVU797
 2076 0138 1020     		movs	r0, #16
 2077 013a FFF7FEFF 		bl	CRYP_GetFlagStatus
 2078              	.LVL300:
 622:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter++;
 2079              		.loc 1 622 18 discriminator 2 view .LVU798
 2080 013e 0246     		mov	r2, r0
 2081              	.LVL301:
 623:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2082              		.loc 1 623 7 is_stmt 1 discriminator 2 view .LVU799
 623:FWLIB/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2083              		.loc 1 623 14 is_stmt 0 discriminator 2 view .LVU800
 2084 0140 019B     		ldr	r3, [sp, #4]
 2085 0142 0133     		adds	r3, r3, #1
 2086 0144 0193     		str	r3, [sp, #4]
 624:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2087              		.loc 1 624 22 discriminator 2 view .LVU801
 2088 0146 019B     		ldr	r3, [sp, #4]
 624:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2089              		.loc 1 624 5 discriminator 2 view .LVU802
 2090 0148 B3F5803F 		cmp	r3, #65536
 2091 014c DFD0     		beq	.L51
ARM GAS  /tmp/ccFeRAzt.s 			page 64


 624:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2092              		.loc 1 624 42 discriminator 1 view .LVU803
 2093 014e 0028     		cmp	r0, #0
 2094 0150 F2D1     		bne	.L52
 2095 0152 DCE7     		b	.L51
 2096              	.L60:
 629:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 630:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
 631:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 632:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 633:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 634:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2097              		.loc 1 634 7 is_stmt 1 view .LVU804
 2098              		.loc 1 634 34 is_stmt 0 view .LVU805
 2099 0154 FFF7FEFF 		bl	CRYP_DataOut
 2100              	.LVL302:
 2101              		.loc 1 634 32 view .LVU806
 2102 0158 3060     		str	r0, [r6]
 635:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2103              		.loc 1 635 7 is_stmt 1 view .LVU807
 2104              	.LVL303:
 636:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2105              		.loc 1 636 7 view .LVU808
 2106              		.loc 1 636 34 is_stmt 0 view .LVU809
 2107 015a FFF7FEFF 		bl	CRYP_DataOut
 2108              	.LVL304:
 2109              		.loc 1 636 32 view .LVU810
 2110 015e 7060     		str	r0, [r6, #4]
 637:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2111              		.loc 1 637 7 is_stmt 1 view .LVU811
 2112              	.LVL305:
 638:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2113              		.loc 1 638 7 view .LVU812
 2114              		.loc 1 638 34 is_stmt 0 view .LVU813
 2115 0160 FFF7FEFF 		bl	CRYP_DataOut
 2116              	.LVL306:
 2117              		.loc 1 638 32 view .LVU814
 2118 0164 B060     		str	r0, [r6, #8]
 639:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2119              		.loc 1 639 7 is_stmt 1 view .LVU815
 2120              	.LVL307:
 640:FWLIB/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2121              		.loc 1 640 7 view .LVU816
 2122              		.loc 1 640 34 is_stmt 0 view .LVU817
 2123 0166 FFF7FEFF 		bl	CRYP_DataOut
 2124              	.LVL308:
 2125              		.loc 1 640 32 view .LVU818
 2126 016a F060     		str	r0, [r6, #12]
 641:FWLIB/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2127              		.loc 1 641 7 is_stmt 1 view .LVU819
 2128              		.loc 1 641 17 is_stmt 0 view .LVU820
 2129 016c 1036     		adds	r6, r6, #16
 2130              	.LVL309:
 2131              		.loc 1 641 17 view .LVU821
 2132 016e D0E7     		b	.L53
 2133              	.L54:
 642:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
ARM GAS  /tmp/ccFeRAzt.s 			page 65


 643:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 644:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 645:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 2134              		.loc 1 645 3 is_stmt 1 view .LVU822
 2135 0170 0020     		movs	r0, #0
 2136 0172 FFF7FEFF 		bl	CRYP_Cmd
 2137              	.LVL310:
 646:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 647:FWLIB/src/stm32f4xx_cryp_aes.c ****   return status;
 2138              		.loc 1 647 3 view .LVU823
 2139              	.L49:
 648:FWLIB/src/stm32f4xx_cryp_aes.c **** }
 2140              		.loc 1 648 1 is_stmt 0 view .LVU824
 2141 0176 3846     		mov	r0, r7
 2142 0178 12B0     		add	sp, sp, #72
 2143              	.LCFI10:
 2144              		.cfi_remember_state
 2145              		.cfi_def_cfa_offset 32
 2146              		@ sp needed
 2147 017a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 2148              	.LVL311:
 2149              	.L56:
 2150              	.LCFI11:
 2151              		.cfi_restore_state
 603:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 2152              		.loc 1 603 11 view .LVU825
 2153 017e 0027     		movs	r7, #0
 2154              	.LVL312:
 603:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 2155              		.loc 1 603 11 view .LVU826
 2156 0180 F9E7     		b	.L49
 2157              		.cfi_endproc
 2158              	.LFE125:
 2160              		.section	.text.CRYP_AES_GCM,"ax",%progbits
 2161              		.align	1
 2162              		.global	CRYP_AES_GCM
 2163              		.syntax unified
 2164              		.thumb
 2165              		.thumb_func
 2166              		.fpu fpv4-sp-d16
 2168              	CRYP_AES_GCM:
 2169              	.LVL313:
 2170              	.LFB126:
 649:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 650:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
 651:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in GCM Mode. The GCM and CCM modes
 652:FWLIB/src/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
 653:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 654:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 655:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 656:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 657:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 658:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 659:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 660:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 661:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
 662:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
ARM GAS  /tmp/ccFeRAzt.s 			page 66


 663:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes, must be a multiple of 16.  
 664:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 665:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
 666:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 667:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 668:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 669:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
 670:FWLIB/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_GCM(uint8_t Mode, uint8_t InitVectors[16],
 671:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
 672:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
 673:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength,
 674:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output, uint8_t *AuthTAG)
 675:FWLIB/src/stm32f4xx_cryp_aes.c **** {
 2171              		.loc 1 675 1 is_stmt 1 view -0
 2172              		.cfi_startproc
 2173              		@ args = 24, pretend = 0, frame = 88
 2174              		@ frame_needed = 0, uses_anonymous_args = 0
 2175              		.loc 1 675 1 is_stmt 0 view .LVU828
 2176 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2177              	.LCFI12:
 2178              		.cfi_def_cfa_offset 36
 2179              		.cfi_offset 4, -36
 2180              		.cfi_offset 5, -32
 2181              		.cfi_offset 6, -28
 2182              		.cfi_offset 7, -24
 2183              		.cfi_offset 8, -20
 2184              		.cfi_offset 9, -16
 2185              		.cfi_offset 10, -12
 2186              		.cfi_offset 11, -8
 2187              		.cfi_offset 14, -4
 2188 0004 97B0     		sub	sp, sp, #92
 2189              	.LCFI13:
 2190              		.cfi_def_cfa_offset 128
 2191 0006 0190     		str	r0, [sp, #4]
 2192 0008 8846     		mov	r8, r1
 2193 000a 1746     		mov	r7, r2
 2194 000c 9B46     		mov	fp, r3
 2195 000e 219E     		ldr	r6, [sp, #132]
 2196 0010 DDF88C90 		ldr	r9, [sp, #140]
 676:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 2197              		.loc 1 676 3 is_stmt 1 view .LVU829
 677:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 2198              		.loc 1 677 3 view .LVU830
 678:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 2199              		.loc 1 678 3 view .LVU831
 679:FWLIB/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 2200              		.loc 1 679 3 view .LVU832
 2201              		.loc 1 679 17 is_stmt 0 view .LVU833
 2202 0014 0023     		movs	r3, #0
 2203              	.LVL314:
 2204              		.loc 1 679 17 view .LVU834
 2205 0016 0593     		str	r3, [sp, #20]
 680:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 2206              		.loc 1 680 3 is_stmt 1 view .LVU835
 2207              	.LVL315:
 681:FWLIB/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 2208              		.loc 1 681 3 view .LVU836
ARM GAS  /tmp/ccFeRAzt.s 			page 67


 682:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2209              		.loc 1 682 3 view .LVU837
 683:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 2210              		.loc 1 683 3 view .LVU838
 2211              		.loc 1 683 12 is_stmt 0 view .LVU839
 2212 0018 209C     		ldr	r4, [sp, #128]
 2213              	.LVL316:
 684:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 2214              		.loc 1 684 3 is_stmt 1 view .LVU840
 2215              		.loc 1 684 12 is_stmt 0 view .LVU841
 2216 001a DDF890A0 		ldr	r10, [sp, #144]
 2217              	.LVL317:
 685:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 2218              		.loc 1 685 3 is_stmt 1 view .LVU842
 686:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 2219              		.loc 1 686 3 view .LVU843
 2220              		.loc 1 686 12 is_stmt 0 view .LVU844
 2221 001e 229D     		ldr	r5, [sp, #136]
 2222              	.LVL318:
 687:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 2223              		.loc 1 687 3 is_stmt 1 view .LVU845
 688:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint64_t headerlength = HLength * 8;/* header length in bits */
 2224              		.loc 1 688 3 view .LVU846
 2225              		.loc 1 688 35 is_stmt 0 view .LVU847
 2226 0020 4FEAC903 		lsl	r3, r9, #3
 2227 0024 0293     		str	r3, [sp, #8]
 2228              	.LVL319:
 689:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint64_t inputlength = ILength * 8;/* input length in bits */
 2229              		.loc 1 689 3 is_stmt 1 view .LVU848
 2230              		.loc 1 689 34 is_stmt 0 view .LVU849
 2231 0026 F300     		lsls	r3, r6, #3
 2232              	.LVL320:
 2233              		.loc 1 689 34 view .LVU850
 2234 0028 0393     		str	r3, [sp, #12]
 2235              	.LVL321:
 690:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 2236              		.loc 1 690 3 is_stmt 1 view .LVU851
 691:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 692:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 693:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 2237              		.loc 1 693 3 view .LVU852
 2238 002a 0AA8     		add	r0, sp, #40
 2239              	.LVL322:
 2240              		.loc 1 693 3 is_stmt 0 view .LVU853
 2241 002c FFF7FEFF 		bl	CRYP_KeyStructInit
 2242              	.LVL323:
 694:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 695:FWLIB/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 2243              		.loc 1 695 3 is_stmt 1 view .LVU854
 2244 0030 BBF1C00F 		cmp	fp, #192
 2245 0034 59D0     		beq	.L62
 2246 0036 BBF5807F 		cmp	fp, #256
 2247 003a 6CD0     		beq	.L63
 2248 003c BBF1800F 		cmp	fp, #128
 2249 0040 44D0     		beq	.L111
 2250              	.LVL324:
 2251              	.L64:
ARM GAS  /tmp/ccFeRAzt.s 			page 68


 696:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 697:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 128:
 698:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 699:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 700:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 701:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 702:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 703:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 704:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 705:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 706:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 707:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 708:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 709:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 710:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 711:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 712:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 713:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 714:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 715:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 716:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 717:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 718:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 719:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 720:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 721:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 722:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 723:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 724:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 725:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 726:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 727:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 728:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 729:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 730:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 731:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 732:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 733:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 734:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 735:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 736:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 737:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 738:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 739:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 740:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 741:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 742:FWLIB/src/stm32f4xx_cryp_aes.c ****   
 743:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 744:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 2252              		.loc 1 744 3 view .LVU855
 2253              		.loc 1 744 43 is_stmt 0 view .LVU856
 2254 0042 D8F80030 		ldr	r3, [r8]
 2255              	.LVL325:
 2256              	.LBB354:
 2257              	.LBI354:
 495:F4_CORE/core_cmInstr.h **** {
 2258              		.loc 2 495 57 is_stmt 1 view .LVU857
ARM GAS  /tmp/ccFeRAzt.s 			page 69


 2259              	.LBB355:
 2260              		.loc 2 498 3 view .LVU858
 2261              		.loc 2 498 10 is_stmt 0 view .LVU859
 2262 0046 1BBA     		rev	r3, r3
 2263              	.LVL326:
 2264              		.loc 2 498 10 view .LVU860
 2265              	.LBE355:
 2266              	.LBE354:
 2267              		.loc 1 744 41 view .LVU861
 2268 0048 0693     		str	r3, [sp, #24]
 745:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2269              		.loc 1 745 3 is_stmt 1 view .LVU862
 2270              	.LVL327:
 746:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 2271              		.loc 1 746 3 view .LVU863
 2272              		.loc 1 746 43 is_stmt 0 view .LVU864
 2273 004a D8F80430 		ldr	r3, [r8, #4]
 2274              	.LVL328:
 2275              	.LBB356:
 2276              	.LBI356:
 495:F4_CORE/core_cmInstr.h **** {
 2277              		.loc 2 495 57 is_stmt 1 view .LVU865
 2278              	.LBB357:
 2279              		.loc 2 498 3 view .LVU866
 2280              		.loc 2 498 10 is_stmt 0 view .LVU867
 2281 004e 1BBA     		rev	r3, r3
 2282              	.LVL329:
 2283              		.loc 2 498 10 view .LVU868
 2284              	.LBE357:
 2285              	.LBE356:
 2286              		.loc 1 746 41 view .LVU869
 2287 0050 0793     		str	r3, [sp, #28]
 747:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2288              		.loc 1 747 3 is_stmt 1 view .LVU870
 2289              	.LVL330:
 748:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 2290              		.loc 1 748 3 view .LVU871
 2291              		.loc 1 748 43 is_stmt 0 view .LVU872
 2292 0052 D8F80830 		ldr	r3, [r8, #8]
 2293              	.LVL331:
 2294              	.LBB358:
 2295              	.LBI358:
 495:F4_CORE/core_cmInstr.h **** {
 2296              		.loc 2 495 57 is_stmt 1 view .LVU873
 2297              	.LBB359:
 2298              		.loc 2 498 3 view .LVU874
 2299              		.loc 2 498 10 is_stmt 0 view .LVU875
 2300 0056 1BBA     		rev	r3, r3
 2301              	.LVL332:
 2302              		.loc 2 498 10 view .LVU876
 2303              	.LBE359:
 2304              	.LBE358:
 2305              		.loc 1 748 41 view .LVU877
 2306 0058 0893     		str	r3, [sp, #32]
 749:FWLIB/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2307              		.loc 1 749 3 is_stmt 1 view .LVU878
 2308              	.LVL333:
ARM GAS  /tmp/ccFeRAzt.s 			page 70


 750:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 2309              		.loc 1 750 3 view .LVU879
 2310              		.loc 1 750 43 is_stmt 0 view .LVU880
 2311 005a D8F80C30 		ldr	r3, [r8, #12]
 2312              	.LVL334:
 2313              	.LBB360:
 2314              	.LBI360:
 495:F4_CORE/core_cmInstr.h **** {
 2315              		.loc 2 495 57 is_stmt 1 view .LVU881
 2316              	.LBB361:
 2317              		.loc 2 498 3 view .LVU882
 2318              		.loc 2 498 10 is_stmt 0 view .LVU883
 2319 005e 1BBA     		rev	r3, r3
 2320              	.LVL335:
 2321              		.loc 2 498 10 view .LVU884
 2322              	.LBE361:
 2323              	.LBE360:
 2324              		.loc 1 750 41 view .LVU885
 2325 0060 0993     		str	r3, [sp, #36]
 751:FWLIB/src/stm32f4xx_cryp_aes.c ****   
 752:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 753:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 2326              		.loc 1 753 3 is_stmt 1 view .LVU886
 2327              		.loc 1 753 5 is_stmt 0 view .LVU887
 2328 0062 019B     		ldr	r3, [sp, #4]
 2329 0064 012B     		cmp	r3, #1
 2330 0066 72D0     		beq	.L112
 754:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 755:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 756:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 757:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 758:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 759:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 760:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 761:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 762:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 763:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 764:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 765:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 766:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 767:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 768:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 769:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 770:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 771:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 772:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 773:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 774:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 775:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 776:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 777:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 778:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 779:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 780:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 781:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 782:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 783:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
ARM GAS  /tmp/ccFeRAzt.s 			page 71


 784:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 785:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 786:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 787:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 788:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 789:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 790:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 791:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 792:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 793:FWLIB/src/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 794:FWLIB/src/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
 795:FWLIB/src/stm32f4xx_cryp_aes.c ****          return(ERROR);
 796:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 797:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 798:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 799:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 800:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 801:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 802:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 803:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 804:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 805:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 806:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 807:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 808:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 809:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 810:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 811:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 812:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 813:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 814:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 815:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 816:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 817:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter = 0;
 818:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 819:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 820:FWLIB/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 821:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 822:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 823:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 824:FWLIB/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 825:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 826:FWLIB/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
 827:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 828:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 829:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 830:FWLIB/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
 831:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 832:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 833:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
 834:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 835:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 836:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 837:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 838:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 839:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 840:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /tmp/ccFeRAzt.s 			page 72


 841:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 842:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 843:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
 844:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 845:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 847:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 848:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 849:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 850:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 851:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 852:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 853:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 854:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 855:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 856:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 857:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 858:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 859:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 860:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 861:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 862:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
 863:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter = 0;
 864:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 865:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 866:FWLIB/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 867:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 868:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 869:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 870:FWLIB/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 871:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 872:FWLIB/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
 873:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 874:FWLIB/src/stm32f4xx_cryp_aes.c ****         else
 875:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 876:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
 877:FWLIB/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 878:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 879:FWLIB/src/stm32f4xx_cryp_aes.c ****           }
 880:FWLIB/src/stm32f4xx_cryp_aes.c ****           
 881:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
 882:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 883:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 884:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 885:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 886:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 887:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 888:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 889:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 890:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 891:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 892:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 893:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 894:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
 895:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
 896:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 897:FWLIB/src/stm32f4xx_cryp_aes.c ****     
ARM GAS  /tmp/ccFeRAzt.s 			page 73


 898:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 899:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 900:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 901:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 902:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 903:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 904:FWLIB/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
 905:FWLIB/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
 906:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 907:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 908:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
 909:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 910:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 911:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 912:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 913:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 914:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 915:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 916:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 917:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 918:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 919:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 920:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 921:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 922:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 923:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 924:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 925:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 926:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 927:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 928:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 929:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 930:FWLIB/src/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
 931:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 932:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 933:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 2331              		.loc 1 933 5 is_stmt 1 view .LVU888
 2332 0068 FFF7FEFF 		bl	CRYP_FIFOFlush
 2333              	.LVL336:
 934:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 935:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 936:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 2334              		.loc 1 936 5 view .LVU889
 2335 006c 0AA8     		add	r0, sp, #40
 2336 006e FFF7FEFF 		bl	CRYP_KeyInit
 2337              	.LVL337:
 937:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 938:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 939:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 2338              		.loc 1 939 5 view .LVU890
 2339 0072 06A8     		add	r0, sp, #24
 2340 0074 FFF7FEFF 		bl	CRYP_IVInit
 2341              	.LVL338:
 940:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 941:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 942:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 2342              		.loc 1 942 5 view .LVU891
ARM GAS  /tmp/ccFeRAzt.s 			page 74


 2343              		.loc 1 942 41 is_stmt 0 view .LVU892
 2344 0078 0423     		movs	r3, #4
 2345 007a 1293     		str	r3, [sp, #72]
 943:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2346              		.loc 1 943 5 is_stmt 1 view .LVU893
 2347              		.loc 1 943 42 is_stmt 0 view .LVU894
 2348 007c 4FF40023 		mov	r3, #524288
 2349 0080 1393     		str	r3, [sp, #76]
 944:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2350              		.loc 1 944 5 is_stmt 1 view .LVU895
 2351              		.loc 1 944 42 is_stmt 0 view .LVU896
 2352 0082 8023     		movs	r3, #128
 2353 0084 1493     		str	r3, [sp, #80]
 945:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2354              		.loc 1 945 5 is_stmt 1 view .LVU897
 2355 0086 12A8     		add	r0, sp, #72
 2356 0088 FFF7FEFF 		bl	CRYP_Init
 2357              	.LVL339:
 946:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 947:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 948:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 949:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 2358              		.loc 1 949 5 view .LVU898
 2359 008c 0020     		movs	r0, #0
 2360 008e FFF7FEFF 		bl	CRYP_PhaseConfig
 2361              	.LVL340:
 950:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 951:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 952:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 2362              		.loc 1 952 5 view .LVU899
 2363 0092 0120     		movs	r0, #1
 2364 0094 FFF7FEFF 		bl	CRYP_Cmd
 2365              	.LVL341:
 953:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 954:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 955:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 2366              		.loc 1 955 5 view .LVU900
 2367              	.L82:
 956:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 957:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 2368              		.loc 1 957 5 discriminator 1 view .LVU901
 955:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2369              		.loc 1 955 11 is_stmt 0 discriminator 1 view .LVU902
 2370 0098 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2371              	.LVL342:
 955:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2372              		.loc 1 955 10 discriminator 1 view .LVU903
 2373 009c 0128     		cmp	r0, #1
 2374 009e FBD0     		beq	.L82
 958:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 959:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 960:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 2375              		.loc 1 960 5 is_stmt 1 view .LVU904
 2376              		.loc 1 960 7 is_stmt 0 view .LVU905
 2377 00a0 B9F1000F 		cmp	r9, #0
 2378 00a4 40F02C81 		bne	.L113
 681:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
ARM GAS  /tmp/ccFeRAzt.s 			page 75


 2379              		.loc 1 681 15 view .LVU906
 2380 00a8 0125     		movs	r5, #1
 2381              	.LVL343:
 2382              	.L83:
 961:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 962:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 963:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 964:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 965:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 966:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 967:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 968:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 969:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 970:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 971:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 972:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
 973:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 974:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 975:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 976:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 977:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 978:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 979:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 980:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 981:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 982:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 983:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 984:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 985:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 986:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 987:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 988:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 989:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 990:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 991:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 992:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 993:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 994:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter = 0;
 995:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 996:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 997:FWLIB/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 998:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 999:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1000:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1001:FWLIB/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1002:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1003:FWLIB/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
1004:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1005:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1006:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1007:FWLIB/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1008:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 2383              		.loc 1 1008 5 is_stmt 1 view .LVU907
 2384              		.loc 1 1008 7 is_stmt 0 view .LVU908
 2385 00aa 002E     		cmp	r6, #0
 2386 00ac 00F0A181 		beq	.L88
1009:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
ARM GAS  /tmp/ccFeRAzt.s 			page 76


1010:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1011:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 2387              		.loc 1 1011 7 is_stmt 1 view .LVU909
 2388 00b0 4FF40030 		mov	r0, #131072
 2389 00b4 FFF7FEFF 		bl	CRYP_PhaseConfig
 2390              	.LVL344:
1012:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1013:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1014:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 2391              		.loc 1 1014 7 view .LVU910
 2392 00b8 0120     		movs	r0, #1
 2393 00ba FFF7FEFF 		bl	CRYP_Cmd
 2394              	.LVL345:
1015:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1016:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 2395              		.loc 1 1016 7 view .LVU911
 2396              		.loc 1 1016 10 is_stmt 0 view .LVU912
 2397 00be FFF7FEFF 		bl	CRYP_GetCmdStatus
 2398              	.LVL346:
 2399              		.loc 1 1016 9 view .LVU913
 2400 00c2 0028     		cmp	r0, #0
 2401 00c4 00F0D181 		beq	.L105
1017:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1018:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1019:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1020:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1021:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1022:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1023:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 2402              		.loc 1 1023 23 view .LVU914
 2403 00c8 0027     		movs	r7, #0
 2404              	.LVL347:
 2405              		.loc 1 1023 23 view .LVU915
 2406 00ca 54E1     		b	.L89
 2407              	.LVL348:
 2408              	.L111:
 698:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2409              		.loc 1 698 5 is_stmt 1 view .LVU916
 698:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2410              		.loc 1 698 41 is_stmt 0 view .LVU917
 2411 00cc 0023     		movs	r3, #0
 2412 00ce 1593     		str	r3, [sp, #84]
 699:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2413              		.loc 1 699 5 is_stmt 1 view .LVU918
 699:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2414              		.loc 1 699 47 is_stmt 0 view .LVU919
 2415 00d0 3B68     		ldr	r3, [r7]
 2416              	.LVL349:
 2417              	.LBB362:
 2418              	.LBI362:
 495:F4_CORE/core_cmInstr.h **** {
 2419              		.loc 2 495 57 is_stmt 1 view .LVU920
 2420              	.LBB363:
 2421              		.loc 2 498 3 view .LVU921
 2422              		.loc 2 498 10 is_stmt 0 view .LVU922
 2423 00d2 1BBA     		rev	r3, r3
 2424              	.LVL350:
ARM GAS  /tmp/ccFeRAzt.s 			page 77


 2425              		.loc 2 498 10 view .LVU923
 2426              	.LBE363:
 2427              	.LBE362:
 699:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2428              		.loc 1 699 45 view .LVU924
 2429 00d4 0E93     		str	r3, [sp, #56]
 700:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2430              		.loc 1 700 5 is_stmt 1 view .LVU925
 2431              	.LVL351:
 701:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2432              		.loc 1 701 5 view .LVU926
 701:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2433              		.loc 1 701 47 is_stmt 0 view .LVU927
 2434 00d6 7B68     		ldr	r3, [r7, #4]
 2435              	.LVL352:
 2436              	.LBB364:
 2437              	.LBI364:
 495:F4_CORE/core_cmInstr.h **** {
 2438              		.loc 2 495 57 is_stmt 1 view .LVU928
 2439              	.LBB365:
 2440              		.loc 2 498 3 view .LVU929
 2441              		.loc 2 498 10 is_stmt 0 view .LVU930
 2442 00d8 1BBA     		rev	r3, r3
 2443              	.LVL353:
 2444              		.loc 2 498 10 view .LVU931
 2445              	.LBE365:
 2446              	.LBE364:
 701:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2447              		.loc 1 701 45 view .LVU932
 2448 00da 0F93     		str	r3, [sp, #60]
 702:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2449              		.loc 1 702 5 is_stmt 1 view .LVU933
 2450              	.LVL354:
 703:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2451              		.loc 1 703 5 view .LVU934
 703:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2452              		.loc 1 703 47 is_stmt 0 view .LVU935
 2453 00dc BB68     		ldr	r3, [r7, #8]
 2454              	.LVL355:
 2455              	.LBB366:
 2456              	.LBI366:
 495:F4_CORE/core_cmInstr.h **** {
 2457              		.loc 2 495 57 is_stmt 1 view .LVU936
 2458              	.LBB367:
 2459              		.loc 2 498 3 view .LVU937
 2460              		.loc 2 498 10 is_stmt 0 view .LVU938
 2461 00de 1BBA     		rev	r3, r3
 2462              	.LVL356:
 2463              		.loc 2 498 10 view .LVU939
 2464              	.LBE367:
 2465              	.LBE366:
 703:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2466              		.loc 1 703 45 view .LVU940
 2467 00e0 1093     		str	r3, [sp, #64]
 704:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2468              		.loc 1 704 5 is_stmt 1 view .LVU941
 2469              	.LVL357:
ARM GAS  /tmp/ccFeRAzt.s 			page 78


 705:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2470              		.loc 1 705 5 view .LVU942
 705:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2471              		.loc 1 705 47 is_stmt 0 view .LVU943
 2472 00e2 FB68     		ldr	r3, [r7, #12]
 2473              	.LVL358:
 2474              	.LBB368:
 2475              	.LBI368:
 495:F4_CORE/core_cmInstr.h **** {
 2476              		.loc 2 495 57 is_stmt 1 view .LVU944
 2477              	.LBB369:
 2478              		.loc 2 498 3 view .LVU945
 2479              		.loc 2 498 10 is_stmt 0 view .LVU946
 2480 00e4 1BBA     		rev	r3, r3
 2481              	.LVL359:
 2482              		.loc 2 498 10 view .LVU947
 2483              	.LBE369:
 2484              	.LBE368:
 705:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2485              		.loc 1 705 45 view .LVU948
 2486 00e6 1193     		str	r3, [sp, #68]
 706:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 2487              		.loc 1 706 5 is_stmt 1 view .LVU949
 2488 00e8 ABE7     		b	.L64
 2489              	.LVL360:
 2490              	.L62:
 708:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2491              		.loc 1 708 5 view .LVU950
 708:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2492              		.loc 1 708 42 is_stmt 0 view .LVU951
 2493 00ea 4FF48073 		mov	r3, #256
 2494 00ee 1593     		str	r3, [sp, #84]
 709:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2495              		.loc 1 709 5 is_stmt 1 view .LVU952
 709:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2496              		.loc 1 709 47 is_stmt 0 view .LVU953
 2497 00f0 3B68     		ldr	r3, [r7]
 2498              	.LVL361:
 2499              	.LBB370:
 2500              	.LBI370:
 495:F4_CORE/core_cmInstr.h **** {
 2501              		.loc 2 495 57 is_stmt 1 view .LVU954
 2502              	.LBB371:
 2503              		.loc 2 498 3 view .LVU955
 2504              		.loc 2 498 10 is_stmt 0 view .LVU956
 2505 00f2 1BBA     		rev	r3, r3
 2506              	.LVL362:
 2507              		.loc 2 498 10 view .LVU957
 2508              	.LBE371:
 2509              	.LBE370:
 709:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2510              		.loc 1 709 45 view .LVU958
 2511 00f4 0C93     		str	r3, [sp, #48]
 710:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2512              		.loc 1 710 5 is_stmt 1 view .LVU959
 2513              	.LVL363:
 711:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 79


 2514              		.loc 1 711 5 view .LVU960
 711:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2515              		.loc 1 711 47 is_stmt 0 view .LVU961
 2516 00f6 7B68     		ldr	r3, [r7, #4]
 2517              	.LVL364:
 2518              	.LBB372:
 2519              	.LBI372:
 495:F4_CORE/core_cmInstr.h **** {
 2520              		.loc 2 495 57 is_stmt 1 view .LVU962
 2521              	.LBB373:
 2522              		.loc 2 498 3 view .LVU963
 2523              		.loc 2 498 10 is_stmt 0 view .LVU964
 2524 00f8 1BBA     		rev	r3, r3
 2525              	.LVL365:
 2526              		.loc 2 498 10 view .LVU965
 2527              	.LBE373:
 2528              	.LBE372:
 711:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2529              		.loc 1 711 45 view .LVU966
 2530 00fa 0D93     		str	r3, [sp, #52]
 712:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2531              		.loc 1 712 5 is_stmt 1 view .LVU967
 2532              	.LVL366:
 713:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2533              		.loc 1 713 5 view .LVU968
 713:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2534              		.loc 1 713 47 is_stmt 0 view .LVU969
 2535 00fc BB68     		ldr	r3, [r7, #8]
 2536              	.LVL367:
 2537              	.LBB374:
 2538              	.LBI374:
 495:F4_CORE/core_cmInstr.h **** {
 2539              		.loc 2 495 57 is_stmt 1 view .LVU970
 2540              	.LBB375:
 2541              		.loc 2 498 3 view .LVU971
 2542              		.loc 2 498 10 is_stmt 0 view .LVU972
 2543 00fe 1BBA     		rev	r3, r3
 2544              	.LVL368:
 2545              		.loc 2 498 10 view .LVU973
 2546              	.LBE375:
 2547              	.LBE374:
 713:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2548              		.loc 1 713 45 view .LVU974
 2549 0100 0E93     		str	r3, [sp, #56]
 714:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2550              		.loc 1 714 5 is_stmt 1 view .LVU975
 2551              	.LVL369:
 715:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2552              		.loc 1 715 5 view .LVU976
 715:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2553              		.loc 1 715 47 is_stmt 0 view .LVU977
 2554 0102 FB68     		ldr	r3, [r7, #12]
 2555              	.LVL370:
 2556              	.LBB376:
 2557              	.LBI376:
 495:F4_CORE/core_cmInstr.h **** {
 2558              		.loc 2 495 57 is_stmt 1 view .LVU978
ARM GAS  /tmp/ccFeRAzt.s 			page 80


 2559              	.LBB377:
 2560              		.loc 2 498 3 view .LVU979
 2561              		.loc 2 498 10 is_stmt 0 view .LVU980
 2562 0104 1BBA     		rev	r3, r3
 2563              	.LVL371:
 2564              		.loc 2 498 10 view .LVU981
 2565              	.LBE377:
 2566              	.LBE376:
 715:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2567              		.loc 1 715 45 view .LVU982
 2568 0106 0F93     		str	r3, [sp, #60]
 716:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2569              		.loc 1 716 5 is_stmt 1 view .LVU983
 2570              	.LVL372:
 717:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2571              		.loc 1 717 5 view .LVU984
 717:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2572              		.loc 1 717 47 is_stmt 0 view .LVU985
 2573 0108 3B69     		ldr	r3, [r7, #16]
 2574              	.LVL373:
 2575              	.LBB378:
 2576              	.LBI378:
 495:F4_CORE/core_cmInstr.h **** {
 2577              		.loc 2 495 57 is_stmt 1 view .LVU986
 2578              	.LBB379:
 2579              		.loc 2 498 3 view .LVU987
 2580              		.loc 2 498 10 is_stmt 0 view .LVU988
 2581 010a 1BBA     		rev	r3, r3
 2582              	.LVL374:
 2583              		.loc 2 498 10 view .LVU989
 2584              	.LBE379:
 2585              	.LBE378:
 717:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2586              		.loc 1 717 45 view .LVU990
 2587 010c 1093     		str	r3, [sp, #64]
 718:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2588              		.loc 1 718 5 is_stmt 1 view .LVU991
 2589              	.LVL375:
 719:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2590              		.loc 1 719 5 view .LVU992
 719:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2591              		.loc 1 719 47 is_stmt 0 view .LVU993
 2592 010e 7B69     		ldr	r3, [r7, #20]
 2593              	.LVL376:
 2594              	.LBB380:
 2595              	.LBI380:
 495:F4_CORE/core_cmInstr.h **** {
 2596              		.loc 2 495 57 is_stmt 1 view .LVU994
 2597              	.LBB381:
 2598              		.loc 2 498 3 view .LVU995
 2599              		.loc 2 498 10 is_stmt 0 view .LVU996
 2600 0110 1BBA     		rev	r3, r3
 2601              	.LVL377:
 2602              		.loc 2 498 10 view .LVU997
 2603              	.LBE381:
 2604              	.LBE380:
 719:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
ARM GAS  /tmp/ccFeRAzt.s 			page 81


 2605              		.loc 1 719 45 view .LVU998
 2606 0112 1193     		str	r3, [sp, #68]
 720:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 2607              		.loc 1 720 5 is_stmt 1 view .LVU999
 2608 0114 95E7     		b	.L64
 2609              	.LVL378:
 2610              	.L63:
 722:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2611              		.loc 1 722 5 view .LVU1000
 722:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2612              		.loc 1 722 42 is_stmt 0 view .LVU1001
 2613 0116 4FF40073 		mov	r3, #512
 2614 011a 1593     		str	r3, [sp, #84]
 723:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2615              		.loc 1 723 5 is_stmt 1 view .LVU1002
 723:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2616              		.loc 1 723 47 is_stmt 0 view .LVU1003
 2617 011c 3B68     		ldr	r3, [r7]
 2618              	.LVL379:
 2619              	.LBB382:
 2620              	.LBI382:
 495:F4_CORE/core_cmInstr.h **** {
 2621              		.loc 2 495 57 is_stmt 1 view .LVU1004
 2622              	.LBB383:
 2623              		.loc 2 498 3 view .LVU1005
 2624              		.loc 2 498 10 is_stmt 0 view .LVU1006
 2625 011e 1BBA     		rev	r3, r3
 2626              	.LVL380:
 2627              		.loc 2 498 10 view .LVU1007
 2628              	.LBE383:
 2629              	.LBE382:
 723:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2630              		.loc 1 723 45 view .LVU1008
 2631 0120 0A93     		str	r3, [sp, #40]
 724:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 2632              		.loc 1 724 5 is_stmt 1 view .LVU1009
 2633              	.LVL381:
 725:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2634              		.loc 1 725 5 view .LVU1010
 725:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2635              		.loc 1 725 47 is_stmt 0 view .LVU1011
 2636 0122 7B68     		ldr	r3, [r7, #4]
 2637              	.LVL382:
 2638              	.LBB384:
 2639              	.LBI384:
 495:F4_CORE/core_cmInstr.h **** {
 2640              		.loc 2 495 57 is_stmt 1 view .LVU1012
 2641              	.LBB385:
 2642              		.loc 2 498 3 view .LVU1013
 2643              		.loc 2 498 10 is_stmt 0 view .LVU1014
 2644 0124 1BBA     		rev	r3, r3
 2645              	.LVL383:
 2646              		.loc 2 498 10 view .LVU1015
 2647              	.LBE385:
 2648              	.LBE384:
 725:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2649              		.loc 1 725 45 view .LVU1016
ARM GAS  /tmp/ccFeRAzt.s 			page 82


 2650 0126 0B93     		str	r3, [sp, #44]
 726:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2651              		.loc 1 726 5 is_stmt 1 view .LVU1017
 2652              	.LVL384:
 727:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2653              		.loc 1 727 5 view .LVU1018
 727:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2654              		.loc 1 727 47 is_stmt 0 view .LVU1019
 2655 0128 BB68     		ldr	r3, [r7, #8]
 2656              	.LVL385:
 2657              	.LBB386:
 2658              	.LBI386:
 495:F4_CORE/core_cmInstr.h **** {
 2659              		.loc 2 495 57 is_stmt 1 view .LVU1020
 2660              	.LBB387:
 2661              		.loc 2 498 3 view .LVU1021
 2662              		.loc 2 498 10 is_stmt 0 view .LVU1022
 2663 012a 1BBA     		rev	r3, r3
 2664              	.LVL386:
 2665              		.loc 2 498 10 view .LVU1023
 2666              	.LBE387:
 2667              	.LBE386:
 727:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2668              		.loc 1 727 45 view .LVU1024
 2669 012c 0C93     		str	r3, [sp, #48]
 728:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2670              		.loc 1 728 5 is_stmt 1 view .LVU1025
 2671              	.LVL387:
 729:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2672              		.loc 1 729 5 view .LVU1026
 729:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2673              		.loc 1 729 47 is_stmt 0 view .LVU1027
 2674 012e FB68     		ldr	r3, [r7, #12]
 2675              	.LVL388:
 2676              	.LBB388:
 2677              	.LBI388:
 495:F4_CORE/core_cmInstr.h **** {
 2678              		.loc 2 495 57 is_stmt 1 view .LVU1028
 2679              	.LBB389:
 2680              		.loc 2 498 3 view .LVU1029
 2681              		.loc 2 498 10 is_stmt 0 view .LVU1030
 2682 0130 1BBA     		rev	r3, r3
 2683              	.LVL389:
 2684              		.loc 2 498 10 view .LVU1031
 2685              	.LBE389:
 2686              	.LBE388:
 729:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2687              		.loc 1 729 45 view .LVU1032
 2688 0132 0D93     		str	r3, [sp, #52]
 730:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2689              		.loc 1 730 5 is_stmt 1 view .LVU1033
 2690              	.LVL390:
 731:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2691              		.loc 1 731 5 view .LVU1034
 731:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2692              		.loc 1 731 47 is_stmt 0 view .LVU1035
 2693 0134 3B69     		ldr	r3, [r7, #16]
ARM GAS  /tmp/ccFeRAzt.s 			page 83


 2694              	.LVL391:
 2695              	.LBB390:
 2696              	.LBI390:
 495:F4_CORE/core_cmInstr.h **** {
 2697              		.loc 2 495 57 is_stmt 1 view .LVU1036
 2698              	.LBB391:
 2699              		.loc 2 498 3 view .LVU1037
 2700              		.loc 2 498 10 is_stmt 0 view .LVU1038
 2701 0136 1BBA     		rev	r3, r3
 2702              	.LVL392:
 2703              		.loc 2 498 10 view .LVU1039
 2704              	.LBE391:
 2705              	.LBE390:
 731:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2706              		.loc 1 731 45 view .LVU1040
 2707 0138 0E93     		str	r3, [sp, #56]
 732:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2708              		.loc 1 732 5 is_stmt 1 view .LVU1041
 2709              	.LVL393:
 733:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2710              		.loc 1 733 5 view .LVU1042
 733:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2711              		.loc 1 733 47 is_stmt 0 view .LVU1043
 2712 013a 7B69     		ldr	r3, [r7, #20]
 2713              	.LVL394:
 2714              	.LBB392:
 2715              	.LBI392:
 495:F4_CORE/core_cmInstr.h **** {
 2716              		.loc 2 495 57 is_stmt 1 view .LVU1044
 2717              	.LBB393:
 2718              		.loc 2 498 3 view .LVU1045
 2719              		.loc 2 498 10 is_stmt 0 view .LVU1046
 2720 013c 1BBA     		rev	r3, r3
 2721              	.LVL395:
 2722              		.loc 2 498 10 view .LVU1047
 2723              	.LBE393:
 2724              	.LBE392:
 733:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2725              		.loc 1 733 45 view .LVU1048
 2726 013e 0F93     		str	r3, [sp, #60]
 734:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2727              		.loc 1 734 5 is_stmt 1 view .LVU1049
 2728              	.LVL396:
 735:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2729              		.loc 1 735 5 view .LVU1050
 735:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2730              		.loc 1 735 47 is_stmt 0 view .LVU1051
 2731 0140 BB69     		ldr	r3, [r7, #24]
 2732              	.LVL397:
 2733              	.LBB394:
 2734              	.LBI394:
 495:F4_CORE/core_cmInstr.h **** {
 2735              		.loc 2 495 57 is_stmt 1 view .LVU1052
 2736              	.LBB395:
 2737              		.loc 2 498 3 view .LVU1053
 2738              		.loc 2 498 10 is_stmt 0 view .LVU1054
 2739 0142 1BBA     		rev	r3, r3
ARM GAS  /tmp/ccFeRAzt.s 			page 84


 2740              	.LVL398:
 2741              		.loc 2 498 10 view .LVU1055
 2742              	.LBE395:
 2743              	.LBE394:
 735:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2744              		.loc 1 735 45 view .LVU1056
 2745 0144 1093     		str	r3, [sp, #64]
 736:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2746              		.loc 1 736 5 is_stmt 1 view .LVU1057
 2747              	.LVL399:
 737:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2748              		.loc 1 737 5 view .LVU1058
 737:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2749              		.loc 1 737 47 is_stmt 0 view .LVU1059
 2750 0146 FB69     		ldr	r3, [r7, #28]
 2751              	.LVL400:
 2752              	.LBB396:
 2753              	.LBI396:
 495:F4_CORE/core_cmInstr.h **** {
 2754              		.loc 2 495 57 is_stmt 1 view .LVU1060
 2755              	.LBB397:
 2756              		.loc 2 498 3 view .LVU1061
 2757              		.loc 2 498 10 is_stmt 0 view .LVU1062
 2758 0148 1BBA     		rev	r3, r3
 2759              	.LVL401:
 2760              		.loc 2 498 10 view .LVU1063
 2761              	.LBE397:
 2762              	.LBE396:
 737:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 2763              		.loc 1 737 45 view .LVU1064
 2764 014a 1193     		str	r3, [sp, #68]
 738:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 2765              		.loc 1 738 5 is_stmt 1 view .LVU1065
 2766 014c 79E7     		b	.L64
 2767              	.LVL402:
 2768              	.L112:
 756:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2769              		.loc 1 756 5 view .LVU1066
 2770 014e FFF7FEFF 		bl	CRYP_FIFOFlush
 2771              	.LVL403:
 759:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2772              		.loc 1 759 5 view .LVU1067
 2773 0152 0AA8     		add	r0, sp, #40
 2774 0154 FFF7FEFF 		bl	CRYP_KeyInit
 2775              	.LVL404:
 762:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2776              		.loc 1 762 5 view .LVU1068
 2777 0158 06A8     		add	r0, sp, #24
 2778 015a FFF7FEFF 		bl	CRYP_IVInit
 2779              	.LVL405:
 765:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2780              		.loc 1 765 5 view .LVU1069
 765:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2781              		.loc 1 765 41 is_stmt 0 view .LVU1070
 2782 015e 0027     		movs	r7, #0
 2783              	.LVL406:
 765:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
ARM GAS  /tmp/ccFeRAzt.s 			page 85


 2784              		.loc 1 765 41 view .LVU1071
 2785 0160 1297     		str	r7, [sp, #72]
 766:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2786              		.loc 1 766 5 is_stmt 1 view .LVU1072
 766:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2787              		.loc 1 766 42 is_stmt 0 view .LVU1073
 2788 0162 4FF40023 		mov	r3, #524288
 2789 0166 1393     		str	r3, [sp, #76]
 767:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2790              		.loc 1 767 5 is_stmt 1 view .LVU1074
 767:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2791              		.loc 1 767 42 is_stmt 0 view .LVU1075
 2792 0168 8023     		movs	r3, #128
 2793 016a 1493     		str	r3, [sp, #80]
 768:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2794              		.loc 1 768 5 is_stmt 1 view .LVU1076
 2795 016c 12A8     		add	r0, sp, #72
 2796 016e FFF7FEFF 		bl	CRYP_Init
 2797              	.LVL407:
 772:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2798              		.loc 1 772 5 view .LVU1077
 2799 0172 3846     		mov	r0, r7
 2800 0174 FFF7FEFF 		bl	CRYP_PhaseConfig
 2801              	.LVL408:
 775:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2802              		.loc 1 775 5 view .LVU1078
 2803 0178 0120     		movs	r0, #1
 2804 017a FFF7FEFF 		bl	CRYP_Cmd
 2805              	.LVL409:
 778:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2806              		.loc 1 778 5 view .LVU1079
 2807              	.L66:
 780:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 2808              		.loc 1 780 5 discriminator 1 view .LVU1080
 778:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2809              		.loc 1 778 11 is_stmt 0 discriminator 1 view .LVU1081
 2810 017e FFF7FEFF 		bl	CRYP_GetCmdStatus
 2811              	.LVL410:
 778:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2812              		.loc 1 778 10 discriminator 1 view .LVU1082
 2813 0182 0128     		cmp	r0, #1
 2814 0184 FBD0     		beq	.L66
 783:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2815              		.loc 1 783 5 is_stmt 1 view .LVU1083
 783:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2816              		.loc 1 783 7 is_stmt 0 view .LVU1084
 2817 0186 B9F1000F 		cmp	r9, #0
 2818 018a 11D1     		bne	.L114
 681:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2819              		.loc 1 681 15 view .LVU1085
 2820 018c 0125     		movs	r5, #1
 2821              	.LVL411:
 2822              	.L67:
 831:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2823              		.loc 1 831 5 is_stmt 1 view .LVU1086
 831:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 2824              		.loc 1 831 7 is_stmt 0 view .LVU1087
ARM GAS  /tmp/ccFeRAzt.s 			page 86


 2825 018e 002E     		cmp	r6, #0
 2826 0190 00F08680 		beq	.L73
 834:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 2827              		.loc 1 834 7 is_stmt 1 view .LVU1088
 2828 0194 4FF40030 		mov	r0, #131072
 2829 0198 FFF7FEFF 		bl	CRYP_PhaseConfig
 2830              	.LVL412:
 837:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 2831              		.loc 1 837 7 view .LVU1089
 2832 019c 0120     		movs	r0, #1
 2833 019e FFF7FEFF 		bl	CRYP_Cmd
 2834              	.LVL413:
 839:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2835              		.loc 1 839 7 view .LVU1090
 839:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2836              		.loc 1 839 10 is_stmt 0 view .LVU1091
 2837 01a2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2838              	.LVL414:
 839:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2839              		.loc 1 839 9 view .LVU1092
 2840 01a6 0028     		cmp	r0, #0
 2841 01a8 00F05B81 		beq	.L99
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2842              		.loc 1 846 23 view .LVU1093
 2843 01ac 0027     		movs	r7, #0
 2844              	.LVL415:
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2845              		.loc 1 846 23 view .LVU1094
 2846 01ae 39E0     		b	.L74
 2847              	.LVL416:
 2848              	.L114:
 786:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 2849              		.loc 1 786 7 is_stmt 1 view .LVU1095
 2850 01b0 4FF48030 		mov	r0, #65536
 2851 01b4 FFF7FEFF 		bl	CRYP_PhaseConfig
 2852              	.LVL417:
 789:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 2853              		.loc 1 789 7 view .LVU1096
 2854 01b8 0120     		movs	r0, #1
 2855 01ba FFF7FEFF 		bl	CRYP_Cmd
 2856              	.LVL418:
 791:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2857              		.loc 1 791 7 view .LVU1097
 791:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2858              		.loc 1 791 10 is_stmt 0 view .LVU1098
 2859 01be FFF7FEFF 		bl	CRYP_GetCmdStatus
 2860              	.LVL419:
 791:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2861              		.loc 1 791 9 view .LVU1099
 2862 01c2 0028     		cmp	r0, #0
 2863 01c4 00F04B81 		beq	.L97
 798:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2864              		.loc 1 798 23 view .LVU1100
 2865 01c8 0027     		movs	r7, #0
 798:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2866              		.loc 1 798 23 view .LVU1101
 2867 01ca 12E0     		b	.L69
ARM GAS  /tmp/ccFeRAzt.s 			page 87


 2868              	.LVL420:
 2869              	.L70:
 803:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 2870              		.loc 1 803 9 is_stmt 1 discriminator 1 view .LVU1102
 801:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2871              		.loc 1 801 15 is_stmt 0 discriminator 1 view .LVU1103
 2872 01cc 0120     		movs	r0, #1
 2873 01ce FFF7FEFF 		bl	CRYP_GetFlagStatus
 2874              	.LVL421:
 801:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2875              		.loc 1 801 14 discriminator 1 view .LVU1104
 2876 01d2 0028     		cmp	r0, #0
 2877 01d4 FAD0     		beq	.L70
 806:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2878              		.loc 1 806 9 is_stmt 1 discriminator 2 view .LVU1105
 2879 01d6 2868     		ldr	r0, [r5]
 2880 01d8 FFF7FEFF 		bl	CRYP_DataIn
 2881              	.LVL422:
 807:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2882              		.loc 1 807 9 discriminator 2 view .LVU1106
 808:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2883              		.loc 1 808 9 discriminator 2 view .LVU1107
 2884 01dc 6868     		ldr	r0, [r5, #4]
 2885 01de FFF7FEFF 		bl	CRYP_DataIn
 2886              	.LVL423:
 809:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2887              		.loc 1 809 9 discriminator 2 view .LVU1108
 810:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2888              		.loc 1 810 9 discriminator 2 view .LVU1109
 2889 01e2 A868     		ldr	r0, [r5, #8]
 2890 01e4 FFF7FEFF 		bl	CRYP_DataIn
 2891              	.LVL424:
 811:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2892              		.loc 1 811 9 discriminator 2 view .LVU1110
 812:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2893              		.loc 1 812 9 discriminator 2 view .LVU1111
 2894 01e8 E868     		ldr	r0, [r5, #12]
 2895 01ea FFF7FEFF 		bl	CRYP_DataIn
 2896              	.LVL425:
 813:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 2897              		.loc 1 813 9 discriminator 2 view .LVU1112
 813:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 2898              		.loc 1 813 19 is_stmt 0 discriminator 2 view .LVU1113
 2899 01ee 1035     		adds	r5, r5, #16
 2900              	.LVL426:
 798:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2901              		.loc 1 798 64 discriminator 2 view .LVU1114
 2902 01f0 1037     		adds	r7, r7, #16
 2903              	.LVL427:
 2904              	.L69:
 798:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2905              		.loc 1 798 7 discriminator 1 view .LVU1115
 2906 01f2 4F45     		cmp	r7, r9
 2907 01f4 EAD3     		bcc	.L70
 817:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 2908              		.loc 1 817 7 is_stmt 1 view .LVU1116
 817:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
ARM GAS  /tmp/ccFeRAzt.s 			page 88


 2909              		.loc 1 817 15 is_stmt 0 view .LVU1117
 2910 01f6 0023     		movs	r3, #0
 2911 01f8 0593     		str	r3, [sp, #20]
 2912              	.LVL428:
 2913              	.L72:
 818:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2914              		.loc 1 818 7 is_stmt 1 discriminator 2 view .LVU1118
 820:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 2915              		.loc 1 820 9 discriminator 2 view .LVU1119
 820:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 2916              		.loc 1 820 22 is_stmt 0 discriminator 2 view .LVU1120
 2917 01fa 1020     		movs	r0, #16
 2918 01fc FFF7FEFF 		bl	CRYP_GetFlagStatus
 2919              	.LVL429:
 820:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 2920              		.loc 1 820 20 discriminator 2 view .LVU1121
 2921 0200 0246     		mov	r2, r0
 2922              	.LVL430:
 821:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2923              		.loc 1 821 9 is_stmt 1 discriminator 2 view .LVU1122
 821:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2924              		.loc 1 821 16 is_stmt 0 discriminator 2 view .LVU1123
 2925 0202 059B     		ldr	r3, [sp, #20]
 2926 0204 0133     		adds	r3, r3, #1
 2927 0206 0593     		str	r3, [sp, #20]
 822:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2928              		.loc 1 822 24 discriminator 2 view .LVU1124
 2929 0208 059B     		ldr	r3, [sp, #20]
 822:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2930              		.loc 1 822 7 discriminator 2 view .LVU1125
 2931 020a B3F5803F 		cmp	r3, #65536
 2932 020e 01D0     		beq	.L71
 822:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 2933              		.loc 1 822 44 discriminator 1 view .LVU1126
 2934 0210 0028     		cmp	r0, #0
 2935 0212 F2D1     		bne	.L72
 2936              	.L71:
 824:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2937              		.loc 1 824 7 is_stmt 1 view .LVU1127
 824:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2938              		.loc 1 824 10 is_stmt 0 view .LVU1128
 2939 0214 0AB9     		cbnz	r2, .L98
 681:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2940              		.loc 1 681 15 view .LVU1129
 2941 0216 0125     		movs	r5, #1
 2942              	.LVL431:
 681:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2943              		.loc 1 681 15 view .LVU1130
 2944 0218 B9E7     		b	.L67
 2945              	.LVL432:
 2946              	.L98:
 826:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 2947              		.loc 1 826 16 view .LVU1131
 2948 021a 0025     		movs	r5, #0
 2949              	.LVL433:
 826:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 2950              		.loc 1 826 16 view .LVU1132
ARM GAS  /tmp/ccFeRAzt.s 			page 89


 2951 021c B7E7     		b	.L67
 2952              	.LVL434:
 2953              	.L76:
 870:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2954              		.loc 1 870 9 is_stmt 1 view .LVU1133
 870:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2955              		.loc 1 870 12 is_stmt 0 view .LVU1134
 2956 021e 3AB3     		cbz	r2, .L79
 872:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 2957              		.loc 1 872 18 view .LVU1135
 2958 0220 0025     		movs	r5, #0
 2959              	.LVL435:
 2960              	.L78:
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2961              		.loc 1 846 87 discriminator 2 view .LVU1136
 2962 0222 1037     		adds	r7, r7, #16
 2963              	.LVL436:
 2964              	.L74:
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2965              		.loc 1 846 7 discriminator 1 view .LVU1137
 2966 0224 B742     		cmp	r7, r6
 2967 0226 3BD2     		bcs	.L73
 846:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 2968              		.loc 1 846 53 discriminator 3 view .LVU1138
 2969 0228 002D     		cmp	r5, #0
 2970 022a 39D0     		beq	.L73
 2971              	.L75:
 851:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 2972              		.loc 1 851 9 is_stmt 1 discriminator 1 view .LVU1139
 849:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2973              		.loc 1 849 15 is_stmt 0 discriminator 1 view .LVU1140
 2974 022c 0120     		movs	r0, #1
 2975 022e FFF7FEFF 		bl	CRYP_GetFlagStatus
 2976              	.LVL437:
 849:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 2977              		.loc 1 849 14 discriminator 1 view .LVU1141
 2978 0232 0028     		cmp	r0, #0
 2979 0234 FAD0     		beq	.L75
 853:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2980              		.loc 1 853 9 is_stmt 1 view .LVU1142
 2981 0236 2068     		ldr	r0, [r4]
 2982 0238 FFF7FEFF 		bl	CRYP_DataIn
 2983              	.LVL438:
 854:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2984              		.loc 1 854 9 view .LVU1143
 855:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2985              		.loc 1 855 9 view .LVU1144
 2986 023c 6068     		ldr	r0, [r4, #4]
 2987 023e FFF7FEFF 		bl	CRYP_DataIn
 2988              	.LVL439:
 856:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2989              		.loc 1 856 9 view .LVU1145
 857:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2990              		.loc 1 857 9 view .LVU1146
 2991 0242 A068     		ldr	r0, [r4, #8]
 2992 0244 FFF7FEFF 		bl	CRYP_DataIn
 2993              	.LVL440:
ARM GAS  /tmp/ccFeRAzt.s 			page 90


 858:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2994              		.loc 1 858 9 view .LVU1147
 859:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2995              		.loc 1 859 9 view .LVU1148
 2996 0248 E068     		ldr	r0, [r4, #12]
 2997 024a FFF7FEFF 		bl	CRYP_DataIn
 2998              	.LVL441:
 860:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 2999              		.loc 1 860 9 view .LVU1149
 860:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 3000              		.loc 1 860 18 is_stmt 0 view .LVU1150
 3001 024e 1034     		adds	r4, r4, #16
 3002              	.LVL442:
 863:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 3003              		.loc 1 863 9 is_stmt 1 view .LVU1151
 863:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 3004              		.loc 1 863 17 is_stmt 0 view .LVU1152
 3005 0250 0023     		movs	r3, #0
 3006              	.LVL443:
 863:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 3007              		.loc 1 863 17 view .LVU1153
 3008 0252 0593     		str	r3, [sp, #20]
 3009              	.LVL444:
 3010              	.L77:
 864:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3011              		.loc 1 864 9 is_stmt 1 discriminator 2 view .LVU1154
 866:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 3012              		.loc 1 866 11 discriminator 2 view .LVU1155
 866:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 3013              		.loc 1 866 24 is_stmt 0 discriminator 2 view .LVU1156
 3014 0254 1020     		movs	r0, #16
 3015 0256 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3016              	.LVL445:
 866:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 3017              		.loc 1 866 22 discriminator 2 view .LVU1157
 3018 025a 0246     		mov	r2, r0
 3019              	.LVL446:
 867:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3020              		.loc 1 867 11 is_stmt 1 discriminator 2 view .LVU1158
 867:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3021              		.loc 1 867 18 is_stmt 0 discriminator 2 view .LVU1159
 3022 025c 059B     		ldr	r3, [sp, #20]
 3023 025e 0133     		adds	r3, r3, #1
 3024 0260 0593     		str	r3, [sp, #20]
 868:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3025              		.loc 1 868 26 discriminator 2 view .LVU1160
 3026 0262 059B     		ldr	r3, [sp, #20]
 868:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3027              		.loc 1 868 9 discriminator 2 view .LVU1161
 3028 0264 B3F5803F 		cmp	r3, #65536
 3029 0268 D9D0     		beq	.L76
 868:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3030              		.loc 1 868 46 discriminator 1 view .LVU1162
 3031 026a 0028     		cmp	r0, #0
 3032 026c F2D1     		bne	.L77
 3033 026e D6E7     		b	.L76
 3034              	.LVL447:
ARM GAS  /tmp/ccFeRAzt.s 			page 91


 3035              	.L79:
 879:FWLIB/src/stm32f4xx_cryp_aes.c ****           
 3036              		.loc 1 879 11 is_stmt 1 discriminator 1 view .LVU1163
 877:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 3037              		.loc 1 877 17 is_stmt 0 discriminator 1 view .LVU1164
 3038 0270 0420     		movs	r0, #4
 3039 0272 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3040              	.LVL448:
 877:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 3041              		.loc 1 877 16 discriminator 1 view .LVU1165
 3042 0276 0028     		cmp	r0, #0
 3043 0278 FAD0     		beq	.L79
 882:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3044              		.loc 1 882 11 is_stmt 1 view .LVU1166
 882:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3045              		.loc 1 882 38 is_stmt 0 view .LVU1167
 3046 027a FFF7FEFF 		bl	CRYP_DataOut
 3047              	.LVL449:
 882:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3048              		.loc 1 882 36 view .LVU1168
 3049 027e CAF80000 		str	r0, [r10]
 883:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3050              		.loc 1 883 11 is_stmt 1 view .LVU1169
 3051              	.LVL450:
 884:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3052              		.loc 1 884 11 view .LVU1170
 884:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3053              		.loc 1 884 38 is_stmt 0 view .LVU1171
 3054 0282 FFF7FEFF 		bl	CRYP_DataOut
 3055              	.LVL451:
 884:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3056              		.loc 1 884 36 view .LVU1172
 3057 0286 CAF80400 		str	r0, [r10, #4]
 885:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3058              		.loc 1 885 11 is_stmt 1 view .LVU1173
 3059              	.LVL452:
 886:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3060              		.loc 1 886 11 view .LVU1174
 886:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3061              		.loc 1 886 38 is_stmt 0 view .LVU1175
 3062 028a FFF7FEFF 		bl	CRYP_DataOut
 3063              	.LVL453:
 886:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3064              		.loc 1 886 36 view .LVU1176
 3065 028e CAF80800 		str	r0, [r10, #8]
 887:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3066              		.loc 1 887 11 is_stmt 1 view .LVU1177
 3067              	.LVL454:
 888:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3068              		.loc 1 888 11 view .LVU1178
 888:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3069              		.loc 1 888 38 is_stmt 0 view .LVU1179
 3070 0292 FFF7FEFF 		bl	CRYP_DataOut
 3071              	.LVL455:
 888:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3072              		.loc 1 888 36 view .LVU1180
 3073 0296 CAF80C00 		str	r0, [r10, #12]
ARM GAS  /tmp/ccFeRAzt.s 			page 92


 889:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 3074              		.loc 1 889 11 is_stmt 1 view .LVU1181
 889:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 3075              		.loc 1 889 21 is_stmt 0 view .LVU1182
 3076 029a 0AF1100A 		add	r10, r10, #16
 3077              	.LVL456:
 889:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 3078              		.loc 1 889 21 view .LVU1183
 3079 029e C0E7     		b	.L78
 3080              	.LVL457:
 3081              	.L73:
 896:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 3082              		.loc 1 896 5 is_stmt 1 view .LVU1184
 3083 02a0 4FF44030 		mov	r0, #196608
 3084 02a4 FFF7FEFF 		bl	CRYP_PhaseConfig
 3085              	.LVL458:
 899:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 3086              		.loc 1 899 5 view .LVU1185
 3087 02a8 0120     		movs	r0, #1
 3088 02aa FFF7FEFF 		bl	CRYP_Cmd
 3089              	.LVL459:
 901:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3090              		.loc 1 901 5 view .LVU1186
 901:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3091              		.loc 1 901 8 is_stmt 0 view .LVU1187
 3092 02ae FFF7FEFF 		bl	CRYP_GetCmdStatus
 3093              	.LVL460:
 901:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3094              		.loc 1 901 7 view .LVU1188
 3095 02b2 08B9     		cbnz	r0, .L115
 905:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3096              		.loc 1 905 13 view .LVU1189
 3097 02b4 0025     		movs	r5, #0
 3098              	.LVL461:
 905:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3099              		.loc 1 905 13 view .LVU1190
 3100 02b6 CEE0     		b	.L68
 3101              	.LVL462:
 3102              	.L115:
 909:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3103              		.loc 1 909 5 is_stmt 1 view .LVU1191
 3104              	.LBB398:
 3105              	.LBI398:
 495:F4_CORE/core_cmInstr.h **** {
 3106              		.loc 2 495 57 view .LVU1192
 3107              	.LBB399:
 3108              		.loc 2 498 3 view .LVU1193
 3109              		.loc 2 498 3 is_stmt 0 view .LVU1194
 3110              	.LBE399:
 3111              	.LBE398:
 909:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3112              		.loc 1 909 5 view .LVU1195
 3113 02b8 0020     		movs	r0, #0
 3114              	.LVL463:
 909:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3115              		.loc 1 909 5 view .LVU1196
 3116 02ba FFF7FEFF 		bl	CRYP_DataIn
ARM GAS  /tmp/ccFeRAzt.s 			page 93


 3117              	.LVL464:
 910:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3118              		.loc 1 910 5 is_stmt 1 view .LVU1197
 3119              	.LBB400:
 3120              	.LBI400:
 495:F4_CORE/core_cmInstr.h **** {
 3121              		.loc 2 495 57 view .LVU1198
 3122              	.LBB401:
 3123              		.loc 2 498 3 view .LVU1199
 3124              		.loc 2 498 3 is_stmt 0 view .LVU1200
 3125              	.LBE401:
 3126              	.LBE400:
 910:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3127              		.loc 1 910 5 view .LVU1201
 3128 02be 029B     		ldr	r3, [sp, #8]
 3129 02c0 18BA     		rev	r0, r3
 3130 02c2 FFF7FEFF 		bl	CRYP_DataIn
 3131              	.LVL465:
 911:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3132              		.loc 1 911 5 is_stmt 1 view .LVU1202
 3133              	.LBB402:
 3134              	.LBI402:
 495:F4_CORE/core_cmInstr.h **** {
 3135              		.loc 2 495 57 view .LVU1203
 3136              	.LBB403:
 3137              		.loc 2 498 3 view .LVU1204
 3138              		.loc 2 498 3 is_stmt 0 view .LVU1205
 3139              	.LBE403:
 3140              	.LBE402:
 911:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3141              		.loc 1 911 5 view .LVU1206
 3142 02c6 0020     		movs	r0, #0
 3143              	.LVL466:
 911:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3144              		.loc 1 911 5 view .LVU1207
 3145 02c8 FFF7FEFF 		bl	CRYP_DataIn
 3146              	.LVL467:
 912:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 3147              		.loc 1 912 5 is_stmt 1 view .LVU1208
 3148              	.LBB404:
 3149              	.LBI404:
 495:F4_CORE/core_cmInstr.h **** {
 3150              		.loc 2 495 57 view .LVU1209
 3151              	.LBB405:
 3152              		.loc 2 498 3 view .LVU1210
 3153              		.loc 2 498 3 is_stmt 0 view .LVU1211
 3154              	.LBE405:
 3155              	.LBE404:
 912:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 3156              		.loc 1 912 5 view .LVU1212
 3157 02cc 039B     		ldr	r3, [sp, #12]
 3158 02ce 18BA     		rev	r0, r3
 3159 02d0 FFF7FEFF 		bl	CRYP_DataIn
 3160              	.LVL468:
 914:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3161              		.loc 1 914 5 is_stmt 1 view .LVU1213
 3162              	.L80:
ARM GAS  /tmp/ccFeRAzt.s 			page 94


 916:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 3163              		.loc 1 916 5 discriminator 1 view .LVU1214
 914:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3164              		.loc 1 914 11 is_stmt 0 discriminator 1 view .LVU1215
 3165 02d4 0420     		movs	r0, #4
 3166 02d6 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3167              	.LVL469:
 914:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3168              		.loc 1 914 10 discriminator 1 view .LVU1216
 3169 02da 0028     		cmp	r0, #0
 3170 02dc FAD0     		beq	.L80
 918:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 3171              		.loc 1 918 5 is_stmt 1 view .LVU1217
 920:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3172              		.loc 1 920 5 view .LVU1218
 920:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3173              		.loc 1 920 29 is_stmt 0 view .LVU1219
 3174 02de FFF7FEFF 		bl	CRYP_DataOut
 3175              	.LVL470:
 920:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3176              		.loc 1 920 27 view .LVU1220
 3177 02e2 259B     		ldr	r3, [sp, #148]
 3178 02e4 1860     		str	r0, [r3]
 921:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3179              		.loc 1 921 5 is_stmt 1 view .LVU1221
 3180              	.LVL471:
 922:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3181              		.loc 1 922 5 view .LVU1222
 922:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3182              		.loc 1 922 29 is_stmt 0 view .LVU1223
 3183 02e6 FFF7FEFF 		bl	CRYP_DataOut
 3184              	.LVL472:
 922:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3185              		.loc 1 922 27 view .LVU1224
 3186 02ea 259B     		ldr	r3, [sp, #148]
 3187 02ec 5860     		str	r0, [r3, #4]
 923:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3188              		.loc 1 923 5 is_stmt 1 view .LVU1225
 3189              	.LVL473:
 924:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3190              		.loc 1 924 5 view .LVU1226
 924:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3191              		.loc 1 924 29 is_stmt 0 view .LVU1227
 3192 02ee FFF7FEFF 		bl	CRYP_DataOut
 3193              	.LVL474:
 924:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3194              		.loc 1 924 27 view .LVU1228
 3195 02f2 259B     		ldr	r3, [sp, #148]
 3196 02f4 9860     		str	r0, [r3, #8]
 925:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3197              		.loc 1 925 5 is_stmt 1 view .LVU1229
 3198              	.LVL475:
 926:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3199              		.loc 1 926 5 view .LVU1230
 926:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3200              		.loc 1 926 29 is_stmt 0 view .LVU1231
 3201 02f6 FFF7FEFF 		bl	CRYP_DataOut
ARM GAS  /tmp/ccFeRAzt.s 			page 95


 3202              	.LVL476:
 926:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3203              		.loc 1 926 27 view .LVU1232
 3204 02fa 259B     		ldr	r3, [sp, #148]
 3205 02fc D860     		str	r0, [r3, #12]
 927:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 3206              		.loc 1 927 5 is_stmt 1 view .LVU1233
 3207              	.LVL477:
 927:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 3208              		.loc 1 927 5 is_stmt 0 view .LVU1234
 3209 02fe A7E0     		b	.L81
 3210              	.LVL478:
 3211              	.L113:
 963:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 3212              		.loc 1 963 7 is_stmt 1 view .LVU1235
 3213 0300 4FF48030 		mov	r0, #65536
 3214 0304 FFF7FEFF 		bl	CRYP_PhaseConfig
 3215              	.LVL479:
 966:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 3216              		.loc 1 966 7 view .LVU1236
 3217 0308 0120     		movs	r0, #1
 3218 030a FFF7FEFF 		bl	CRYP_Cmd
 3219              	.LVL480:
 968:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3220              		.loc 1 968 7 view .LVU1237
 968:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3221              		.loc 1 968 10 is_stmt 0 view .LVU1238
 3222 030e FFF7FEFF 		bl	CRYP_GetCmdStatus
 3223              	.LVL481:
 968:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3224              		.loc 1 968 9 view .LVU1239
 3225 0312 0028     		cmp	r0, #0
 3226 0314 00F0A780 		beq	.L103
 975:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3227              		.loc 1 975 23 view .LVU1240
 3228 0318 0027     		movs	r7, #0
 3229              	.LVL482:
 975:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3230              		.loc 1 975 23 view .LVU1241
 3231 031a 0DE0     		b	.L84
 3232              	.LVL483:
 3233              	.L117:
 983:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3234              		.loc 1 983 9 is_stmt 1 discriminator 2 view .LVU1242
 3235 031c 2868     		ldr	r0, [r5]
 3236 031e FFF7FEFF 		bl	CRYP_DataIn
 3237              	.LVL484:
 984:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3238              		.loc 1 984 9 discriminator 2 view .LVU1243
 985:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3239              		.loc 1 985 9 discriminator 2 view .LVU1244
 3240 0322 6868     		ldr	r0, [r5, #4]
 3241 0324 FFF7FEFF 		bl	CRYP_DataIn
 3242              	.LVL485:
 986:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3243              		.loc 1 986 9 discriminator 2 view .LVU1245
 987:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 96


 3244              		.loc 1 987 9 discriminator 2 view .LVU1246
 3245 0328 A868     		ldr	r0, [r5, #8]
 3246 032a FFF7FEFF 		bl	CRYP_DataIn
 3247              	.LVL486:
 988:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3248              		.loc 1 988 9 discriminator 2 view .LVU1247
 989:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3249              		.loc 1 989 9 discriminator 2 view .LVU1248
 3250 032e E868     		ldr	r0, [r5, #12]
 3251 0330 FFF7FEFF 		bl	CRYP_DataIn
 3252              	.LVL487:
 990:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3253              		.loc 1 990 9 discriminator 2 view .LVU1249
 990:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3254              		.loc 1 990 19 is_stmt 0 discriminator 2 view .LVU1250
 3255 0334 1035     		adds	r5, r5, #16
 3256              	.LVL488:
 975:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3257              		.loc 1 975 64 discriminator 2 view .LVU1251
 3258 0336 1037     		adds	r7, r7, #16
 3259              	.LVL489:
 3260              	.L84:
 975:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3261              		.loc 1 975 7 discriminator 1 view .LVU1252
 3262 0338 4F45     		cmp	r7, r9
 3263 033a 05D2     		bcs	.L116
 3264              	.L85:
 980:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 3265              		.loc 1 980 9 is_stmt 1 discriminator 1 view .LVU1253
 978:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3266              		.loc 1 978 15 is_stmt 0 discriminator 1 view .LVU1254
 3267 033c 0120     		movs	r0, #1
 3268 033e FFF7FEFF 		bl	CRYP_GetFlagStatus
 3269              	.LVL490:
 978:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3270              		.loc 1 978 14 discriminator 1 view .LVU1255
 3271 0342 0028     		cmp	r0, #0
 3272 0344 FAD0     		beq	.L85
 3273 0346 E9E7     		b	.L117
 3274              	.L116:
 994:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 3275              		.loc 1 994 7 is_stmt 1 view .LVU1256
 994:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 3276              		.loc 1 994 15 is_stmt 0 view .LVU1257
 3277 0348 0023     		movs	r3, #0
 3278 034a 0593     		str	r3, [sp, #20]
 3279              	.LVL491:
 3280              	.L87:
 995:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3281              		.loc 1 995 7 is_stmt 1 discriminator 2 view .LVU1258
 997:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 3282              		.loc 1 997 9 discriminator 2 view .LVU1259
 997:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 3283              		.loc 1 997 22 is_stmt 0 discriminator 2 view .LVU1260
 3284 034c 1020     		movs	r0, #16
 3285 034e FFF7FEFF 		bl	CRYP_GetFlagStatus
 3286              	.LVL492:
ARM GAS  /tmp/ccFeRAzt.s 			page 97


 997:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 3287              		.loc 1 997 20 discriminator 2 view .LVU1261
 3288 0352 0246     		mov	r2, r0
 3289              	.LVL493:
 998:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3290              		.loc 1 998 9 is_stmt 1 discriminator 2 view .LVU1262
 998:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3291              		.loc 1 998 16 is_stmt 0 discriminator 2 view .LVU1263
 3292 0354 059B     		ldr	r3, [sp, #20]
 3293 0356 0133     		adds	r3, r3, #1
 3294 0358 0593     		str	r3, [sp, #20]
 999:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3295              		.loc 1 999 24 discriminator 2 view .LVU1264
 3296 035a 059B     		ldr	r3, [sp, #20]
 999:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3297              		.loc 1 999 7 discriminator 2 view .LVU1265
 3298 035c B3F5803F 		cmp	r3, #65536
 3299 0360 01D0     		beq	.L86
 999:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3300              		.loc 1 999 44 discriminator 1 view .LVU1266
 3301 0362 0028     		cmp	r0, #0
 3302 0364 F2D1     		bne	.L87
 3303              	.L86:
1001:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3304              		.loc 1 1001 7 is_stmt 1 view .LVU1267
1001:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3305              		.loc 1 1001 10 is_stmt 0 view .LVU1268
 3306 0366 0AB9     		cbnz	r2, .L104
 681:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3307              		.loc 1 681 15 view .LVU1269
 3308 0368 0125     		movs	r5, #1
 3309              	.LVL494:
 681:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3310              		.loc 1 681 15 view .LVU1270
 3311 036a 9EE6     		b	.L83
 3312              	.LVL495:
 3313              	.L104:
1003:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3314              		.loc 1 1003 16 view .LVU1271
 3315 036c 0025     		movs	r5, #0
 3316              	.LVL496:
1003:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3317              		.loc 1 1003 16 view .LVU1272
 3318 036e 9CE6     		b	.L83
 3319              	.LVL497:
 3320              	.L91:
1024:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1025:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1026:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1027:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1028:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1029:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1030:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1031:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1032:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1033:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1034:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
ARM GAS  /tmp/ccFeRAzt.s 			page 98


1035:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1036:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1037:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1038:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1039:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1040:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter = 0;
1041:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
1042:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1043:FWLIB/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1044:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
1045:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1046:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1047:FWLIB/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 3321              		.loc 1 1047 9 is_stmt 1 view .LVU1273
 3322              		.loc 1 1047 12 is_stmt 0 view .LVU1274
 3323 0370 3AB3     		cbz	r2, .L94
1048:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1049:FWLIB/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
 3324              		.loc 1 1049 18 view .LVU1275
 3325 0372 0025     		movs	r5, #0
 3326              	.LVL498:
 3327              	.L93:
1023:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3328              		.loc 1 1023 87 discriminator 2 view .LVU1276
 3329 0374 1037     		adds	r7, r7, #16
 3330              	.LVL499:
 3331              	.L89:
1023:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3332              		.loc 1 1023 7 discriminator 1 view .LVU1277
 3333 0376 B742     		cmp	r7, r6
 3334 0378 3BD2     		bcs	.L88
1023:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3335              		.loc 1 1023 53 discriminator 3 view .LVU1278
 3336 037a 002D     		cmp	r5, #0
 3337 037c 39D0     		beq	.L88
 3338              	.L90:
1028:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 3339              		.loc 1 1028 9 is_stmt 1 discriminator 1 view .LVU1279
1026:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3340              		.loc 1 1026 15 is_stmt 0 discriminator 1 view .LVU1280
 3341 037e 0120     		movs	r0, #1
 3342 0380 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3343              	.LVL500:
1026:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3344              		.loc 1 1026 14 discriminator 1 view .LVU1281
 3345 0384 0028     		cmp	r0, #0
 3346 0386 FAD0     		beq	.L90
1030:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3347              		.loc 1 1030 9 is_stmt 1 view .LVU1282
 3348 0388 2068     		ldr	r0, [r4]
 3349 038a FFF7FEFF 		bl	CRYP_DataIn
 3350              	.LVL501:
1031:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3351              		.loc 1 1031 9 view .LVU1283
1032:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3352              		.loc 1 1032 9 view .LVU1284
 3353 038e 6068     		ldr	r0, [r4, #4]
ARM GAS  /tmp/ccFeRAzt.s 			page 99


 3354 0390 FFF7FEFF 		bl	CRYP_DataIn
 3355              	.LVL502:
1033:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3356              		.loc 1 1033 9 view .LVU1285
1034:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3357              		.loc 1 1034 9 view .LVU1286
 3358 0394 A068     		ldr	r0, [r4, #8]
 3359 0396 FFF7FEFF 		bl	CRYP_DataIn
 3360              	.LVL503:
1035:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3361              		.loc 1 1035 9 view .LVU1287
1036:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3362              		.loc 1 1036 9 view .LVU1288
 3363 039a E068     		ldr	r0, [r4, #12]
 3364 039c FFF7FEFF 		bl	CRYP_DataIn
 3365              	.LVL504:
1037:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 3366              		.loc 1 1037 9 view .LVU1289
1037:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 3367              		.loc 1 1037 18 is_stmt 0 view .LVU1290
 3368 03a0 1034     		adds	r4, r4, #16
 3369              	.LVL505:
1040:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 3370              		.loc 1 1040 9 is_stmt 1 view .LVU1291
1040:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 3371              		.loc 1 1040 17 is_stmt 0 view .LVU1292
 3372 03a2 0023     		movs	r3, #0
 3373              	.LVL506:
1040:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 3374              		.loc 1 1040 17 view .LVU1293
 3375 03a4 0593     		str	r3, [sp, #20]
 3376              	.LVL507:
 3377              	.L92:
1041:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 3378              		.loc 1 1041 9 is_stmt 1 discriminator 2 view .LVU1294
1043:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 3379              		.loc 1 1043 11 discriminator 2 view .LVU1295
1043:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 3380              		.loc 1 1043 24 is_stmt 0 discriminator 2 view .LVU1296
 3381 03a6 1020     		movs	r0, #16
 3382 03a8 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3383              	.LVL508:
1043:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 3384              		.loc 1 1043 22 discriminator 2 view .LVU1297
 3385 03ac 0246     		mov	r2, r0
 3386              	.LVL509:
1044:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3387              		.loc 1 1044 11 is_stmt 1 discriminator 2 view .LVU1298
1044:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3388              		.loc 1 1044 18 is_stmt 0 discriminator 2 view .LVU1299
 3389 03ae 059B     		ldr	r3, [sp, #20]
 3390 03b0 0133     		adds	r3, r3, #1
 3391 03b2 0593     		str	r3, [sp, #20]
1045:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3392              		.loc 1 1045 26 discriminator 2 view .LVU1300
 3393 03b4 059B     		ldr	r3, [sp, #20]
1045:FWLIB/src/stm32f4xx_cryp_aes.c **** 
ARM GAS  /tmp/ccFeRAzt.s 			page 100


 3394              		.loc 1 1045 9 discriminator 2 view .LVU1301
 3395 03b6 B3F5803F 		cmp	r3, #65536
 3396 03ba D9D0     		beq	.L91
1045:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 3397              		.loc 1 1045 46 discriminator 1 view .LVU1302
 3398 03bc 0028     		cmp	r0, #0
 3399 03be F2D1     		bne	.L92
 3400 03c0 D6E7     		b	.L91
 3401              	.LVL510:
 3402              	.L94:
1050:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1051:FWLIB/src/stm32f4xx_cryp_aes.c ****         else
1052:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1053:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1054:FWLIB/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1055:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
1056:FWLIB/src/stm32f4xx_cryp_aes.c ****           }
 3403              		.loc 1 1056 11 is_stmt 1 discriminator 1 view .LVU1303
1054:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 3404              		.loc 1 1054 17 is_stmt 0 discriminator 1 view .LVU1304
 3405 03c2 0420     		movs	r0, #4
 3406 03c4 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3407              	.LVL511:
1054:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 3408              		.loc 1 1054 16 discriminator 1 view .LVU1305
 3409 03c8 0028     		cmp	r0, #0
 3410 03ca FAD0     		beq	.L94
1057:FWLIB/src/stm32f4xx_cryp_aes.c ****           
1058:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1059:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3411              		.loc 1 1059 11 is_stmt 1 view .LVU1306
 3412              		.loc 1 1059 38 is_stmt 0 view .LVU1307
 3413 03cc FFF7FEFF 		bl	CRYP_DataOut
 3414              	.LVL512:
 3415              		.loc 1 1059 36 view .LVU1308
 3416 03d0 CAF80000 		str	r0, [r10]
1060:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3417              		.loc 1 1060 11 is_stmt 1 view .LVU1309
 3418              	.LVL513:
1061:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3419              		.loc 1 1061 11 view .LVU1310
 3420              		.loc 1 1061 38 is_stmt 0 view .LVU1311
 3421 03d4 FFF7FEFF 		bl	CRYP_DataOut
 3422              	.LVL514:
 3423              		.loc 1 1061 36 view .LVU1312
 3424 03d8 CAF80400 		str	r0, [r10, #4]
1062:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3425              		.loc 1 1062 11 is_stmt 1 view .LVU1313
 3426              	.LVL515:
1063:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3427              		.loc 1 1063 11 view .LVU1314
 3428              		.loc 1 1063 38 is_stmt 0 view .LVU1315
 3429 03dc FFF7FEFF 		bl	CRYP_DataOut
 3430              	.LVL516:
 3431              		.loc 1 1063 36 view .LVU1316
 3432 03e0 CAF80800 		str	r0, [r10, #8]
1064:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 101


 3433              		.loc 1 1064 11 is_stmt 1 view .LVU1317
 3434              	.LVL517:
1065:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3435              		.loc 1 1065 11 view .LVU1318
 3436              		.loc 1 1065 38 is_stmt 0 view .LVU1319
 3437 03e4 FFF7FEFF 		bl	CRYP_DataOut
 3438              	.LVL518:
 3439              		.loc 1 1065 36 view .LVU1320
 3440 03e8 CAF80C00 		str	r0, [r10, #12]
1066:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3441              		.loc 1 1066 11 is_stmt 1 view .LVU1321
 3442              		.loc 1 1066 21 is_stmt 0 view .LVU1322
 3443 03ec 0AF1100A 		add	r10, r10, #16
 3444              	.LVL519:
 3445              		.loc 1 1066 21 view .LVU1323
 3446 03f0 C0E7     		b	.L93
 3447              	.LVL520:
 3448              	.L88:
1067:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1068:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1069:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1070:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1071:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1072:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1073:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 3449              		.loc 1 1073 5 is_stmt 1 view .LVU1324
 3450 03f2 4FF44030 		mov	r0, #196608
 3451 03f6 FFF7FEFF 		bl	CRYP_PhaseConfig
 3452              	.LVL521:
1074:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1075:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1076:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 3453              		.loc 1 1076 5 view .LVU1325
 3454 03fa 0120     		movs	r0, #1
 3455 03fc FFF7FEFF 		bl	CRYP_Cmd
 3456              	.LVL522:
1077:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1078:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 3457              		.loc 1 1078 5 view .LVU1326
 3458              		.loc 1 1078 8 is_stmt 0 view .LVU1327
 3459 0400 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3460              	.LVL523:
 3461              		.loc 1 1078 7 view .LVU1328
 3462 0404 08B9     		cbnz	r0, .L118
1079:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1080:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1081:FWLIB/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1082:FWLIB/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
 3463              		.loc 1 1082 13 view .LVU1329
 3464 0406 0025     		movs	r5, #0
 3465              	.LVL524:
 3466              		.loc 1 1082 13 view .LVU1330
 3467 0408 25E0     		b	.L68
 3468              	.LVL525:
 3469              	.L118:
1083:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1084:FWLIB/src/stm32f4xx_cryp_aes.c ****     
ARM GAS  /tmp/ccFeRAzt.s 			page 102


1085:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
1086:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 3470              		.loc 1 1086 5 is_stmt 1 view .LVU1331
 3471              	.LBB406:
 3472              	.LBI406:
 495:F4_CORE/core_cmInstr.h **** {
 3473              		.loc 2 495 57 view .LVU1332
 3474              	.LBB407:
 3475              		.loc 2 498 3 view .LVU1333
 3476              		.loc 2 498 3 is_stmt 0 view .LVU1334
 3477              	.LBE407:
 3478              	.LBE406:
 3479              		.loc 1 1086 5 view .LVU1335
 3480 040a 0020     		movs	r0, #0
 3481              	.LVL526:
 3482              		.loc 1 1086 5 view .LVU1336
 3483 040c FFF7FEFF 		bl	CRYP_DataIn
 3484              	.LVL527:
1087:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3485              		.loc 1 1087 5 is_stmt 1 view .LVU1337
 3486              	.LBB408:
 3487              	.LBI408:
 495:F4_CORE/core_cmInstr.h **** {
 3488              		.loc 2 495 57 view .LVU1338
 3489              	.LBB409:
 3490              		.loc 2 498 3 view .LVU1339
 3491              		.loc 2 498 3 is_stmt 0 view .LVU1340
 3492              	.LBE409:
 3493              	.LBE408:
 3494              		.loc 1 1087 5 view .LVU1341
 3495 0410 029B     		ldr	r3, [sp, #8]
 3496 0412 18BA     		rev	r0, r3
 3497 0414 FFF7FEFF 		bl	CRYP_DataIn
 3498              	.LVL528:
1088:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3499              		.loc 1 1088 5 is_stmt 1 view .LVU1342
 3500              	.LBB410:
 3501              	.LBI410:
 495:F4_CORE/core_cmInstr.h **** {
 3502              		.loc 2 495 57 view .LVU1343
 3503              	.LBB411:
 3504              		.loc 2 498 3 view .LVU1344
 3505              		.loc 2 498 3 is_stmt 0 view .LVU1345
 3506              	.LBE411:
 3507              	.LBE410:
 3508              		.loc 1 1088 5 view .LVU1346
 3509 0418 0020     		movs	r0, #0
 3510              	.LVL529:
 3511              		.loc 1 1088 5 view .LVU1347
 3512 041a FFF7FEFF 		bl	CRYP_DataIn
 3513              	.LVL530:
1089:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3514              		.loc 1 1089 5 is_stmt 1 view .LVU1348
 3515              	.LBB412:
 3516              	.LBI412:
 495:F4_CORE/core_cmInstr.h **** {
 3517              		.loc 2 495 57 view .LVU1349
ARM GAS  /tmp/ccFeRAzt.s 			page 103


 3518              	.LBB413:
 3519              		.loc 2 498 3 view .LVU1350
 3520              		.loc 2 498 3 is_stmt 0 view .LVU1351
 3521              	.LBE413:
 3522              	.LBE412:
 3523              		.loc 1 1089 5 view .LVU1352
 3524 041e 039B     		ldr	r3, [sp, #12]
 3525 0420 18BA     		rev	r0, r3
 3526 0422 FFF7FEFF 		bl	CRYP_DataIn
 3527              	.LVL531:
1090:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1091:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 3528              		.loc 1 1091 5 is_stmt 1 view .LVU1353
 3529              	.L95:
1092:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1093:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3530              		.loc 1 1093 5 discriminator 1 view .LVU1354
1091:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3531              		.loc 1 1091 11 is_stmt 0 discriminator 1 view .LVU1355
 3532 0426 0420     		movs	r0, #4
 3533 0428 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3534              	.LVL532:
1091:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3535              		.loc 1 1091 10 discriminator 1 view .LVU1356
 3536 042c 0028     		cmp	r0, #0
 3537 042e FAD0     		beq	.L95
1094:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1095:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 3538              		.loc 1 1095 5 is_stmt 1 view .LVU1357
1096:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1097:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3539              		.loc 1 1097 5 view .LVU1358
 3540              		.loc 1 1097 29 is_stmt 0 view .LVU1359
 3541 0430 FFF7FEFF 		bl	CRYP_DataOut
 3542              	.LVL533:
 3543              		.loc 1 1097 27 view .LVU1360
 3544 0434 259B     		ldr	r3, [sp, #148]
 3545 0436 1860     		str	r0, [r3]
1098:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3546              		.loc 1 1098 5 is_stmt 1 view .LVU1361
 3547              	.LVL534:
1099:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3548              		.loc 1 1099 5 view .LVU1362
 3549              		.loc 1 1099 29 is_stmt 0 view .LVU1363
 3550 0438 FFF7FEFF 		bl	CRYP_DataOut
 3551              	.LVL535:
 3552              		.loc 1 1099 27 view .LVU1364
 3553 043c 259B     		ldr	r3, [sp, #148]
 3554 043e 5860     		str	r0, [r3, #4]
1100:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3555              		.loc 1 1100 5 is_stmt 1 view .LVU1365
 3556              	.LVL536:
1101:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3557              		.loc 1 1101 5 view .LVU1366
 3558              		.loc 1 1101 29 is_stmt 0 view .LVU1367
 3559 0440 FFF7FEFF 		bl	CRYP_DataOut
 3560              	.LVL537:
ARM GAS  /tmp/ccFeRAzt.s 			page 104


 3561              		.loc 1 1101 27 view .LVU1368
 3562 0444 259B     		ldr	r3, [sp, #148]
 3563 0446 9860     		str	r0, [r3, #8]
1102:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3564              		.loc 1 1102 5 is_stmt 1 view .LVU1369
 3565              	.LVL538:
1103:FWLIB/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3566              		.loc 1 1103 5 view .LVU1370
 3567              		.loc 1 1103 29 is_stmt 0 view .LVU1371
 3568 0448 FFF7FEFF 		bl	CRYP_DataOut
 3569              	.LVL539:
 3570              		.loc 1 1103 27 view .LVU1372
 3571 044c 259B     		ldr	r3, [sp, #148]
 3572 044e D860     		str	r0, [r3, #12]
1104:FWLIB/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3573              		.loc 1 1104 5 is_stmt 1 view .LVU1373
 3574              	.LVL540:
 3575              	.L81:
1105:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1106:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1107:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 3576              		.loc 1 1107 3 view .LVU1374
 3577 0450 0020     		movs	r0, #0
 3578              	.LVL541:
 3579              		.loc 1 1107 3 is_stmt 0 view .LVU1375
 3580 0452 FFF7FEFF 		bl	CRYP_Cmd
 3581              	.LVL542:
1108:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1109:FWLIB/src/stm32f4xx_cryp_aes.c ****   return status;
 3582              		.loc 1 1109 3 is_stmt 1 view .LVU1376
 3583              	.L68:
1110:FWLIB/src/stm32f4xx_cryp_aes.c **** }
 3584              		.loc 1 1110 1 is_stmt 0 view .LVU1377
 3585 0456 2846     		mov	r0, r5
 3586 0458 17B0     		add	sp, sp, #92
 3587              	.LCFI14:
 3588              		.cfi_remember_state
 3589              		.cfi_def_cfa_offset 36
 3590              		@ sp needed
 3591 045a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3592              	.LVL543:
 3593              	.L97:
 3594              	.LCFI15:
 3595              		.cfi_restore_state
 795:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3596              		.loc 1 795 16 view .LVU1378
 3597 045e 0025     		movs	r5, #0
 3598              	.LVL544:
 795:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3599              		.loc 1 795 16 view .LVU1379
 3600 0460 F9E7     		b	.L68
 3601              	.LVL545:
 3602              	.L99:
 843:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3603              		.loc 1 843 15 view .LVU1380
 3604 0462 0025     		movs	r5, #0
 3605              	.LVL546:
ARM GAS  /tmp/ccFeRAzt.s 			page 105


 843:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3606              		.loc 1 843 15 view .LVU1381
 3607 0464 F7E7     		b	.L68
 3608              	.LVL547:
 3609              	.L103:
 972:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3610              		.loc 1 972 15 view .LVU1382
 3611 0466 0025     		movs	r5, #0
 3612              	.LVL548:
 972:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3613              		.loc 1 972 15 view .LVU1383
 3614 0468 F5E7     		b	.L68
 3615              	.LVL549:
 3616              	.L105:
1020:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3617              		.loc 1 1020 15 view .LVU1384
 3618 046a 0025     		movs	r5, #0
 3619              	.LVL550:
1020:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3620              		.loc 1 1020 15 view .LVU1385
 3621 046c F3E7     		b	.L68
 3622              		.cfi_endproc
 3623              	.LFE126:
 3625              		.section	.text.CRYP_AES_CCM,"ax",%progbits
 3626              		.align	1
 3627              		.global	CRYP_AES_CCM
 3628              		.syntax unified
 3629              		.thumb
 3630              		.thumb_func
 3631              		.fpu fpv4-sp-d16
 3633              	CRYP_AES_CCM:
 3634              	.LVL551:
 3635              	.LFB127:
1111:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1112:FWLIB/src/stm32f4xx_cryp_aes.c **** /**
1113:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CCM Mode. The GCM and CCM modes
1114:FWLIB/src/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
1115:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
1116:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
1117:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
1118:FWLIB/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
1119:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Nonce: the nonce used for AES algorithm. It shall be unique for each processing.
1120:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
1121:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
1122:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
1123:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
1124:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
1125:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes.
1126:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  HBuffer: pointer to temporary buffer used to append the header
1127:FWLIB/src/stm32f4xx_cryp_aes.c ****   *         HBuffer size must be equal to Hlength + 21
1128:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
1129:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
1130:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @param  TAGSize: the size of the TAG (called also MAC).
1131:FWLIB/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
1132:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
1133:FWLIB/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
1134:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
ARM GAS  /tmp/ccFeRAzt.s 			page 106


1135:FWLIB/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CCM(uint8_t Mode, 
1136:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t* Nonce, uint32_t NonceSize,
1137:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
1138:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
1139:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength, uint8_t *HBuffer,
1140:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output,
1141:FWLIB/src/stm32f4xx_cryp_aes.c ****                          uint8_t *AuthTAG, uint32_t TAGSize)
1142:FWLIB/src/stm32f4xx_cryp_aes.c **** {
 3636              		.loc 1 1142 1 is_stmt 1 view -0
 3637              		.cfi_startproc
 3638              		@ args = 36, pretend = 0, frame = 136
 3639              		@ frame_needed = 0, uses_anonymous_args = 0
 3640              		.loc 1 1142 1 is_stmt 0 view .LVU1387
 3641 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3642              	.LCFI16:
 3643              		.cfi_def_cfa_offset 36
 3644              		.cfi_offset 4, -36
 3645              		.cfi_offset 5, -32
 3646              		.cfi_offset 6, -28
 3647              		.cfi_offset 7, -24
 3648              		.cfi_offset 8, -20
 3649              		.cfi_offset 9, -16
 3650              		.cfi_offset 10, -12
 3651              		.cfi_offset 11, -8
 3652              		.cfi_offset 14, -4
 3653 0004 A3B0     		sub	sp, sp, #140
 3654              	.LCFI17:
 3655              		.cfi_def_cfa_offset 176
 3656 0006 0290     		str	r0, [sp, #8]
 3657 0008 9946     		mov	r9, r3
 3658 000a BDF8B0B0 		ldrh	fp, [sp, #176]
 3659 000e DDF8B880 		ldr	r8, [sp, #184]
 3660 0012 DDF8BCC0 		ldr	ip, [sp, #188]
 3661 0016 309C     		ldr	r4, [sp, #192]
 3662 0018 3198     		ldr	r0, [sp, #196]
 3663              	.LVL552:
1143:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 3664              		.loc 1 1143 3 is_stmt 1 view .LVU1388
1144:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 3665              		.loc 1 1144 3 view .LVU1389
1145:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 3666              		.loc 1 1145 3 view .LVU1390
1146:FWLIB/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 3667              		.loc 1 1146 3 view .LVU1391
 3668              		.loc 1 1146 17 is_stmt 0 view .LVU1392
 3669 001a 0023     		movs	r3, #0
 3670              	.LVL553:
 3671              		.loc 1 1146 17 view .LVU1393
 3672 001c 1193     		str	r3, [sp, #68]
1147:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 3673              		.loc 1 1147 3 is_stmt 1 view .LVU1394
 3674              	.LVL554:
1148:FWLIB/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 3675              		.loc 1 1148 3 view .LVU1395
1149:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3676              		.loc 1 1149 3 view .LVU1396
1150:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
ARM GAS  /tmp/ccFeRAzt.s 			page 107


 3677              		.loc 1 1150 3 view .LVU1397
 3678              		.loc 1 1150 12 is_stmt 0 view .LVU1398
 3679 001e 2D9D     		ldr	r5, [sp, #180]
 3680              	.LVL555:
1151:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 3681              		.loc 1 1151 3 is_stmt 1 view .LVU1399
 3682              		.loc 1 1151 12 is_stmt 0 view .LVU1400
 3683 0020 DDF8C8A0 		ldr	r10, [sp, #200]
 3684              	.LVL556:
1152:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 3685              		.loc 1 1152 3 is_stmt 1 view .LVU1401
 3686              		.loc 1 1152 12 is_stmt 0 view .LVU1402
 3687 0024 6646     		mov	r6, ip
 3688              	.LVL557:
1153:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 3689              		.loc 1 1153 3 is_stmt 1 view .LVU1403
 3690              		.loc 1 1153 12 is_stmt 0 view .LVU1404
 3691 0026 339F     		ldr	r7, [sp, #204]
 3692 0028 0397     		str	r7, [sp, #12]
 3693              	.LVL558:
1154:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t headersize = HLength;
 3694              		.loc 1 1154 3 is_stmt 1 view .LVU1405
1155:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 3695              		.loc 1 1155 3 view .LVU1406
1156:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t bufferidx = 0;
 3696              		.loc 1 1156 3 view .LVU1407
1157:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint8_t blockb0[16] = {0};/* Block B0 */
 3697              		.loc 1 1157 3 view .LVU1408
 3698              		.loc 1 1157 11 is_stmt 0 view .LVU1409
 3699 002a 0DF1340E 		add	lr, sp, #52
 3700 002e 0D93     		str	r3, [sp, #52]
 3701 0030 0E93     		str	r3, [sp, #56]
 3702 0032 0F93     		str	r3, [sp, #60]
 3703 0034 1093     		str	r3, [sp, #64]
1158:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint8_t ctr[16] = {0}; /* Counter */
 3704              		.loc 1 1158 3 is_stmt 1 view .LVU1410
 3705              		.loc 1 1158 11 is_stmt 0 view .LVU1411
 3706 0036 09AF     		add	r7, sp, #36
 3707              	.LVL559:
 3708              		.loc 1 1158 11 view .LVU1412
 3709 0038 0993     		str	r3, [sp, #36]
 3710 003a 7B60     		str	r3, [r7, #4]
 3711 003c BB60     		str	r3, [r7, #8]
 3712 003e FB60     		str	r3, [r7, #12]
1159:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t temptag[4] = {0}; /* temporary TAG (MAC) */
 3713              		.loc 1 1159 3 is_stmt 1 view .LVU1413
 3714              		.loc 1 1159 12 is_stmt 0 view .LVU1414
 3715 0040 0593     		str	r3, [sp, #20]
 3716 0042 0693     		str	r3, [sp, #24]
 3717 0044 0793     		str	r3, [sp, #28]
 3718 0046 0893     		str	r3, [sp, #32]
1160:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t ctraddr = (uint32_t)ctr;
 3719              		.loc 1 1160 3 is_stmt 1 view .LVU1415
 3720              	.LVL560:
1161:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t b0addr = (uint32_t)blockb0;
 3721              		.loc 1 1161 3 view .LVU1416
 3722              		.loc 1 1161 12 is_stmt 0 view .LVU1417
ARM GAS  /tmp/ccFeRAzt.s 			page 108


 3723 0048 CDF804E0 		str	lr, [sp, #4]
 3724              	.LVL561:
1162:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1163:FWLIB/src/stm32f4xx_cryp_aes.c ****   /************************ Formatting the header block ***********************/
1164:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3725              		.loc 1 1164 3 is_stmt 1 view .LVU1418
 3726              		.loc 1 1164 5 is_stmt 0 view .LVU1419
 3727 004c 14B3     		cbz	r4, .L120
1165:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1166:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Check that the associated data (or header) length is lower than 2^16 - 2^8 = 65536 - 256 = 6
1167:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(headersize < 65280)
 3728              		.loc 1 1167 5 is_stmt 1 view .LVU1420
 3729              		.loc 1 1167 7 is_stmt 0 view .LVU1421
 3730 004e B4F57F4F 		cmp	r4, #65280
 3731 0052 07D2     		bcs	.L121
1168:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1169:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize >> 8) & 0xFF);
 3732              		.loc 1 1169 7 is_stmt 1 view .LVU1422
 3733              	.LVL562:
 3734              		.loc 1 1169 30 is_stmt 0 view .LVU1423
 3735 0054 C4F30723 		ubfx	r3, r4, #8, #8
 3736              		.loc 1 1169 28 view .LVU1424
 3737 0058 0370     		strb	r3, [r0]
1170:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3738              		.loc 1 1170 7 is_stmt 1 view .LVU1425
 3739              	.LVL563:
 3740              		.loc 1 1170 28 is_stmt 0 view .LVU1426
 3741 005a 4470     		strb	r4, [r0, #1]
1171:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 2;
 3742              		.loc 1 1171 7 is_stmt 1 view .LVU1427
 3743              		.loc 1 1171 18 is_stmt 0 view .LVU1428
 3744 005c 0234     		adds	r4, r4, #2
 3745              	.LVL564:
1170:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3746              		.loc 1 1170 24 view .LVU1429
 3747 005e 0226     		movs	r6, #2
 3748              	.LVL565:
 3749              	.L122:
1172:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1173:FWLIB/src/stm32f4xx_cryp_aes.c ****     else
1174:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1175:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* header is encoded as 0xff || 0xfe || [headersize]32, i.e., six octets */
1176:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFF;
1177:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
1178:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
1179:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
1180:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
1181:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
1182:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
1183:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1184:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Copy the header buffer in internal buffer "HBuffer" */
1185:FWLIB/src/stm32f4xx_cryp_aes.c ****     for(loopcounter = 0; loopcounter < headersize; loopcounter++)
 3750              		.loc 1 1185 5 is_stmt 1 view .LVU1430
 3751              		.loc 1 1185 21 is_stmt 0 view .LVU1431
 3752 0060 0023     		movs	r3, #0
 3753              		.loc 1 1185 5 view .LVU1432
 3754 0062 11E0     		b	.L123
ARM GAS  /tmp/ccFeRAzt.s 			page 109


 3755              	.LVL566:
 3756              	.L121:
1176:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3757              		.loc 1 1176 7 is_stmt 1 view .LVU1433
1176:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3758              		.loc 1 1176 28 is_stmt 0 view .LVU1434
 3759 0064 FF23     		movs	r3, #255
 3760 0066 0370     		strb	r3, [r0]
1177:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3761              		.loc 1 1177 7 is_stmt 1 view .LVU1435
 3762              	.LVL567:
1177:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3763              		.loc 1 1177 28 is_stmt 0 view .LVU1436
 3764 0068 FE23     		movs	r3, #254
 3765 006a 4370     		strb	r3, [r0, #1]
1178:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3766              		.loc 1 1178 7 is_stmt 1 view .LVU1437
 3767              	.LVL568:
1178:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3768              		.loc 1 1178 28 is_stmt 0 view .LVU1438
 3769 006c 0023     		movs	r3, #0
 3770 006e 8370     		strb	r3, [r0, #2]
1179:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
 3771              		.loc 1 1179 7 is_stmt 1 view .LVU1439
 3772              	.LVL569:
1179:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
 3773              		.loc 1 1179 28 is_stmt 0 view .LVU1440
 3774 0070 C370     		strb	r3, [r0, #3]
1180:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3775              		.loc 1 1180 7 is_stmt 1 view .LVU1441
 3776              	.LVL570:
1180:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3777              		.loc 1 1180 28 is_stmt 0 view .LVU1442
 3778 0072 0371     		strb	r3, [r0, #4]
1181:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3779              		.loc 1 1181 7 is_stmt 1 view .LVU1443
 3780              	.LVL571:
1181:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3781              		.loc 1 1181 28 is_stmt 0 view .LVU1444
 3782 0074 4471     		strb	r4, [r0, #5]
1182:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3783              		.loc 1 1182 7 is_stmt 1 view .LVU1445
1182:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3784              		.loc 1 1182 18 is_stmt 0 view .LVU1446
 3785 0076 0634     		adds	r4, r4, #6
 3786              	.LVL572:
1181:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3787              		.loc 1 1181 24 view .LVU1447
 3788 0078 0626     		movs	r6, #6
 3789              	.LVL573:
1181:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3790              		.loc 1 1181 24 view .LVU1448
 3791 007a F1E7     		b	.L122
 3792              	.LVL574:
 3793              	.L124:
1186:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1187:FWLIB/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = Header[loopcounter];
ARM GAS  /tmp/ccFeRAzt.s 			page 110


 3794              		.loc 1 1187 7 is_stmt 1 discriminator 3 view .LVU1449
 3795              		.loc 1 1187 36 is_stmt 0 discriminator 3 view .LVU1450
 3796 007c 1CF803E0 		ldrb	lr, [ip, r3]	@ zero_extendqisi2
 3797              		.loc 1 1187 28 discriminator 3 view .LVU1451
 3798 0080 00F806E0 		strb	lr, [r0, r6]
1185:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3799              		.loc 1 1185 63 discriminator 3 view .LVU1452
 3800 0084 0133     		adds	r3, r3, #1
 3801              	.LVL575:
 3802              		.loc 1 1187 24 discriminator 3 view .LVU1453
 3803 0086 0136     		adds	r6, r6, #1
 3804              	.LVL576:
 3805              	.L123:
1185:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 3806              		.loc 1 1185 5 discriminator 1 view .LVU1454
 3807 0088 9C42     		cmp	r4, r3
 3808 008a F7D8     		bhi	.L124
1188:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1189:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Check if the header size is modulo 16 */
1190:FWLIB/src/stm32f4xx_cryp_aes.c ****     if ((headersize % 16) != 0)
 3809              		.loc 1 1190 5 is_stmt 1 view .LVU1455
 3810              		.loc 1 1190 8 is_stmt 0 view .LVU1456
 3811 008c 14F00F0F 		tst	r4, #15
 3812 0090 2DD1     		bne	.L171
 3813              	.LVL577:
 3814              	.L126:
1191:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1192:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Padd the header buffer with 0s till the HBuffer length is modulo 16 */
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = headersize; loopcounter <= ((headersize/16) + 1) * 16; loopcounter++)
1194:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1195:FWLIB/src/stm32f4xx_cryp_aes.c ****         HBuffer[loopcounter] = 0;
1196:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1197:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Set the header size to modulo 16 */
1198:FWLIB/src/stm32f4xx_cryp_aes.c ****       headersize = ((headersize/16) + 1) * 16;
1199:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1200:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* set the pointer headeraddr to HBuffer */
1201:FWLIB/src/stm32f4xx_cryp_aes.c ****     headeraddr = (uint32_t)HBuffer;
 3815              		.loc 1 1201 5 is_stmt 1 view .LVU1457
 3816              		.loc 1 1201 16 is_stmt 0 view .LVU1458
 3817 0092 0646     		mov	r6, r0
 3818              	.LVL578:
 3819              	.L120:
1202:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1203:FWLIB/src/stm32f4xx_cryp_aes.c ****   /************************* Formatting the block B0 **************************/
1204:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3820              		.loc 1 1204 3 is_stmt 1 view .LVU1459
 3821              		.loc 1 1204 5 is_stmt 0 view .LVU1460
 3822 0094 14B1     		cbz	r4, .L128
1205:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1206:FWLIB/src/stm32f4xx_cryp_aes.c ****     blockb0[0] = 0x40;
 3823              		.loc 1 1206 5 is_stmt 1 view .LVU1461
 3824              		.loc 1 1206 16 is_stmt 0 view .LVU1462
 3825 0096 4023     		movs	r3, #64
 3826 0098 8DF83430 		strb	r3, [sp, #52]
 3827              	.L128:
1207:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1208:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Flags byte */
ARM GAS  /tmp/ccFeRAzt.s 			page 111


1209:FWLIB/src/stm32f4xx_cryp_aes.c ****   blockb0[0] |= 0u | (((( (uint8_t) TAGSize - 2) / 2) & 0x07 ) << 3 ) | ( ( (uint8_t) (15 - NonceSi
 3828              		.loc 1 1209 3 is_stmt 1 view .LVU1463
 3829              		.loc 1 1209 27 is_stmt 0 view .LVU1464
 3830 009c 349B     		ldr	r3, [sp, #208]
 3831 009e DBB2     		uxtb	r3, r3
 3832              		.loc 1 1209 45 view .LVU1465
 3833 00a0 023B     		subs	r3, r3, #2
 3834              		.loc 1 1209 50 view .LVU1466
 3835 00a2 03EBD373 		add	r3, r3, r3, lsr #31
 3836 00a6 5B10     		asrs	r3, r3, #1
 3837              		.loc 1 1209 64 view .LVU1467
 3838 00a8 DB00     		lsls	r3, r3, #3
 3839              		.loc 1 1209 20 view .LVU1468
 3840 00aa 03F03803 		and	r3, r3, #56
 3841              		.loc 1 1209 104 view .LVU1469
 3842 00ae C2F10E00 		rsb	r0, r2, #14
 3843              		.loc 1 1209 109 view .LVU1470
 3844 00b2 00F00700 		and	r0, r0, #7
 3845              		.loc 1 1209 71 view .LVU1471
 3846 00b6 0343     		orrs	r3, r3, r0
 3847              		.loc 1 1209 14 view .LVU1472
 3848 00b8 9DF83400 		ldrb	r0, [sp, #52]	@ zero_extendqisi2
 3849 00bc 0343     		orrs	r3, r3, r0
 3850 00be 8DF83430 		strb	r3, [sp, #52]
1210:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1211:FWLIB/src/stm32f4xx_cryp_aes.c ****   for (loopcounter = 0; loopcounter < NonceSize; loopcounter++)
 3851              		.loc 1 1211 3 is_stmt 1 view .LVU1473
 3852              	.LVL579:
 3853              		.loc 1 1211 20 is_stmt 0 view .LVU1474
 3854 00c2 0023     		movs	r3, #0
 3855              	.LVL580:
 3856              	.L129:
 3857              		.loc 1 1211 3 discriminator 1 view .LVU1475
 3858 00c4 9342     		cmp	r3, r2
 3859 00c6 14D2     		bcs	.L131
1212:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1213:FWLIB/src/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = Nonce[loopcounter];
 3860              		.loc 1 1213 5 is_stmt 1 discriminator 3 view .LVU1476
 3861              		.loc 1 1213 35 is_stmt 0 discriminator 3 view .LVU1477
 3862 00c8 C818     		adds	r0, r1, r3
 3863              		.loc 1 1213 24 discriminator 3 view .LVU1478
 3864 00ca 0133     		adds	r3, r3, #1
 3865              	.LVL581:
 3866              		.loc 1 1213 35 discriminator 3 view .LVU1479
 3867 00cc 90F800C0 		ldrb	ip, [r0]	@ zero_extendqisi2
 3868              		.loc 1 1213 28 discriminator 3 view .LVU1480
 3869 00d0 22A8     		add	r0, sp, #136
 3870 00d2 1844     		add	r0, r0, r3
 3871 00d4 00F854CC 		strb	ip, [r0, #-84]
 3872              	.LVL582:
 3873              		.loc 1 1213 28 discriminator 3 view .LVU1481
 3874 00d8 F4E7     		b	.L129
 3875              	.LVL583:
 3876              	.L127:
1195:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 3877              		.loc 1 1195 9 is_stmt 1 discriminator 3 view .LVU1482
1195:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
ARM GAS  /tmp/ccFeRAzt.s 			page 112


 3878              		.loc 1 1195 30 is_stmt 0 discriminator 3 view .LVU1483
 3879 00da 0023     		movs	r3, #0
 3880 00dc 8355     		strb	r3, [r0, r6]
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3881              		.loc 1 1193 91 discriminator 3 view .LVU1484
 3882 00de 0136     		adds	r6, r6, #1
 3883              	.LVL584:
 3884              	.L125:
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3885              		.loc 1 1193 74 discriminator 1 view .LVU1485
 3886 00e0 24F00F03 		bic	r3, r4, #15
 3887 00e4 1033     		adds	r3, r3, #16
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3888              		.loc 1 1193 7 discriminator 1 view .LVU1486
 3889 00e6 B342     		cmp	r3, r6
 3890 00e8 F7D2     		bcs	.L127
1198:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3891              		.loc 1 1198 18 view .LVU1487
 3892 00ea 1C46     		mov	r4, r3
 3893              	.LVL585:
1198:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 3894              		.loc 1 1198 18 view .LVU1488
 3895 00ec D1E7     		b	.L126
 3896              	.LVL586:
 3897              	.L171:
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3898              		.loc 1 1193 23 view .LVU1489
 3899 00ee 2646     		mov	r6, r4
 3900              	.LVL587:
1193:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 3901              		.loc 1 1193 23 view .LVU1490
 3902 00f0 F6E7     		b	.L125
 3903              	.LVL588:
 3904              	.L131:
1214:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1215:FWLIB/src/stm32f4xx_cryp_aes.c ****   for ( ; loopcounter < 13; loopcounter++)
 3905              		.loc 1 1215 3 discriminator 1 view .LVU1491
 3906 00f2 0C2B     		cmp	r3, #12
 3907 00f4 06D8     		bhi	.L187
1216:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1217:FWLIB/src/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = 0;
 3908              		.loc 1 1217 5 is_stmt 1 discriminator 2 view .LVU1492
 3909              		.loc 1 1217 24 is_stmt 0 discriminator 2 view .LVU1493
 3910 00f6 0133     		adds	r3, r3, #1
 3911              	.LVL589:
 3912              		.loc 1 1217 28 discriminator 2 view .LVU1494
 3913 00f8 22A9     		add	r1, sp, #136
 3914 00fa 1944     		add	r1, r1, r3
 3915 00fc 0020     		movs	r0, #0
 3916 00fe 01F8540C 		strb	r0, [r1, #-84]
 3917              	.LVL590:
 3918              		.loc 1 1217 28 discriminator 2 view .LVU1495
 3919 0102 F6E7     		b	.L131
 3920              	.L187:
1218:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1219:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1220:FWLIB/src/stm32f4xx_cryp_aes.c ****   blockb0[14] = ((ILength >> 8) & 0xFF);
ARM GAS  /tmp/ccFeRAzt.s 			page 113


 3921              		.loc 1 1220 3 is_stmt 1 view .LVU1496
 3922              		.loc 1 1220 27 is_stmt 0 view .LVU1497
 3923 0104 4FEA1823 		lsr	r3, r8, #8
 3924              	.LVL591:
 3925              		.loc 1 1220 15 view .LVU1498
 3926 0108 8DF84230 		strb	r3, [sp, #66]
1221:FWLIB/src/stm32f4xx_cryp_aes.c ****   blockb0[15] = (ILength & 0xFF);
 3927              		.loc 1 1221 3 is_stmt 1 view .LVU1499
 3928              		.loc 1 1221 15 is_stmt 0 view .LVU1500
 3929 010c 8DF84380 		strb	r8, [sp, #67]
1222:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1223:FWLIB/src/stm32f4xx_cryp_aes.c ****   /************************* Formatting the initial counter *******************/
1224:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Byte 0:
1225:FWLIB/src/stm32f4xx_cryp_aes.c ****      Bits 7 and 6 are reserved and shall be set to 0
1226:FWLIB/src/stm32f4xx_cryp_aes.c ****      Bits 3, 4, and 5 shall also be set to 0, to ensure that all the counter blocks
1227:FWLIB/src/stm32f4xx_cryp_aes.c ****      are distinct from B0
1228:FWLIB/src/stm32f4xx_cryp_aes.c ****      Bits 0, 1, and 2 contain the same encoding of q as in B0
1229:FWLIB/src/stm32f4xx_cryp_aes.c ****   */
1230:FWLIB/src/stm32f4xx_cryp_aes.c ****   ctr[0] = blockb0[0] & 0x07;
 3930              		.loc 1 1230 3 is_stmt 1 view .LVU1501
 3931              		.loc 1 1230 19 is_stmt 0 view .LVU1502
 3932 0110 9DF83430 		ldrb	r3, [sp, #52]	@ zero_extendqisi2
 3933              		.loc 1 1230 23 view .LVU1503
 3934 0114 03F00703 		and	r3, r3, #7
 3935              		.loc 1 1230 10 view .LVU1504
 3936 0118 8DF82430 		strb	r3, [sp, #36]
1231:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* byte 1 to NonceSize is the IV (Nonce) */
1232:FWLIB/src/stm32f4xx_cryp_aes.c ****   for(loopcounter = 1; loopcounter < NonceSize + 1; loopcounter++)
 3937              		.loc 1 1232 3 is_stmt 1 view .LVU1505
 3938              	.LVL592:
 3939              		.loc 1 1232 19 is_stmt 0 view .LVU1506
 3940 011c 0123     		movs	r3, #1
 3941              		.loc 1 1232 3 view .LVU1507
 3942 011e 06E0     		b	.L133
 3943              	.LVL593:
 3944              	.L134:
1233:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1234:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctr[loopcounter] = blockb0[loopcounter];
 3945              		.loc 1 1234 5 is_stmt 1 discriminator 3 view .LVU1508
 3946              		.loc 1 1234 31 is_stmt 0 discriminator 3 view .LVU1509
 3947 0120 22A9     		add	r1, sp, #136
 3948 0122 1944     		add	r1, r1, r3
 3949 0124 11F8540C 		ldrb	r0, [r1, #-84]	@ zero_extendqisi2
 3950              		.loc 1 1234 22 discriminator 3 view .LVU1510
 3951 0128 01F8640C 		strb	r0, [r1, #-100]
1232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3952              		.loc 1 1232 64 discriminator 3 view .LVU1511
 3953 012c 0133     		adds	r3, r3, #1
 3954              	.LVL594:
 3955              	.L133:
1232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3956              		.loc 1 1232 48 discriminator 1 view .LVU1512
 3957 012e 511C     		adds	r1, r2, #1
1232:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 3958              		.loc 1 1232 3 discriminator 1 view .LVU1513
 3959 0130 9942     		cmp	r1, r3
 3960 0132 F5D8     		bhi	.L134
ARM GAS  /tmp/ccFeRAzt.s 			page 114


1235:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1236:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Set the LSB to 1 */
1237:FWLIB/src/stm32f4xx_cryp_aes.c ****   ctr[15] |= 0x01;
 3961              		.loc 1 1237 3 is_stmt 1 view .LVU1514
 3962              		.loc 1 1237 11 is_stmt 0 view .LVU1515
 3963 0134 9DF83330 		ldrb	r3, [sp, #51]	@ zero_extendqisi2
 3964              	.LVL595:
 3965              		.loc 1 1237 11 view .LVU1516
 3966 0138 43F00103 		orr	r3, r3, #1
 3967 013c 8DF83330 		strb	r3, [sp, #51]
1238:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1239:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
1240:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 3968              		.loc 1 1240 3 is_stmt 1 view .LVU1517
 3969 0140 16A8     		add	r0, sp, #88
 3970 0142 FFF7FEFF 		bl	CRYP_KeyStructInit
 3971              	.LVL596:
1241:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1242:FWLIB/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 3972              		.loc 1 1242 3 view .LVU1518
 3973 0146 BBF1C00F 		cmp	fp, #192
 3974 014a 6AD0     		beq	.L135
 3975 014c BBF5807F 		cmp	fp, #256
 3976 0150 00F08380 		beq	.L136
 3977 0154 BBF1800F 		cmp	fp, #128
 3978 0158 50D0     		beq	.L188
 3979              	.LVL597:
 3980              	.L137:
1243:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1244:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 128:
1245:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
1246:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1247:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1248:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1249:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1250:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1251:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1252:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1253:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
1254:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
1255:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
1256:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1257:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1258:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1259:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1260:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1261:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1262:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1263:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1264:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1265:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1266:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1267:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
1268:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
1269:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
1270:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
1271:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 115


1272:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
1273:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1274:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1275:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1276:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1277:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1278:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1279:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1280:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1281:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1282:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1283:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1284:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1285:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
1286:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
1287:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
1288:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1289:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1290:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
1291:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = (__REV(*(uint32_t*)(ctraddr)));
 3981              		.loc 1 1291 3 view .LVU1519
 3982              		.loc 1 1291 44 is_stmt 0 view .LVU1520
 3983 015a 099B     		ldr	r3, [sp, #36]
 3984              	.LVL598:
 3985              	.LBB414:
 3986              	.LBI414:
 495:F4_CORE/core_cmInstr.h **** {
 3987              		.loc 2 495 57 is_stmt 1 view .LVU1521
 3988              	.LBB415:
 3989              		.loc 2 498 3 view .LVU1522
 3990              		.loc 2 498 10 is_stmt 0 view .LVU1523
 3991 015c 1BBA     		rev	r3, r3
 3992              	.LVL599:
 3993              		.loc 2 498 10 view .LVU1524
 3994              	.LBE415:
 3995              	.LBE414:
 3996              		.loc 1 1291 41 view .LVU1525
 3997 015e 1293     		str	r3, [sp, #72]
1292:FWLIB/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3998              		.loc 1 1292 3 is_stmt 1 view .LVU1526
 3999              	.LVL600:
1293:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= (__REV(*(uint32_t*)(ctraddr)));
 4000              		.loc 1 1293 3 view .LVU1527
 4001              		.loc 1 1293 44 is_stmt 0 view .LVU1528
 4002 0160 7B68     		ldr	r3, [r7, #4]
 4003              	.LVL601:
 4004              	.LBB416:
 4005              	.LBI416:
 495:F4_CORE/core_cmInstr.h **** {
 4006              		.loc 2 495 57 is_stmt 1 view .LVU1529
 4007              	.LBB417:
 4008              		.loc 2 498 3 view .LVU1530
 4009              		.loc 2 498 10 is_stmt 0 view .LVU1531
 4010 0162 1BBA     		rev	r3, r3
 4011              	.LVL602:
 4012              		.loc 2 498 10 view .LVU1532
 4013              	.LBE417:
ARM GAS  /tmp/ccFeRAzt.s 			page 116


 4014              	.LBE416:
 4015              		.loc 1 1293 41 view .LVU1533
 4016 0164 1393     		str	r3, [sp, #76]
1294:FWLIB/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 4017              		.loc 1 1294 3 is_stmt 1 view .LVU1534
 4018              	.LVL603:
1295:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = (__REV(*(uint32_t*)(ctraddr)));
 4019              		.loc 1 1295 3 view .LVU1535
 4020              		.loc 1 1295 44 is_stmt 0 view .LVU1536
 4021 0166 BB68     		ldr	r3, [r7, #8]
 4022              	.LVL604:
 4023              	.LBB418:
 4024              	.LBI418:
 495:F4_CORE/core_cmInstr.h **** {
 4025              		.loc 2 495 57 is_stmt 1 view .LVU1537
 4026              	.LBB419:
 4027              		.loc 2 498 3 view .LVU1538
 4028              		.loc 2 498 10 is_stmt 0 view .LVU1539
 4029 0168 1BBA     		rev	r3, r3
 4030              	.LVL605:
 4031              		.loc 2 498 10 view .LVU1540
 4032              	.LBE419:
 4033              	.LBE418:
 4034              		.loc 1 1295 41 view .LVU1541
 4035 016a 1493     		str	r3, [sp, #80]
1296:FWLIB/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 4036              		.loc 1 1296 3 is_stmt 1 view .LVU1542
 4037              	.LVL606:
1297:FWLIB/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= (__REV(*(uint32_t*)(ctraddr)));
 4038              		.loc 1 1297 3 view .LVU1543
 4039              		.loc 1 1297 44 is_stmt 0 view .LVU1544
 4040 016c FB68     		ldr	r3, [r7, #12]
 4041              	.LVL607:
 4042              	.LBB420:
 4043              	.LBI420:
 495:F4_CORE/core_cmInstr.h **** {
 4044              		.loc 2 495 57 is_stmt 1 view .LVU1545
 4045              	.LBB421:
 4046              		.loc 2 498 3 view .LVU1546
 4047              		.loc 2 498 10 is_stmt 0 view .LVU1547
 4048 016e 1BBA     		rev	r3, r3
 4049              	.LVL608:
 4050              		.loc 2 498 10 view .LVU1548
 4051              	.LBE421:
 4052              	.LBE420:
 4053              		.loc 1 1297 41 view .LVU1549
 4054 0170 1593     		str	r3, [sp, #84]
1298:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1299:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
1300:FWLIB/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 4055              		.loc 1 1300 3 is_stmt 1 view .LVU1550
 4056              		.loc 1 1300 5 is_stmt 0 view .LVU1551
 4057 0172 029B     		ldr	r3, [sp, #8]
 4058 0174 012B     		cmp	r3, #1
 4059 0176 00F09480 		beq	.L189
1301:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1302:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
ARM GAS  /tmp/ccFeRAzt.s 			page 117


1303:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
1304:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1305:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1306:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
1307:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1308:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1309:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
1310:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1311:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1312:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
1313:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
1314:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
1315:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
1316:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1317:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1318:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1319:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
1320:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1321:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
1322:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1323:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1324:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1325:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1326:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1327:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1328:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1329:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1330:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1331:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1332:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1333:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1334:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1335:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
1336:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1337:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1338:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1339:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
1340:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1341:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1342:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1343:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1344:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1345:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1346:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1347:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1348:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1349:FWLIB/src/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1350:FWLIB/src/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
1351:FWLIB/src/stm32f4xx_cryp_aes.c ****          return(ERROR);
1352:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1353:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1354:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1355:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1356:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1357:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1358:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1359:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
ARM GAS  /tmp/ccFeRAzt.s 			page 118


1360:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1361:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1362:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1363:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1364:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1365:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1366:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1367:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1368:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1369:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1370:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1371:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1372:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1373:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter = 0;
1374:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
1375:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1376:FWLIB/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1377:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
1378:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1379:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1380:FWLIB/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1381:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1382:FWLIB/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
1383:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1384:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1385:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1386:FWLIB/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1387:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
1388:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1389:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1390:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
1391:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1392:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1393:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1394:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1395:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1396:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1397:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1398:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1399:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1400:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1401:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
1403:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1404:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1405:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1406:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1407:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1408:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1409:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1410:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1411:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1412:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1413:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1414:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1415:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1416:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
ARM GAS  /tmp/ccFeRAzt.s 			page 119


1417:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1418:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1419:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1420:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter = 0;
1421:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
1422:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1423:FWLIB/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1424:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
1425:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1426:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1427:FWLIB/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
1428:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1429:FWLIB/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
1430:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1431:FWLIB/src/stm32f4xx_cryp_aes.c ****         else
1432:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1433:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1434:FWLIB/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1435:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
1436:FWLIB/src/stm32f4xx_cryp_aes.c ****           }
1437:FWLIB/src/stm32f4xx_cryp_aes.c ****           
1438:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1439:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1440:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1441:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1442:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1443:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1444:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1445:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1446:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1447:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1448:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1449:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1450:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1451:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1452:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1453:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
1454:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1455:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1456:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1457:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1458:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
1459:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1460:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1461:FWLIB/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1462:FWLIB/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
1463:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1464:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1465:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
1466:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1467:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1468:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1469:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1470:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1471:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1472:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1473:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
ARM GAS  /tmp/ccFeRAzt.s 			page 120


1474:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
1475:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1476:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1477:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1478:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1479:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1480:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1481:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1482:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
1483:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
1484:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
1485:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
1486:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1487:FWLIB/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
1488:FWLIB/src/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
1489:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1490:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1491:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 4060              		.loc 1 1491 5 is_stmt 1 view .LVU1552
 4061 017a FFF7FEFF 		bl	CRYP_FIFOFlush
 4062              	.LVL609:
1492:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1493:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1494:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 4063              		.loc 1 1494 5 view .LVU1553
 4064 017e 16A8     		add	r0, sp, #88
 4065 0180 FFF7FEFF 		bl	CRYP_KeyInit
 4066              	.LVL610:
1495:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1496:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1497:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 4067              		.loc 1 1497 5 view .LVU1554
 4068 0184 12A8     		add	r0, sp, #72
 4069 0186 FFF7FEFF 		bl	CRYP_IVInit
 4070              	.LVL611:
1498:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1499:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1500:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 4071              		.loc 1 1500 5 view .LVU1555
 4072              		.loc 1 1500 41 is_stmt 0 view .LVU1556
 4073 018a 0423     		movs	r3, #4
 4074 018c 1E93     		str	r3, [sp, #120]
1501:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4075              		.loc 1 1501 5 is_stmt 1 view .LVU1557
 4076              		.loc 1 1501 42 is_stmt 0 view .LVU1558
 4077 018e 4FF00813 		mov	r3, #524296
 4078 0192 1F93     		str	r3, [sp, #124]
1502:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4079              		.loc 1 1502 5 is_stmt 1 view .LVU1559
 4080              		.loc 1 1502 42 is_stmt 0 view .LVU1560
 4081 0194 8023     		movs	r3, #128
 4082 0196 2093     		str	r3, [sp, #128]
1503:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4083              		.loc 1 1503 5 is_stmt 1 view .LVU1561
 4084 0198 1EA8     		add	r0, sp, #120
 4085 019a FFF7FEFF 		bl	CRYP_Init
 4086              	.LVL612:
ARM GAS  /tmp/ccFeRAzt.s 			page 121


1504:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1505:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1506:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1507:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 4087              		.loc 1 1507 5 view .LVU1562
 4088 019e 0020     		movs	r0, #0
 4089 01a0 FFF7FEFF 		bl	CRYP_PhaseConfig
 4090              	.LVL613:
1508:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1509:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
 4091              		.loc 1 1509 5 view .LVU1563
1510:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1511:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4092              		.loc 1 1511 5 view .LVU1564
 4093 01a4 0D98     		ldr	r0, [sp, #52]
 4094 01a6 FFF7FEFF 		bl	CRYP_DataIn
 4095              	.LVL614:
1512:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4096              		.loc 1 1512 5 view .LVU1565
1513:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4097              		.loc 1 1513 5 view .LVU1566
 4098 01aa 019B     		ldr	r3, [sp, #4]
 4099 01ac 5868     		ldr	r0, [r3, #4]
 4100 01ae FFF7FEFF 		bl	CRYP_DataIn
 4101              	.LVL615:
1514:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4102              		.loc 1 1514 5 view .LVU1567
1515:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4103              		.loc 1 1515 5 view .LVU1568
 4104 01b2 019A     		ldr	r2, [sp, #4]
 4105 01b4 9068     		ldr	r0, [r2, #8]
 4106 01b6 FFF7FEFF 		bl	CRYP_DataIn
 4107              	.LVL616:
1516:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4108              		.loc 1 1516 5 view .LVU1569
1517:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4109              		.loc 1 1517 5 view .LVU1570
 4110 01ba 019A     		ldr	r2, [sp, #4]
 4111 01bc D068     		ldr	r0, [r2, #12]
 4112 01be FFF7FEFF 		bl	CRYP_DataIn
 4113              	.LVL617:
1518:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1519:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1520:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 4114              		.loc 1 1520 5 view .LVU1571
 4115 01c2 0120     		movs	r0, #1
 4116 01c4 FFF7FEFF 		bl	CRYP_Cmd
 4117              	.LVL618:
1521:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1522:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1523:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 4118              		.loc 1 1523 5 view .LVU1572
 4119              	.L155:
1524:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1525:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 4120              		.loc 1 1525 5 discriminator 1 view .LVU1573
1523:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
ARM GAS  /tmp/ccFeRAzt.s 			page 122


 4121              		.loc 1 1523 11 is_stmt 0 discriminator 1 view .LVU1574
 4122 01c8 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4123              	.LVL619:
1523:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4124              		.loc 1 1523 10 discriminator 1 view .LVU1575
 4125 01cc 0128     		cmp	r0, #1
 4126 01ce FBD0     		beq	.L155
1526:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1527:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1528:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
 4127              		.loc 1 1528 5 is_stmt 1 view .LVU1576
 4128              		.loc 1 1528 7 is_stmt 0 view .LVU1577
 4129 01d0 002C     		cmp	r4, #0
 4130 01d2 40F04D81 		bne	.L190
1148:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4131              		.loc 1 1148 15 view .LVU1578
 4132 01d6 0124     		movs	r4, #1
 4133              	.LVL620:
 4134              	.L156:
1529:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1530:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1531:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1532:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1533:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1534:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1535:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1536:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1537:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1538:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1539:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1540:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1541:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1542:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1543:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1544:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1545:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1546:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1547:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1548:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1549:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1550:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1551:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1552:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1553:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1554:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1555:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1556:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1557:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1558:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1559:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1560:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1561:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1562:FWLIB/src/stm32f4xx_cryp_aes.c ****       counter = 0;
1563:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
1564:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1565:FWLIB/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1566:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
ARM GAS  /tmp/ccFeRAzt.s 			page 123


1567:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1568:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1569:FWLIB/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1570:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1571:FWLIB/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
1572:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1573:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1574:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1575:FWLIB/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1576:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 4135              		.loc 1 1576 5 is_stmt 1 view .LVU1579
 4136              		.loc 1 1576 7 is_stmt 0 view .LVU1580
 4137 01d8 B8F1000F 		cmp	r8, #0
 4138 01dc 00F0C381 		beq	.L161
1577:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1578:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1579:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 4139              		.loc 1 1579 7 is_stmt 1 view .LVU1581
 4140 01e0 4FF40030 		mov	r0, #131072
 4141 01e4 FFF7FEFF 		bl	CRYP_PhaseConfig
 4142              	.LVL621:
1580:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1581:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1582:FWLIB/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 4143              		.loc 1 1582 7 view .LVU1582
 4144 01e8 0120     		movs	r0, #1
 4145 01ea FFF7FEFF 		bl	CRYP_Cmd
 4146              	.LVL622:
1583:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1584:FWLIB/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 4147              		.loc 1 1584 7 view .LVU1583
 4148              		.loc 1 1584 10 is_stmt 0 view .LVU1584
 4149 01ee FFF7FEFF 		bl	CRYP_GetCmdStatus
 4150              	.LVL623:
 4151              		.loc 1 1584 9 view .LVU1585
 4152 01f2 0028     		cmp	r0, #0
 4153 01f4 00F0F981 		beq	.L181
1585:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1586:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1587:FWLIB/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1588:FWLIB/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1589:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1590:FWLIB/src/stm32f4xx_cryp_aes.c ****       
1591:FWLIB/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 4154              		.loc 1 1591 23 view .LVU1586
 4155 01f8 0026     		movs	r6, #0
 4156              	.LVL624:
 4157              		.loc 1 1591 23 view .LVU1587
 4158 01fa 76E1     		b	.L162
 4159              	.LVL625:
 4160              	.L188:
1245:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4161              		.loc 1 1245 5 is_stmt 1 view .LVU1588
1245:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4162              		.loc 1 1245 41 is_stmt 0 view .LVU1589
 4163 01fc 0023     		movs	r3, #0
 4164 01fe 2193     		str	r3, [sp, #132]
ARM GAS  /tmp/ccFeRAzt.s 			page 124


1246:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4165              		.loc 1 1246 5 is_stmt 1 view .LVU1590
1246:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4166              		.loc 1 1246 47 is_stmt 0 view .LVU1591
 4167 0200 D9F80030 		ldr	r3, [r9]
 4168              	.LVL626:
 4169              	.LBB422:
 4170              	.LBI422:
 495:F4_CORE/core_cmInstr.h **** {
 4171              		.loc 2 495 57 is_stmt 1 view .LVU1592
 4172              	.LBB423:
 4173              		.loc 2 498 3 view .LVU1593
 4174              		.loc 2 498 10 is_stmt 0 view .LVU1594
 4175 0204 1BBA     		rev	r3, r3
 4176              	.LVL627:
 4177              		.loc 2 498 10 view .LVU1595
 4178              	.LBE423:
 4179              	.LBE422:
1246:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4180              		.loc 1 1246 45 view .LVU1596
 4181 0206 1A93     		str	r3, [sp, #104]
1247:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4182              		.loc 1 1247 5 is_stmt 1 view .LVU1597
 4183              	.LVL628:
1248:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4184              		.loc 1 1248 5 view .LVU1598
1248:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4185              		.loc 1 1248 47 is_stmt 0 view .LVU1599
 4186 0208 D9F80430 		ldr	r3, [r9, #4]
 4187              	.LVL629:
 4188              	.LBB424:
 4189              	.LBI424:
 495:F4_CORE/core_cmInstr.h **** {
 4190              		.loc 2 495 57 is_stmt 1 view .LVU1600
 4191              	.LBB425:
 4192              		.loc 2 498 3 view .LVU1601
 4193              		.loc 2 498 10 is_stmt 0 view .LVU1602
 4194 020c 1BBA     		rev	r3, r3
 4195              	.LVL630:
 4196              		.loc 2 498 10 view .LVU1603
 4197              	.LBE425:
 4198              	.LBE424:
1248:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4199              		.loc 1 1248 45 view .LVU1604
 4200 020e 1B93     		str	r3, [sp, #108]
1249:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4201              		.loc 1 1249 5 is_stmt 1 view .LVU1605
 4202              	.LVL631:
1250:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4203              		.loc 1 1250 5 view .LVU1606
1250:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4204              		.loc 1 1250 47 is_stmt 0 view .LVU1607
 4205 0210 D9F80830 		ldr	r3, [r9, #8]
 4206              	.LVL632:
 4207              	.LBB426:
 4208              	.LBI426:
 495:F4_CORE/core_cmInstr.h **** {
ARM GAS  /tmp/ccFeRAzt.s 			page 125


 4209              		.loc 2 495 57 is_stmt 1 view .LVU1608
 4210              	.LBB427:
 4211              		.loc 2 498 3 view .LVU1609
 4212              		.loc 2 498 10 is_stmt 0 view .LVU1610
 4213 0214 1BBA     		rev	r3, r3
 4214              	.LVL633:
 4215              		.loc 2 498 10 view .LVU1611
 4216              	.LBE427:
 4217              	.LBE426:
1250:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4218              		.loc 1 1250 45 view .LVU1612
 4219 0216 1C93     		str	r3, [sp, #112]
1251:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4220              		.loc 1 1251 5 is_stmt 1 view .LVU1613
 4221              	.LVL634:
1252:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4222              		.loc 1 1252 5 view .LVU1614
1252:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4223              		.loc 1 1252 47 is_stmt 0 view .LVU1615
 4224 0218 D9F80C30 		ldr	r3, [r9, #12]
 4225              	.LVL635:
 4226              	.LBB428:
 4227              	.LBI428:
 495:F4_CORE/core_cmInstr.h **** {
 4228              		.loc 2 495 57 is_stmt 1 view .LVU1616
 4229              	.LBB429:
 4230              		.loc 2 498 3 view .LVU1617
 4231              		.loc 2 498 10 is_stmt 0 view .LVU1618
 4232 021c 1BBA     		rev	r3, r3
 4233              	.LVL636:
 4234              		.loc 2 498 10 view .LVU1619
 4235              	.LBE429:
 4236              	.LBE428:
1252:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4237              		.loc 1 1252 45 view .LVU1620
 4238 021e 1D93     		str	r3, [sp, #116]
1253:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 192:
 4239              		.loc 1 1253 5 is_stmt 1 view .LVU1621
 4240 0220 9BE7     		b	.L137
 4241              	.LVL637:
 4242              	.L135:
1255:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4243              		.loc 1 1255 5 view .LVU1622
1255:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4244              		.loc 1 1255 42 is_stmt 0 view .LVU1623
 4245 0222 4FF48073 		mov	r3, #256
 4246 0226 2193     		str	r3, [sp, #132]
1256:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4247              		.loc 1 1256 5 is_stmt 1 view .LVU1624
1256:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4248              		.loc 1 1256 47 is_stmt 0 view .LVU1625
 4249 0228 D9F80030 		ldr	r3, [r9]
 4250              	.LVL638:
 4251              	.LBB430:
 4252              	.LBI430:
 495:F4_CORE/core_cmInstr.h **** {
 4253              		.loc 2 495 57 is_stmt 1 view .LVU1626
ARM GAS  /tmp/ccFeRAzt.s 			page 126


 4254              	.LBB431:
 4255              		.loc 2 498 3 view .LVU1627
 4256              		.loc 2 498 10 is_stmt 0 view .LVU1628
 4257 022c 1BBA     		rev	r3, r3
 4258              	.LVL639:
 4259              		.loc 2 498 10 view .LVU1629
 4260              	.LBE431:
 4261              	.LBE430:
1256:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4262              		.loc 1 1256 45 view .LVU1630
 4263 022e 1893     		str	r3, [sp, #96]
1257:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4264              		.loc 1 1257 5 is_stmt 1 view .LVU1631
 4265              	.LVL640:
1258:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4266              		.loc 1 1258 5 view .LVU1632
1258:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4267              		.loc 1 1258 47 is_stmt 0 view .LVU1633
 4268 0230 D9F80430 		ldr	r3, [r9, #4]
 4269              	.LVL641:
 4270              	.LBB432:
 4271              	.LBI432:
 495:F4_CORE/core_cmInstr.h **** {
 4272              		.loc 2 495 57 is_stmt 1 view .LVU1634
 4273              	.LBB433:
 4274              		.loc 2 498 3 view .LVU1635
 4275              		.loc 2 498 10 is_stmt 0 view .LVU1636
 4276 0234 1BBA     		rev	r3, r3
 4277              	.LVL642:
 4278              		.loc 2 498 10 view .LVU1637
 4279              	.LBE433:
 4280              	.LBE432:
1258:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4281              		.loc 1 1258 45 view .LVU1638
 4282 0236 1993     		str	r3, [sp, #100]
1259:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4283              		.loc 1 1259 5 is_stmt 1 view .LVU1639
 4284              	.LVL643:
1260:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4285              		.loc 1 1260 5 view .LVU1640
1260:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4286              		.loc 1 1260 47 is_stmt 0 view .LVU1641
 4287 0238 D9F80830 		ldr	r3, [r9, #8]
 4288              	.LVL644:
 4289              	.LBB434:
 4290              	.LBI434:
 495:F4_CORE/core_cmInstr.h **** {
 4291              		.loc 2 495 57 is_stmt 1 view .LVU1642
 4292              	.LBB435:
 4293              		.loc 2 498 3 view .LVU1643
 4294              		.loc 2 498 10 is_stmt 0 view .LVU1644
 4295 023c 1BBA     		rev	r3, r3
 4296              	.LVL645:
 4297              		.loc 2 498 10 view .LVU1645
 4298              	.LBE435:
 4299              	.LBE434:
1260:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 127


 4300              		.loc 1 1260 45 view .LVU1646
 4301 023e 1A93     		str	r3, [sp, #104]
1261:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4302              		.loc 1 1261 5 is_stmt 1 view .LVU1647
 4303              	.LVL646:
1262:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4304              		.loc 1 1262 5 view .LVU1648
1262:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4305              		.loc 1 1262 47 is_stmt 0 view .LVU1649
 4306 0240 D9F80C30 		ldr	r3, [r9, #12]
 4307              	.LVL647:
 4308              	.LBB436:
 4309              	.LBI436:
 495:F4_CORE/core_cmInstr.h **** {
 4310              		.loc 2 495 57 is_stmt 1 view .LVU1650
 4311              	.LBB437:
 4312              		.loc 2 498 3 view .LVU1651
 4313              		.loc 2 498 10 is_stmt 0 view .LVU1652
 4314 0244 1BBA     		rev	r3, r3
 4315              	.LVL648:
 4316              		.loc 2 498 10 view .LVU1653
 4317              	.LBE437:
 4318              	.LBE436:
1262:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4319              		.loc 1 1262 45 view .LVU1654
 4320 0246 1B93     		str	r3, [sp, #108]
1263:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4321              		.loc 1 1263 5 is_stmt 1 view .LVU1655
 4322              	.LVL649:
1264:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4323              		.loc 1 1264 5 view .LVU1656
1264:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4324              		.loc 1 1264 47 is_stmt 0 view .LVU1657
 4325 0248 D9F81030 		ldr	r3, [r9, #16]
 4326              	.LVL650:
 4327              	.LBB438:
 4328              	.LBI438:
 495:F4_CORE/core_cmInstr.h **** {
 4329              		.loc 2 495 57 is_stmt 1 view .LVU1658
 4330              	.LBB439:
 4331              		.loc 2 498 3 view .LVU1659
 4332              		.loc 2 498 10 is_stmt 0 view .LVU1660
 4333 024c 1BBA     		rev	r3, r3
 4334              	.LVL651:
 4335              		.loc 2 498 10 view .LVU1661
 4336              	.LBE439:
 4337              	.LBE438:
1264:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4338              		.loc 1 1264 45 view .LVU1662
 4339 024e 1C93     		str	r3, [sp, #112]
1265:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4340              		.loc 1 1265 5 is_stmt 1 view .LVU1663
 4341              	.LVL652:
1266:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4342              		.loc 1 1266 5 view .LVU1664
1266:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4343              		.loc 1 1266 47 is_stmt 0 view .LVU1665
ARM GAS  /tmp/ccFeRAzt.s 			page 128


 4344 0250 D9F81430 		ldr	r3, [r9, #20]
 4345              	.LVL653:
 4346              	.LBB440:
 4347              	.LBI440:
 495:F4_CORE/core_cmInstr.h **** {
 4348              		.loc 2 495 57 is_stmt 1 view .LVU1666
 4349              	.LBB441:
 4350              		.loc 2 498 3 view .LVU1667
 4351              		.loc 2 498 10 is_stmt 0 view .LVU1668
 4352 0254 1BBA     		rev	r3, r3
 4353              	.LVL654:
 4354              		.loc 2 498 10 view .LVU1669
 4355              	.LBE441:
 4356              	.LBE440:
1266:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4357              		.loc 1 1266 45 view .LVU1670
 4358 0256 1D93     		str	r3, [sp, #116]
1267:FWLIB/src/stm32f4xx_cryp_aes.c ****     case 256:
 4359              		.loc 1 1267 5 is_stmt 1 view .LVU1671
 4360 0258 7FE7     		b	.L137
 4361              	.LVL655:
 4362              	.L136:
1269:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 4363              		.loc 1 1269 5 view .LVU1672
1269:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 4364              		.loc 1 1269 42 is_stmt 0 view .LVU1673
 4365 025a 4FF40073 		mov	r3, #512
 4366 025e 2193     		str	r3, [sp, #132]
1270:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4367              		.loc 1 1270 5 is_stmt 1 view .LVU1674
1270:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4368              		.loc 1 1270 47 is_stmt 0 view .LVU1675
 4369 0260 D9F80030 		ldr	r3, [r9]
 4370              	.LVL656:
 4371              	.LBB442:
 4372              	.LBI442:
 495:F4_CORE/core_cmInstr.h **** {
 4373              		.loc 2 495 57 is_stmt 1 view .LVU1676
 4374              	.LBB443:
 4375              		.loc 2 498 3 view .LVU1677
 4376              		.loc 2 498 10 is_stmt 0 view .LVU1678
 4377 0264 1BBA     		rev	r3, r3
 4378              	.LVL657:
 4379              		.loc 2 498 10 view .LVU1679
 4380              	.LBE443:
 4381              	.LBE442:
1270:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4382              		.loc 1 1270 45 view .LVU1680
 4383 0266 1693     		str	r3, [sp, #88]
1271:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 4384              		.loc 1 1271 5 is_stmt 1 view .LVU1681
 4385              	.LVL658:
1272:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4386              		.loc 1 1272 5 view .LVU1682
1272:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4387              		.loc 1 1272 47 is_stmt 0 view .LVU1683
 4388 0268 D9F80430 		ldr	r3, [r9, #4]
ARM GAS  /tmp/ccFeRAzt.s 			page 129


 4389              	.LVL659:
 4390              	.LBB444:
 4391              	.LBI444:
 495:F4_CORE/core_cmInstr.h **** {
 4392              		.loc 2 495 57 is_stmt 1 view .LVU1684
 4393              	.LBB445:
 4394              		.loc 2 498 3 view .LVU1685
 4395              		.loc 2 498 10 is_stmt 0 view .LVU1686
 4396 026c 1BBA     		rev	r3, r3
 4397              	.LVL660:
 4398              		.loc 2 498 10 view .LVU1687
 4399              	.LBE445:
 4400              	.LBE444:
1272:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4401              		.loc 1 1272 45 view .LVU1688
 4402 026e 1793     		str	r3, [sp, #92]
1273:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4403              		.loc 1 1273 5 is_stmt 1 view .LVU1689
 4404              	.LVL661:
1274:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4405              		.loc 1 1274 5 view .LVU1690
1274:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4406              		.loc 1 1274 47 is_stmt 0 view .LVU1691
 4407 0270 D9F80830 		ldr	r3, [r9, #8]
 4408              	.LVL662:
 4409              	.LBB446:
 4410              	.LBI446:
 495:F4_CORE/core_cmInstr.h **** {
 4411              		.loc 2 495 57 is_stmt 1 view .LVU1692
 4412              	.LBB447:
 4413              		.loc 2 498 3 view .LVU1693
 4414              		.loc 2 498 10 is_stmt 0 view .LVU1694
 4415 0274 1BBA     		rev	r3, r3
 4416              	.LVL663:
 4417              		.loc 2 498 10 view .LVU1695
 4418              	.LBE447:
 4419              	.LBE446:
1274:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4420              		.loc 1 1274 45 view .LVU1696
 4421 0276 1893     		str	r3, [sp, #96]
1275:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4422              		.loc 1 1275 5 is_stmt 1 view .LVU1697
 4423              	.LVL664:
1276:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4424              		.loc 1 1276 5 view .LVU1698
1276:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4425              		.loc 1 1276 47 is_stmt 0 view .LVU1699
 4426 0278 D9F80C30 		ldr	r3, [r9, #12]
 4427              	.LVL665:
 4428              	.LBB448:
 4429              	.LBI448:
 495:F4_CORE/core_cmInstr.h **** {
 4430              		.loc 2 495 57 is_stmt 1 view .LVU1700
 4431              	.LBB449:
 4432              		.loc 2 498 3 view .LVU1701
 4433              		.loc 2 498 10 is_stmt 0 view .LVU1702
 4434 027c 1BBA     		rev	r3, r3
ARM GAS  /tmp/ccFeRAzt.s 			page 130


 4435              	.LVL666:
 4436              		.loc 2 498 10 view .LVU1703
 4437              	.LBE449:
 4438              	.LBE448:
1276:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4439              		.loc 1 1276 45 view .LVU1704
 4440 027e 1993     		str	r3, [sp, #100]
1277:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4441              		.loc 1 1277 5 is_stmt 1 view .LVU1705
 4442              	.LVL667:
1278:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4443              		.loc 1 1278 5 view .LVU1706
1278:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4444              		.loc 1 1278 47 is_stmt 0 view .LVU1707
 4445 0280 D9F81030 		ldr	r3, [r9, #16]
 4446              	.LVL668:
 4447              	.LBB450:
 4448              	.LBI450:
 495:F4_CORE/core_cmInstr.h **** {
 4449              		.loc 2 495 57 is_stmt 1 view .LVU1708
 4450              	.LBB451:
 4451              		.loc 2 498 3 view .LVU1709
 4452              		.loc 2 498 10 is_stmt 0 view .LVU1710
 4453 0284 1BBA     		rev	r3, r3
 4454              	.LVL669:
 4455              		.loc 2 498 10 view .LVU1711
 4456              	.LBE451:
 4457              	.LBE450:
1278:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4458              		.loc 1 1278 45 view .LVU1712
 4459 0286 1A93     		str	r3, [sp, #104]
1279:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4460              		.loc 1 1279 5 is_stmt 1 view .LVU1713
 4461              	.LVL670:
1280:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4462              		.loc 1 1280 5 view .LVU1714
1280:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4463              		.loc 1 1280 47 is_stmt 0 view .LVU1715
 4464 0288 D9F81430 		ldr	r3, [r9, #20]
 4465              	.LVL671:
 4466              	.LBB452:
 4467              	.LBI452:
 495:F4_CORE/core_cmInstr.h **** {
 4468              		.loc 2 495 57 is_stmt 1 view .LVU1716
 4469              	.LBB453:
 4470              		.loc 2 498 3 view .LVU1717
 4471              		.loc 2 498 10 is_stmt 0 view .LVU1718
 4472 028c 1BBA     		rev	r3, r3
 4473              	.LVL672:
 4474              		.loc 2 498 10 view .LVU1719
 4475              	.LBE453:
 4476              	.LBE452:
1280:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4477              		.loc 1 1280 45 view .LVU1720
 4478 028e 1B93     		str	r3, [sp, #108]
1281:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4479              		.loc 1 1281 5 is_stmt 1 view .LVU1721
ARM GAS  /tmp/ccFeRAzt.s 			page 131


 4480              	.LVL673:
1282:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4481              		.loc 1 1282 5 view .LVU1722
1282:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4482              		.loc 1 1282 47 is_stmt 0 view .LVU1723
 4483 0290 D9F81830 		ldr	r3, [r9, #24]
 4484              	.LVL674:
 4485              	.LBB454:
 4486              	.LBI454:
 495:F4_CORE/core_cmInstr.h **** {
 4487              		.loc 2 495 57 is_stmt 1 view .LVU1724
 4488              	.LBB455:
 4489              		.loc 2 498 3 view .LVU1725
 4490              		.loc 2 498 10 is_stmt 0 view .LVU1726
 4491 0294 1BBA     		rev	r3, r3
 4492              	.LVL675:
 4493              		.loc 2 498 10 view .LVU1727
 4494              	.LBE455:
 4495              	.LBE454:
1282:FWLIB/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4496              		.loc 1 1282 45 view .LVU1728
 4497 0296 1C93     		str	r3, [sp, #112]
1283:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4498              		.loc 1 1283 5 is_stmt 1 view .LVU1729
 4499              	.LVL676:
1284:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4500              		.loc 1 1284 5 view .LVU1730
1284:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4501              		.loc 1 1284 47 is_stmt 0 view .LVU1731
 4502 0298 D9F81C30 		ldr	r3, [r9, #28]
 4503              	.LVL677:
 4504              	.LBB456:
 4505              	.LBI456:
 495:F4_CORE/core_cmInstr.h **** {
 4506              		.loc 2 495 57 is_stmt 1 view .LVU1732
 4507              	.LBB457:
 4508              		.loc 2 498 3 view .LVU1733
 4509              		.loc 2 498 10 is_stmt 0 view .LVU1734
 4510 029c 1BBA     		rev	r3, r3
 4511              	.LVL678:
 4512              		.loc 2 498 10 view .LVU1735
 4513              	.LBE457:
 4514              	.LBE456:
1284:FWLIB/src/stm32f4xx_cryp_aes.c ****     break;
 4515              		.loc 1 1284 45 view .LVU1736
 4516 029e 1D93     		str	r3, [sp, #116]
1285:FWLIB/src/stm32f4xx_cryp_aes.c ****     default:
 4517              		.loc 1 1285 5 is_stmt 1 view .LVU1737
 4518 02a0 5BE7     		b	.L137
 4519              	.LVL679:
 4520              	.L189:
1303:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4521              		.loc 1 1303 5 view .LVU1738
 4522 02a2 FFF7FEFF 		bl	CRYP_FIFOFlush
 4523              	.LVL680:
1306:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4524              		.loc 1 1306 5 view .LVU1739
ARM GAS  /tmp/ccFeRAzt.s 			page 132


 4525 02a6 16A8     		add	r0, sp, #88
 4526 02a8 FFF7FEFF 		bl	CRYP_KeyInit
 4527              	.LVL681:
1309:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4528              		.loc 1 1309 5 view .LVU1740
 4529 02ac 12A8     		add	r0, sp, #72
 4530 02ae FFF7FEFF 		bl	CRYP_IVInit
 4531              	.LVL682:
1312:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4532              		.loc 1 1312 5 view .LVU1741
1312:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4533              		.loc 1 1312 41 is_stmt 0 view .LVU1742
 4534 02b2 4FF00009 		mov	r9, #0
 4535              	.LVL683:
1312:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4536              		.loc 1 1312 41 view .LVU1743
 4537 02b6 CDF87890 		str	r9, [sp, #120]
1313:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4538              		.loc 1 1313 5 is_stmt 1 view .LVU1744
1313:FWLIB/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4539              		.loc 1 1313 42 is_stmt 0 view .LVU1745
 4540 02ba 4FF00813 		mov	r3, #524296
 4541 02be 1F93     		str	r3, [sp, #124]
1314:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4542              		.loc 1 1314 5 is_stmt 1 view .LVU1746
1314:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4543              		.loc 1 1314 42 is_stmt 0 view .LVU1747
 4544 02c0 8023     		movs	r3, #128
 4545 02c2 2093     		str	r3, [sp, #128]
1315:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4546              		.loc 1 1315 5 is_stmt 1 view .LVU1748
 4547 02c4 1EA8     		add	r0, sp, #120
 4548 02c6 FFF7FEFF 		bl	CRYP_Init
 4549              	.LVL684:
1319:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4550              		.loc 1 1319 5 view .LVU1749
 4551 02ca 4846     		mov	r0, r9
 4552 02cc FFF7FEFF 		bl	CRYP_PhaseConfig
 4553              	.LVL685:
1321:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
 4554              		.loc 1 1321 5 view .LVU1750
1323:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4555              		.loc 1 1323 5 view .LVU1751
 4556 02d0 0D98     		ldr	r0, [sp, #52]
 4557 02d2 FFF7FEFF 		bl	CRYP_DataIn
 4558              	.LVL686:
1324:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4559              		.loc 1 1324 5 view .LVU1752
1325:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4560              		.loc 1 1325 5 view .LVU1753
 4561 02d6 019B     		ldr	r3, [sp, #4]
 4562 02d8 5868     		ldr	r0, [r3, #4]
 4563 02da FFF7FEFF 		bl	CRYP_DataIn
 4564              	.LVL687:
1326:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4565              		.loc 1 1326 5 view .LVU1754
1327:FWLIB/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 133


 4566              		.loc 1 1327 5 view .LVU1755
 4567 02de 019A     		ldr	r2, [sp, #4]
 4568 02e0 9068     		ldr	r0, [r2, #8]
 4569 02e2 FFF7FEFF 		bl	CRYP_DataIn
 4570              	.LVL688:
1328:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4571              		.loc 1 1328 5 view .LVU1756
1329:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4572              		.loc 1 1329 5 view .LVU1757
 4573 02e6 019A     		ldr	r2, [sp, #4]
 4574 02e8 D068     		ldr	r0, [r2, #12]
 4575 02ea FFF7FEFF 		bl	CRYP_DataIn
 4576              	.LVL689:
1332:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4577              		.loc 1 1332 5 view .LVU1758
 4578 02ee 0120     		movs	r0, #1
 4579 02f0 FFF7FEFF 		bl	CRYP_Cmd
 4580              	.LVL690:
1335:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4581              		.loc 1 1335 5 view .LVU1759
 4582              	.L139:
1337:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 4583              		.loc 1 1337 5 discriminator 1 view .LVU1760
1335:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4584              		.loc 1 1335 11 is_stmt 0 discriminator 1 view .LVU1761
 4585 02f4 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4586              	.LVL691:
1335:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4587              		.loc 1 1335 10 discriminator 1 view .LVU1762
 4588 02f8 0128     		cmp	r0, #1
 4589 02fa FBD0     		beq	.L139
1339:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4590              		.loc 1 1339 5 is_stmt 1 view .LVU1763
1339:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4591              		.loc 1 1339 7 is_stmt 0 view .LVU1764
 4592 02fc 94B9     		cbnz	r4, .L191
1148:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4593              		.loc 1 1148 15 view .LVU1765
 4594 02fe 0124     		movs	r4, #1
 4595              	.LVL692:
 4596              	.L140:
1387:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4597              		.loc 1 1387 5 is_stmt 1 view .LVU1766
1387:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4598              		.loc 1 1387 7 is_stmt 0 view .LVU1767
 4599 0300 B8F1000F 		cmp	r8, #0
 4600 0304 00F08880 		beq	.L146
1390:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4601              		.loc 1 1390 7 is_stmt 1 view .LVU1768
 4602 0308 4FF40030 		mov	r0, #131072
 4603 030c FFF7FEFF 		bl	CRYP_PhaseConfig
 4604              	.LVL693:
1393:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4605              		.loc 1 1393 7 view .LVU1769
 4606 0310 0120     		movs	r0, #1
 4607 0312 FFF7FEFF 		bl	CRYP_Cmd
 4608              	.LVL694:
ARM GAS  /tmp/ccFeRAzt.s 			page 134


1395:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4609              		.loc 1 1395 7 view .LVU1770
1395:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4610              		.loc 1 1395 10 is_stmt 0 view .LVU1771
 4611 0316 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4612              	.LVL695:
1395:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4613              		.loc 1 1395 9 view .LVU1772
 4614 031a 0028     		cmp	r0, #0
 4615 031c 00F06181 		beq	.L175
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4616              		.loc 1 1402 23 view .LVU1773
 4617 0320 0026     		movs	r6, #0
 4618              	.LVL696:
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4619              		.loc 1 1402 23 view .LVU1774
 4620 0322 3BE0     		b	.L147
 4621              	.LVL697:
 4622              	.L191:
1342:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4623              		.loc 1 1342 7 is_stmt 1 view .LVU1775
 4624 0324 4FF48030 		mov	r0, #65536
 4625 0328 FFF7FEFF 		bl	CRYP_PhaseConfig
 4626              	.LVL698:
1345:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4627              		.loc 1 1345 7 view .LVU1776
 4628 032c 0120     		movs	r0, #1
 4629 032e FFF7FEFF 		bl	CRYP_Cmd
 4630              	.LVL699:
1347:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4631              		.loc 1 1347 7 view .LVU1777
1347:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4632              		.loc 1 1347 10 is_stmt 0 view .LVU1778
 4633 0332 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4634              	.LVL700:
1347:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4635              		.loc 1 1347 9 view .LVU1779
 4636 0336 0028     		cmp	r0, #0
 4637 0338 00F05181 		beq	.L173
1354:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4638              		.loc 1 1354 23 view .LVU1780
 4639 033c 4FF00009 		mov	r9, #0
 4640 0340 13E0     		b	.L142
 4641              	.LVL701:
 4642              	.L143:
1359:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 4643              		.loc 1 1359 9 is_stmt 1 discriminator 1 view .LVU1781
1357:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4644              		.loc 1 1357 15 is_stmt 0 discriminator 1 view .LVU1782
 4645 0342 0120     		movs	r0, #1
 4646 0344 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4647              	.LVL702:
1357:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4648              		.loc 1 1357 14 discriminator 1 view .LVU1783
 4649 0348 0028     		cmp	r0, #0
 4650 034a FAD0     		beq	.L143
1362:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 135


 4651              		.loc 1 1362 9 is_stmt 1 discriminator 2 view .LVU1784
 4652 034c 3068     		ldr	r0, [r6]
 4653 034e FFF7FEFF 		bl	CRYP_DataIn
 4654              	.LVL703:
1363:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4655              		.loc 1 1363 9 discriminator 2 view .LVU1785
1364:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4656              		.loc 1 1364 9 discriminator 2 view .LVU1786
 4657 0352 7068     		ldr	r0, [r6, #4]
 4658 0354 FFF7FEFF 		bl	CRYP_DataIn
 4659              	.LVL704:
1365:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4660              		.loc 1 1365 9 discriminator 2 view .LVU1787
1366:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4661              		.loc 1 1366 9 discriminator 2 view .LVU1788
 4662 0358 B068     		ldr	r0, [r6, #8]
 4663 035a FFF7FEFF 		bl	CRYP_DataIn
 4664              	.LVL705:
1367:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4665              		.loc 1 1367 9 discriminator 2 view .LVU1789
1368:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4666              		.loc 1 1368 9 discriminator 2 view .LVU1790
 4667 035e F068     		ldr	r0, [r6, #12]
 4668 0360 FFF7FEFF 		bl	CRYP_DataIn
 4669              	.LVL706:
1369:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4670              		.loc 1 1369 9 discriminator 2 view .LVU1791
1369:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4671              		.loc 1 1369 19 is_stmt 0 discriminator 2 view .LVU1792
 4672 0364 1036     		adds	r6, r6, #16
 4673              	.LVL707:
1354:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4674              		.loc 1 1354 67 discriminator 2 view .LVU1793
 4675 0366 09F11009 		add	r9, r9, #16
 4676              	.LVL708:
 4677              	.L142:
1354:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4678              		.loc 1 1354 7 discriminator 1 view .LVU1794
 4679 036a 4C45     		cmp	r4, r9
 4680 036c E9D8     		bhi	.L143
1373:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 4681              		.loc 1 1373 7 is_stmt 1 view .LVU1795
1373:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 4682              		.loc 1 1373 15 is_stmt 0 view .LVU1796
 4683 036e 0023     		movs	r3, #0
 4684 0370 1193     		str	r3, [sp, #68]
 4685              	.LVL709:
 4686              	.L145:
1374:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4687              		.loc 1 1374 7 is_stmt 1 discriminator 2 view .LVU1797
1376:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 4688              		.loc 1 1376 9 discriminator 2 view .LVU1798
1376:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 4689              		.loc 1 1376 22 is_stmt 0 discriminator 2 view .LVU1799
 4690 0372 1020     		movs	r0, #16
 4691 0374 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4692              	.LVL710:
ARM GAS  /tmp/ccFeRAzt.s 			page 136


1376:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 4693              		.loc 1 1376 20 discriminator 2 view .LVU1800
 4694 0378 0246     		mov	r2, r0
 4695              	.LVL711:
1377:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4696              		.loc 1 1377 9 is_stmt 1 discriminator 2 view .LVU1801
1377:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4697              		.loc 1 1377 16 is_stmt 0 discriminator 2 view .LVU1802
 4698 037a 119B     		ldr	r3, [sp, #68]
 4699 037c 0133     		adds	r3, r3, #1
 4700 037e 1193     		str	r3, [sp, #68]
1378:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4701              		.loc 1 1378 24 discriminator 2 view .LVU1803
 4702 0380 119B     		ldr	r3, [sp, #68]
1378:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4703              		.loc 1 1378 7 discriminator 2 view .LVU1804
 4704 0382 B3F5803F 		cmp	r3, #65536
 4705 0386 01D0     		beq	.L144
1378:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4706              		.loc 1 1378 44 discriminator 1 view .LVU1805
 4707 0388 0028     		cmp	r0, #0
 4708 038a F2D1     		bne	.L145
 4709              	.L144:
1380:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4710              		.loc 1 1380 7 is_stmt 1 view .LVU1806
1380:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4711              		.loc 1 1380 10 is_stmt 0 view .LVU1807
 4712 038c 0AB9     		cbnz	r2, .L174
1148:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4713              		.loc 1 1148 15 view .LVU1808
 4714 038e 0124     		movs	r4, #1
 4715              	.LVL712:
1148:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4716              		.loc 1 1148 15 view .LVU1809
 4717 0390 B6E7     		b	.L140
 4718              	.LVL713:
 4719              	.L174:
1382:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4720              		.loc 1 1382 16 view .LVU1810
 4721 0392 0024     		movs	r4, #0
 4722              	.LVL714:
1382:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4723              		.loc 1 1382 16 view .LVU1811
 4724 0394 B4E7     		b	.L140
 4725              	.LVL715:
 4726              	.L149:
1427:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4727              		.loc 1 1427 9 is_stmt 1 view .LVU1812
1427:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4728              		.loc 1 1427 12 is_stmt 0 view .LVU1813
 4729 0396 3AB3     		cbz	r2, .L152
1429:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 4730              		.loc 1 1429 18 view .LVU1814
 4731 0398 0024     		movs	r4, #0
 4732              	.LVL716:
 4733              	.L151:
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
ARM GAS  /tmp/ccFeRAzt.s 			page 137


 4734              		.loc 1 1402 87 discriminator 2 view .LVU1815
 4735 039a 1036     		adds	r6, r6, #16
 4736              	.LVL717:
 4737              	.L147:
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4738              		.loc 1 1402 7 discriminator 1 view .LVU1816
 4739 039c 4645     		cmp	r6, r8
 4740 039e 3BD2     		bcs	.L146
1402:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4741              		.loc 1 1402 53 discriminator 3 view .LVU1817
 4742 03a0 002C     		cmp	r4, #0
 4743 03a2 39D0     		beq	.L146
 4744              	.L148:
1407:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 4745              		.loc 1 1407 9 is_stmt 1 discriminator 1 view .LVU1818
1405:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4746              		.loc 1 1405 15 is_stmt 0 discriminator 1 view .LVU1819
 4747 03a4 0120     		movs	r0, #1
 4748 03a6 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4749              	.LVL718:
1405:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4750              		.loc 1 1405 14 discriminator 1 view .LVU1820
 4751 03aa 0028     		cmp	r0, #0
 4752 03ac FAD0     		beq	.L148
1410:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4753              		.loc 1 1410 9 is_stmt 1 view .LVU1821
 4754 03ae 2868     		ldr	r0, [r5]
 4755 03b0 FFF7FEFF 		bl	CRYP_DataIn
 4756              	.LVL719:
1411:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4757              		.loc 1 1411 9 view .LVU1822
1412:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4758              		.loc 1 1412 9 view .LVU1823
 4759 03b4 6868     		ldr	r0, [r5, #4]
 4760 03b6 FFF7FEFF 		bl	CRYP_DataIn
 4761              	.LVL720:
1413:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4762              		.loc 1 1413 9 view .LVU1824
1414:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4763              		.loc 1 1414 9 view .LVU1825
 4764 03ba A868     		ldr	r0, [r5, #8]
 4765 03bc FFF7FEFF 		bl	CRYP_DataIn
 4766              	.LVL721:
1415:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4767              		.loc 1 1415 9 view .LVU1826
1416:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4768              		.loc 1 1416 9 view .LVU1827
 4769 03c0 E868     		ldr	r0, [r5, #12]
 4770 03c2 FFF7FEFF 		bl	CRYP_DataIn
 4771              	.LVL722:
1417:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 4772              		.loc 1 1417 9 view .LVU1828
1417:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 4773              		.loc 1 1417 18 is_stmt 0 view .LVU1829
 4774 03c6 1035     		adds	r5, r5, #16
 4775              	.LVL723:
1420:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
ARM GAS  /tmp/ccFeRAzt.s 			page 138


 4776              		.loc 1 1420 9 is_stmt 1 view .LVU1830
1420:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 4777              		.loc 1 1420 17 is_stmt 0 view .LVU1831
 4778 03c8 0023     		movs	r3, #0
 4779 03ca 1193     		str	r3, [sp, #68]
 4780              	.L150:
1421:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4781              		.loc 1 1421 9 is_stmt 1 discriminator 2 view .LVU1832
1423:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 4782              		.loc 1 1423 11 discriminator 2 view .LVU1833
1423:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 4783              		.loc 1 1423 24 is_stmt 0 discriminator 2 view .LVU1834
 4784 03cc 1020     		movs	r0, #16
 4785 03ce FFF7FEFF 		bl	CRYP_GetFlagStatus
 4786              	.LVL724:
1423:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 4787              		.loc 1 1423 22 discriminator 2 view .LVU1835
 4788 03d2 0246     		mov	r2, r0
 4789              	.LVL725:
1424:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4790              		.loc 1 1424 11 is_stmt 1 discriminator 2 view .LVU1836
1424:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4791              		.loc 1 1424 18 is_stmt 0 discriminator 2 view .LVU1837
 4792 03d4 119B     		ldr	r3, [sp, #68]
 4793 03d6 0133     		adds	r3, r3, #1
 4794 03d8 1193     		str	r3, [sp, #68]
1425:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4795              		.loc 1 1425 26 discriminator 2 view .LVU1838
 4796 03da 119B     		ldr	r3, [sp, #68]
1425:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4797              		.loc 1 1425 9 discriminator 2 view .LVU1839
 4798 03dc B3F5803F 		cmp	r3, #65536
 4799 03e0 D9D0     		beq	.L149
1425:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 4800              		.loc 1 1425 46 discriminator 1 view .LVU1840
 4801 03e2 0028     		cmp	r0, #0
 4802 03e4 F2D1     		bne	.L150
 4803 03e6 D6E7     		b	.L149
 4804              	.LVL726:
 4805              	.L152:
1436:FWLIB/src/stm32f4xx_cryp_aes.c ****           
 4806              		.loc 1 1436 11 is_stmt 1 discriminator 1 view .LVU1841
1434:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 4807              		.loc 1 1434 17 is_stmt 0 discriminator 1 view .LVU1842
 4808 03e8 0420     		movs	r0, #4
 4809 03ea FFF7FEFF 		bl	CRYP_GetFlagStatus
 4810              	.LVL727:
1434:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 4811              		.loc 1 1434 16 discriminator 1 view .LVU1843
 4812 03ee 0028     		cmp	r0, #0
 4813 03f0 FAD0     		beq	.L152
1439:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4814              		.loc 1 1439 11 is_stmt 1 view .LVU1844
1439:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4815              		.loc 1 1439 38 is_stmt 0 view .LVU1845
 4816 03f2 FFF7FEFF 		bl	CRYP_DataOut
 4817              	.LVL728:
ARM GAS  /tmp/ccFeRAzt.s 			page 139


1439:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4818              		.loc 1 1439 36 view .LVU1846
 4819 03f6 CAF80000 		str	r0, [r10]
1440:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4820              		.loc 1 1440 11 is_stmt 1 view .LVU1847
 4821              	.LVL729:
1441:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4822              		.loc 1 1441 11 view .LVU1848
1441:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4823              		.loc 1 1441 38 is_stmt 0 view .LVU1849
 4824 03fa FFF7FEFF 		bl	CRYP_DataOut
 4825              	.LVL730:
1441:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4826              		.loc 1 1441 36 view .LVU1850
 4827 03fe CAF80400 		str	r0, [r10, #4]
1442:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4828              		.loc 1 1442 11 is_stmt 1 view .LVU1851
 4829              	.LVL731:
1443:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4830              		.loc 1 1443 11 view .LVU1852
1443:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4831              		.loc 1 1443 38 is_stmt 0 view .LVU1853
 4832 0402 FFF7FEFF 		bl	CRYP_DataOut
 4833              	.LVL732:
1443:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4834              		.loc 1 1443 36 view .LVU1854
 4835 0406 CAF80800 		str	r0, [r10, #8]
1444:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4836              		.loc 1 1444 11 is_stmt 1 view .LVU1855
 4837              	.LVL733:
1445:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4838              		.loc 1 1445 11 view .LVU1856
1445:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4839              		.loc 1 1445 38 is_stmt 0 view .LVU1857
 4840 040a FFF7FEFF 		bl	CRYP_DataOut
 4841              	.LVL734:
1445:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4842              		.loc 1 1445 36 view .LVU1858
 4843 040e CAF80C00 		str	r0, [r10, #12]
1446:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 4844              		.loc 1 1446 11 is_stmt 1 view .LVU1859
1446:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 4845              		.loc 1 1446 21 is_stmt 0 view .LVU1860
 4846 0412 0AF1100A 		add	r10, r10, #16
 4847              	.LVL735:
1446:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
 4848              		.loc 1 1446 21 view .LVU1861
 4849 0416 C0E7     		b	.L151
 4850              	.LVL736:
 4851              	.L146:
1453:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4852              		.loc 1 1453 5 is_stmt 1 view .LVU1862
 4853 0418 4FF44030 		mov	r0, #196608
 4854 041c FFF7FEFF 		bl	CRYP_PhaseConfig
 4855              	.LVL737:
1456:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4856              		.loc 1 1456 5 view .LVU1863
ARM GAS  /tmp/ccFeRAzt.s 			page 140


 4857 0420 0120     		movs	r0, #1
 4858 0422 FFF7FEFF 		bl	CRYP_Cmd
 4859              	.LVL738:
1458:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4860              		.loc 1 1458 5 view .LVU1864
1458:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4861              		.loc 1 1458 8 is_stmt 0 view .LVU1865
 4862 0426 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4863              	.LVL739:
1458:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4864              		.loc 1 1458 7 view .LVU1866
 4865 042a 08B9     		cbnz	r0, .L192
1462:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 4866              		.loc 1 1462 13 view .LVU1867
 4867 042c 0024     		movs	r4, #0
 4868              	.LVL740:
1462:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 4869              		.loc 1 1462 13 view .LVU1868
 4870 042e D2E0     		b	.L141
 4871              	.LVL741:
 4872              	.L192:
1465:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
 4873              		.loc 1 1465 5 is_stmt 1 view .LVU1869
1467:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4874              		.loc 1 1467 5 view .LVU1870
 4875 0430 0998     		ldr	r0, [sp, #36]
 4876 0432 FFF7FEFF 		bl	CRYP_DataIn
 4877              	.LVL742:
1468:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4878              		.loc 1 1468 5 view .LVU1871
1469:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4879              		.loc 1 1469 5 view .LVU1872
 4880 0436 7868     		ldr	r0, [r7, #4]
 4881 0438 FFF7FEFF 		bl	CRYP_DataIn
 4882              	.LVL743:
1470:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4883              		.loc 1 1470 5 view .LVU1873
1471:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4884              		.loc 1 1471 5 view .LVU1874
 4885 043c B868     		ldr	r0, [r7, #8]
 4886 043e FFF7FEFF 		bl	CRYP_DataIn
 4887              	.LVL744:
1472:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
 4888              		.loc 1 1472 5 view .LVU1875
1474:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4889              		.loc 1 1474 5 view .LVU1876
1474:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4890              		.loc 1 1474 17 is_stmt 0 view .LVU1877
 4891 0442 F868     		ldr	r0, [r7, #12]
1474:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4892              		.loc 1 1474 5 view .LVU1878
 4893 0444 20F08070 		bic	r0, r0, #16777216
 4894 0448 FFF7FEFF 		bl	CRYP_DataIn
 4895              	.LVL745:
1477:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4896              		.loc 1 1477 5 is_stmt 1 view .LVU1879
 4897              	.L153:
ARM GAS  /tmp/ccFeRAzt.s 			page 141


1479:FWLIB/src/stm32f4xx_cryp_aes.c ****     
 4898              		.loc 1 1479 5 discriminator 1 view .LVU1880
1477:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4899              		.loc 1 1477 11 is_stmt 0 discriminator 1 view .LVU1881
 4900 044c 0420     		movs	r0, #4
 4901 044e FFF7FEFF 		bl	CRYP_GetFlagStatus
 4902              	.LVL746:
1477:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 4903              		.loc 1 1477 10 discriminator 1 view .LVU1882
 4904 0452 0028     		cmp	r0, #0
 4905 0454 FAD0     		beq	.L153
1482:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4906              		.loc 1 1482 5 is_stmt 1 view .LVU1883
1482:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4907              		.loc 1 1482 18 is_stmt 0 view .LVU1884
 4908 0456 FFF7FEFF 		bl	CRYP_DataOut
 4909              	.LVL747:
1482:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4910              		.loc 1 1482 16 view .LVU1885
 4911 045a 0590     		str	r0, [sp, #20]
1483:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4912              		.loc 1 1483 5 is_stmt 1 view .LVU1886
1483:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4913              		.loc 1 1483 18 is_stmt 0 view .LVU1887
 4914 045c FFF7FEFF 		bl	CRYP_DataOut
 4915              	.LVL748:
1483:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4916              		.loc 1 1483 16 view .LVU1888
 4917 0460 0690     		str	r0, [sp, #24]
1484:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4918              		.loc 1 1484 5 is_stmt 1 view .LVU1889
1484:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4919              		.loc 1 1484 18 is_stmt 0 view .LVU1890
 4920 0462 FFF7FEFF 		bl	CRYP_DataOut
 4921              	.LVL749:
1484:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4922              		.loc 1 1484 16 view .LVU1891
 4923 0466 0790     		str	r0, [sp, #28]
1485:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 4924              		.loc 1 1485 5 is_stmt 1 view .LVU1892
1485:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 4925              		.loc 1 1485 18 is_stmt 0 view .LVU1893
 4926 0468 FFF7FEFF 		bl	CRYP_DataOut
 4927              	.LVL750:
1485:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
 4928              		.loc 1 1485 16 view .LVU1894
 4929 046c 0890     		str	r0, [sp, #32]
 4930 046e A5E0     		b	.L154
 4931              	.LVL751:
 4932              	.L190:
1531:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4933              		.loc 1 1531 7 is_stmt 1 view .LVU1895
 4934 0470 4FF48030 		mov	r0, #65536
 4935 0474 FFF7FEFF 		bl	CRYP_PhaseConfig
 4936              	.LVL752:
1534:FWLIB/src/stm32f4xx_cryp_aes.c ****       
 4937              		.loc 1 1534 7 view .LVU1896
ARM GAS  /tmp/ccFeRAzt.s 			page 142


 4938 0478 0120     		movs	r0, #1
 4939 047a FFF7FEFF 		bl	CRYP_Cmd
 4940              	.LVL753:
1536:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4941              		.loc 1 1536 7 view .LVU1897
1536:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4942              		.loc 1 1536 10 is_stmt 0 view .LVU1898
 4943 047e FFF7FEFF 		bl	CRYP_GetCmdStatus
 4944              	.LVL754:
1536:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4945              		.loc 1 1536 9 view .LVU1899
 4946 0482 0028     		cmp	r0, #0
 4947 0484 00F0AF80 		beq	.L179
1543:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4948              		.loc 1 1543 23 view .LVU1900
 4949 0488 4FF00009 		mov	r9, #0
 4950              	.LVL755:
1543:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4951              		.loc 1 1543 23 view .LVU1901
 4952 048c 0EE0     		b	.L157
 4953              	.LVL756:
 4954              	.L194:
1551:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4955              		.loc 1 1551 9 is_stmt 1 discriminator 2 view .LVU1902
 4956 048e 3068     		ldr	r0, [r6]
 4957 0490 FFF7FEFF 		bl	CRYP_DataIn
 4958              	.LVL757:
1552:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4959              		.loc 1 1552 9 discriminator 2 view .LVU1903
1553:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4960              		.loc 1 1553 9 discriminator 2 view .LVU1904
 4961 0494 7068     		ldr	r0, [r6, #4]
 4962 0496 FFF7FEFF 		bl	CRYP_DataIn
 4963              	.LVL758:
1554:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4964              		.loc 1 1554 9 discriminator 2 view .LVU1905
1555:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4965              		.loc 1 1555 9 discriminator 2 view .LVU1906
 4966 049a B068     		ldr	r0, [r6, #8]
 4967 049c FFF7FEFF 		bl	CRYP_DataIn
 4968              	.LVL759:
1556:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4969              		.loc 1 1556 9 discriminator 2 view .LVU1907
1557:FWLIB/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4970              		.loc 1 1557 9 discriminator 2 view .LVU1908
 4971 04a0 F068     		ldr	r0, [r6, #12]
 4972 04a2 FFF7FEFF 		bl	CRYP_DataIn
 4973              	.LVL760:
1558:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4974              		.loc 1 1558 9 discriminator 2 view .LVU1909
1558:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 4975              		.loc 1 1558 19 is_stmt 0 discriminator 2 view .LVU1910
 4976 04a6 1036     		adds	r6, r6, #16
 4977              	.LVL761:
1543:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4978              		.loc 1 1543 67 discriminator 2 view .LVU1911
 4979 04a8 09F11009 		add	r9, r9, #16
ARM GAS  /tmp/ccFeRAzt.s 			page 143


 4980              	.LVL762:
 4981              	.L157:
1543:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 4982              		.loc 1 1543 7 discriminator 1 view .LVU1912
 4983 04ac 4C45     		cmp	r4, r9
 4984 04ae 05D9     		bls	.L193
 4985              	.L158:
1548:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 4986              		.loc 1 1548 9 is_stmt 1 discriminator 1 view .LVU1913
1546:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4987              		.loc 1 1546 15 is_stmt 0 discriminator 1 view .LVU1914
 4988 04b0 0120     		movs	r0, #1
 4989 04b2 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4990              	.LVL763:
1546:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 4991              		.loc 1 1546 14 discriminator 1 view .LVU1915
 4992 04b6 0028     		cmp	r0, #0
 4993 04b8 FAD0     		beq	.L158
 4994 04ba E8E7     		b	.L194
 4995              	.L193:
1562:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 4996              		.loc 1 1562 7 is_stmt 1 view .LVU1916
1562:FWLIB/src/stm32f4xx_cryp_aes.c ****       do
 4997              		.loc 1 1562 15 is_stmt 0 view .LVU1917
 4998 04bc 0023     		movs	r3, #0
 4999 04be 1193     		str	r3, [sp, #68]
 5000              	.LVL764:
 5001              	.L160:
1563:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 5002              		.loc 1 1563 7 is_stmt 1 discriminator 2 view .LVU1918
1565:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 5003              		.loc 1 1565 9 discriminator 2 view .LVU1919
1565:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 5004              		.loc 1 1565 22 is_stmt 0 discriminator 2 view .LVU1920
 5005 04c0 1020     		movs	r0, #16
 5006 04c2 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5007              	.LVL765:
1565:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter++;
 5008              		.loc 1 1565 20 discriminator 2 view .LVU1921
 5009 04c6 0246     		mov	r2, r0
 5010              	.LVL766:
1566:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5011              		.loc 1 1566 9 is_stmt 1 discriminator 2 view .LVU1922
1566:FWLIB/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5012              		.loc 1 1566 16 is_stmt 0 discriminator 2 view .LVU1923
 5013 04c8 119B     		ldr	r3, [sp, #68]
 5014 04ca 0133     		adds	r3, r3, #1
 5015 04cc 1193     		str	r3, [sp, #68]
1567:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 5016              		.loc 1 1567 24 discriminator 2 view .LVU1924
 5017 04ce 119B     		ldr	r3, [sp, #68]
1567:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 5018              		.loc 1 1567 7 discriminator 2 view .LVU1925
 5019 04d0 B3F5803F 		cmp	r3, #65536
 5020 04d4 01D0     		beq	.L159
1567:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 5021              		.loc 1 1567 44 discriminator 1 view .LVU1926
ARM GAS  /tmp/ccFeRAzt.s 			page 144


 5022 04d6 0028     		cmp	r0, #0
 5023 04d8 F2D1     		bne	.L160
 5024              	.L159:
1569:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 5025              		.loc 1 1569 7 is_stmt 1 view .LVU1927
1569:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 5026              		.loc 1 1569 10 is_stmt 0 view .LVU1928
 5027 04da 0AB9     		cbnz	r2, .L180
1148:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 5028              		.loc 1 1148 15 view .LVU1929
 5029 04dc 0124     		movs	r4, #1
 5030              	.LVL767:
1148:FWLIB/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 5031              		.loc 1 1148 15 view .LVU1930
 5032 04de 7BE6     		b	.L156
 5033              	.LVL768:
 5034              	.L180:
1571:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 5035              		.loc 1 1571 16 view .LVU1931
 5036 04e0 0024     		movs	r4, #0
 5037              	.LVL769:
1571:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 5038              		.loc 1 1571 16 view .LVU1932
 5039 04e2 79E6     		b	.L156
 5040              	.LVL770:
 5041              	.L164:
1592:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
1593:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1594:FWLIB/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1595:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1596:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1597:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1598:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1599:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1600:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1601:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1602:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1603:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1604:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1605:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1606:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1607:FWLIB/src/stm32f4xx_cryp_aes.c ****         
1608:FWLIB/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1609:FWLIB/src/stm32f4xx_cryp_aes.c ****         counter = 0;
1610:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
1611:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1612:FWLIB/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1613:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
1614:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1615:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1616:FWLIB/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 5042              		.loc 1 1616 9 is_stmt 1 view .LVU1933
 5043              		.loc 1 1616 12 is_stmt 0 view .LVU1934
 5044 04e4 3AB3     		cbz	r2, .L167
1617:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1618:FWLIB/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
 5045              		.loc 1 1618 18 view .LVU1935
ARM GAS  /tmp/ccFeRAzt.s 			page 145


 5046 04e6 0024     		movs	r4, #0
 5047              	.LVL771:
 5048              	.L166:
1591:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 5049              		.loc 1 1591 87 discriminator 2 view .LVU1936
 5050 04e8 1036     		adds	r6, r6, #16
 5051              	.LVL772:
 5052              	.L162:
1591:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 5053              		.loc 1 1591 7 discriminator 1 view .LVU1937
 5054 04ea 4645     		cmp	r6, r8
 5055 04ec 3BD2     		bcs	.L161
1591:FWLIB/src/stm32f4xx_cryp_aes.c ****       {
 5056              		.loc 1 1591 53 discriminator 3 view .LVU1938
 5057 04ee 002C     		cmp	r4, #0
 5058 04f0 39D0     		beq	.L161
 5059              	.L163:
1596:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 5060              		.loc 1 1596 9 is_stmt 1 discriminator 1 view .LVU1939
1594:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 5061              		.loc 1 1594 15 is_stmt 0 discriminator 1 view .LVU1940
 5062 04f2 0120     		movs	r0, #1
 5063 04f4 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5064              	.LVL773:
1594:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 5065              		.loc 1 1594 14 discriminator 1 view .LVU1941
 5066 04f8 0028     		cmp	r0, #0
 5067 04fa FAD0     		beq	.L163
1599:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5068              		.loc 1 1599 9 is_stmt 1 view .LVU1942
 5069 04fc 2868     		ldr	r0, [r5]
 5070 04fe FFF7FEFF 		bl	CRYP_DataIn
 5071              	.LVL774:
1600:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5072              		.loc 1 1600 9 view .LVU1943
1601:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5073              		.loc 1 1601 9 view .LVU1944
 5074 0502 6868     		ldr	r0, [r5, #4]
 5075 0504 FFF7FEFF 		bl	CRYP_DataIn
 5076              	.LVL775:
1602:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5077              		.loc 1 1602 9 view .LVU1945
1603:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5078              		.loc 1 1603 9 view .LVU1946
 5079 0508 A868     		ldr	r0, [r5, #8]
 5080 050a FFF7FEFF 		bl	CRYP_DataIn
 5081              	.LVL776:
1604:FWLIB/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5082              		.loc 1 1604 9 view .LVU1947
1605:FWLIB/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5083              		.loc 1 1605 9 view .LVU1948
 5084 050e E868     		ldr	r0, [r5, #12]
 5085 0510 FFF7FEFF 		bl	CRYP_DataIn
 5086              	.LVL777:
1606:FWLIB/src/stm32f4xx_cryp_aes.c ****         
 5087              		.loc 1 1606 9 view .LVU1949
1606:FWLIB/src/stm32f4xx_cryp_aes.c ****         
ARM GAS  /tmp/ccFeRAzt.s 			page 146


 5088              		.loc 1 1606 18 is_stmt 0 view .LVU1950
 5089 0514 1035     		adds	r5, r5, #16
 5090              	.LVL778:
1609:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 5091              		.loc 1 1609 9 is_stmt 1 view .LVU1951
1609:FWLIB/src/stm32f4xx_cryp_aes.c ****         do
 5092              		.loc 1 1609 17 is_stmt 0 view .LVU1952
 5093 0516 0023     		movs	r3, #0
 5094 0518 1193     		str	r3, [sp, #68]
 5095              	.L165:
1610:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
 5096              		.loc 1 1610 9 is_stmt 1 discriminator 2 view .LVU1953
1612:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 5097              		.loc 1 1612 11 discriminator 2 view .LVU1954
1612:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 5098              		.loc 1 1612 24 is_stmt 0 discriminator 2 view .LVU1955
 5099 051a 1020     		movs	r0, #16
 5100 051c FFF7FEFF 		bl	CRYP_GetFlagStatus
 5101              	.LVL779:
1612:FWLIB/src/stm32f4xx_cryp_aes.c ****           counter++;
 5102              		.loc 1 1612 22 discriminator 2 view .LVU1956
 5103 0520 0246     		mov	r2, r0
 5104              	.LVL780:
1613:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5105              		.loc 1 1613 11 is_stmt 1 discriminator 2 view .LVU1957
1613:FWLIB/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5106              		.loc 1 1613 18 is_stmt 0 discriminator 2 view .LVU1958
 5107 0522 119B     		ldr	r3, [sp, #68]
 5108 0524 0133     		adds	r3, r3, #1
 5109 0526 1193     		str	r3, [sp, #68]
1614:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 5110              		.loc 1 1614 26 discriminator 2 view .LVU1959
 5111 0528 119B     		ldr	r3, [sp, #68]
1614:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 5112              		.loc 1 1614 9 discriminator 2 view .LVU1960
 5113 052a B3F5803F 		cmp	r3, #65536
 5114 052e D9D0     		beq	.L164
1614:FWLIB/src/stm32f4xx_cryp_aes.c **** 
 5115              		.loc 1 1614 46 discriminator 1 view .LVU1961
 5116 0530 0028     		cmp	r0, #0
 5117 0532 F2D1     		bne	.L165
 5118 0534 D6E7     		b	.L164
 5119              	.LVL781:
 5120              	.L167:
1619:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1620:FWLIB/src/stm32f4xx_cryp_aes.c ****         else
1621:FWLIB/src/stm32f4xx_cryp_aes.c ****         {
1622:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1623:FWLIB/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1624:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
1625:FWLIB/src/stm32f4xx_cryp_aes.c ****           }
 5121              		.loc 1 1625 11 is_stmt 1 discriminator 1 view .LVU1962
1623:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 5122              		.loc 1 1623 17 is_stmt 0 discriminator 1 view .LVU1963
 5123 0536 0420     		movs	r0, #4
 5124 0538 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5125              	.LVL782:
ARM GAS  /tmp/ccFeRAzt.s 			page 147


1623:FWLIB/src/stm32f4xx_cryp_aes.c ****           {
 5126              		.loc 1 1623 16 discriminator 1 view .LVU1964
 5127 053c 0028     		cmp	r0, #0
 5128 053e FAD0     		beq	.L167
1626:FWLIB/src/stm32f4xx_cryp_aes.c ****           
1627:FWLIB/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1628:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5129              		.loc 1 1628 11 is_stmt 1 view .LVU1965
 5130              		.loc 1 1628 38 is_stmt 0 view .LVU1966
 5131 0540 FFF7FEFF 		bl	CRYP_DataOut
 5132              	.LVL783:
 5133              		.loc 1 1628 36 view .LVU1967
 5134 0544 CAF80000 		str	r0, [r10]
1629:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5135              		.loc 1 1629 11 is_stmt 1 view .LVU1968
 5136              	.LVL784:
1630:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5137              		.loc 1 1630 11 view .LVU1969
 5138              		.loc 1 1630 38 is_stmt 0 view .LVU1970
 5139 0548 FFF7FEFF 		bl	CRYP_DataOut
 5140              	.LVL785:
 5141              		.loc 1 1630 36 view .LVU1971
 5142 054c CAF80400 		str	r0, [r10, #4]
1631:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5143              		.loc 1 1631 11 is_stmt 1 view .LVU1972
 5144              	.LVL786:
1632:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5145              		.loc 1 1632 11 view .LVU1973
 5146              		.loc 1 1632 38 is_stmt 0 view .LVU1974
 5147 0550 FFF7FEFF 		bl	CRYP_DataOut
 5148              	.LVL787:
 5149              		.loc 1 1632 36 view .LVU1975
 5150 0554 CAF80800 		str	r0, [r10, #8]
1633:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5151              		.loc 1 1633 11 is_stmt 1 view .LVU1976
 5152              	.LVL788:
1634:FWLIB/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5153              		.loc 1 1634 11 view .LVU1977
 5154              		.loc 1 1634 38 is_stmt 0 view .LVU1978
 5155 0558 FFF7FEFF 		bl	CRYP_DataOut
 5156              	.LVL789:
 5157              		.loc 1 1634 36 view .LVU1979
 5158 055c CAF80C00 		str	r0, [r10, #12]
1635:FWLIB/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5159              		.loc 1 1635 11 is_stmt 1 view .LVU1980
 5160              		.loc 1 1635 21 is_stmt 0 view .LVU1981
 5161 0560 0AF1100A 		add	r10, r10, #16
 5162              	.LVL790:
 5163              		.loc 1 1635 21 view .LVU1982
 5164 0564 C0E7     		b	.L166
 5165              	.LVL791:
 5166              	.L161:
1636:FWLIB/src/stm32f4xx_cryp_aes.c ****         }
1637:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
1638:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1639:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1640:FWLIB/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
ARM GAS  /tmp/ccFeRAzt.s 			page 148


1641:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1642:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 5167              		.loc 1 1642 5 is_stmt 1 view .LVU1983
 5168 0566 4FF44030 		mov	r0, #196608
 5169 056a FFF7FEFF 		bl	CRYP_PhaseConfig
 5170              	.LVL792:
1643:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1644:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1645:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 5171              		.loc 1 1645 5 view .LVU1984
 5172 056e 0120     		movs	r0, #1
 5173 0570 FFF7FEFF 		bl	CRYP_Cmd
 5174              	.LVL793:
1646:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1647:FWLIB/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 5175              		.loc 1 1647 5 view .LVU1985
 5176              		.loc 1 1647 8 is_stmt 0 view .LVU1986
 5177 0574 FFF7FEFF 		bl	CRYP_GetCmdStatus
 5178              	.LVL794:
 5179              		.loc 1 1647 7 view .LVU1987
 5180 0578 08B9     		cbnz	r0, .L195
1648:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1649:FWLIB/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1650:FWLIB/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1651:FWLIB/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
 5181              		.loc 1 1651 13 view .LVU1988
 5182 057a 0024     		movs	r4, #0
 5183              	.LVL795:
 5184              		.loc 1 1651 13 view .LVU1989
 5185 057c 2BE0     		b	.L141
 5186              	.LVL796:
 5187              	.L195:
1652:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
1653:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1654:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
 5188              		.loc 1 1654 5 is_stmt 1 view .LVU1990
1655:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1656:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5189              		.loc 1 1656 5 view .LVU1991
 5190 057e 0998     		ldr	r0, [sp, #36]
 5191 0580 FFF7FEFF 		bl	CRYP_DataIn
 5192              	.LVL797:
1657:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5193              		.loc 1 1657 5 view .LVU1992
1658:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5194              		.loc 1 1658 5 view .LVU1993
 5195 0584 7868     		ldr	r0, [r7, #4]
 5196 0586 FFF7FEFF 		bl	CRYP_DataIn
 5197              	.LVL798:
1659:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5198              		.loc 1 1659 5 view .LVU1994
1660:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5199              		.loc 1 1660 5 view .LVU1995
 5200 058a B868     		ldr	r0, [r7, #8]
 5201 058c FFF7FEFF 		bl	CRYP_DataIn
 5202              	.LVL799:
1661:FWLIB/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
ARM GAS  /tmp/ccFeRAzt.s 			page 149


 5203              		.loc 1 1661 5 view .LVU1996
1662:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1663:FWLIB/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
 5204              		.loc 1 1663 5 view .LVU1997
 5205              		.loc 1 1663 17 is_stmt 0 view .LVU1998
 5206 0590 F868     		ldr	r0, [r7, #12]
 5207              		.loc 1 1663 5 view .LVU1999
 5208 0592 20F08070 		bic	r0, r0, #16777216
 5209 0596 FFF7FEFF 		bl	CRYP_DataIn
 5210              	.LVL800:
1664:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1665:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1666:FWLIB/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 5211              		.loc 1 1666 5 is_stmt 1 view .LVU2000
 5212              	.L168:
1667:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
1668:FWLIB/src/stm32f4xx_cryp_aes.c ****     }
 5213              		.loc 1 1668 5 discriminator 1 view .LVU2001
1666:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 5214              		.loc 1 1666 11 is_stmt 0 discriminator 1 view .LVU2002
 5215 059a 0420     		movs	r0, #4
 5216 059c FFF7FEFF 		bl	CRYP_GetFlagStatus
 5217              	.LVL801:
1666:FWLIB/src/stm32f4xx_cryp_aes.c ****     {
 5218              		.loc 1 1666 10 discriminator 1 view .LVU2003
 5219 05a0 0028     		cmp	r0, #0
 5220 05a2 FAD0     		beq	.L168
1669:FWLIB/src/stm32f4xx_cryp_aes.c ****     
1670:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Read the Authentification TAG (MAC) in the IN FIFO */
1671:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
 5221              		.loc 1 1671 5 is_stmt 1 view .LVU2004
 5222              		.loc 1 1671 18 is_stmt 0 view .LVU2005
 5223 05a4 FFF7FEFF 		bl	CRYP_DataOut
 5224              	.LVL802:
 5225              		.loc 1 1671 16 view .LVU2006
 5226 05a8 0590     		str	r0, [sp, #20]
1672:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 5227              		.loc 1 1672 5 is_stmt 1 view .LVU2007
 5228              		.loc 1 1672 18 is_stmt 0 view .LVU2008
 5229 05aa FFF7FEFF 		bl	CRYP_DataOut
 5230              	.LVL803:
 5231              		.loc 1 1672 16 view .LVU2009
 5232 05ae 0690     		str	r0, [sp, #24]
1673:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 5233              		.loc 1 1673 5 is_stmt 1 view .LVU2010
 5234              		.loc 1 1673 18 is_stmt 0 view .LVU2011
 5235 05b0 FFF7FEFF 		bl	CRYP_DataOut
 5236              	.LVL804:
 5237              		.loc 1 1673 16 view .LVU2012
 5238 05b4 0790     		str	r0, [sp, #28]
1674:FWLIB/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 5239              		.loc 1 1674 5 is_stmt 1 view .LVU2013
 5240              		.loc 1 1674 18 is_stmt 0 view .LVU2014
 5241 05b6 FFF7FEFF 		bl	CRYP_DataOut
 5242              	.LVL805:
 5243              		.loc 1 1674 16 view .LVU2015
 5244 05ba 0890     		str	r0, [sp, #32]
ARM GAS  /tmp/ccFeRAzt.s 			page 150


 5245              	.LVL806:
 5246              	.L154:
1675:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1676:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1677:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Copy temporary authentication TAG in user TAG buffer */
1678:FWLIB/src/stm32f4xx_cryp_aes.c ****   for(loopcounter = 0; (loopcounter < TAGSize); loopcounter++)
 5247              		.loc 1 1678 3 is_stmt 1 view .LVU2016
 5248              		.loc 1 1678 19 is_stmt 0 view .LVU2017
 5249 05bc 0023     		movs	r3, #0
 5250 05be 0398     		ldr	r0, [sp, #12]
 5251 05c0 3499     		ldr	r1, [sp, #208]
 5252              		.loc 1 1678 3 view .LVU2018
 5253 05c2 03E0     		b	.L169
 5254              	.LVL807:
 5255              	.L170:
1679:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
1680:FWLIB/src/stm32f4xx_cryp_aes.c ****     /* Set the authentication TAG buffer */
1681:FWLIB/src/stm32f4xx_cryp_aes.c ****     *((uint8_t*)tagaddr+loopcounter) = *((uint8_t*)temptag+loopcounter);
 5256              		.loc 1 1681 5 is_stmt 1 discriminator 3 view .LVU2019
 5257              		.loc 1 1681 59 is_stmt 0 discriminator 3 view .LVU2020
 5258 05c4 05AA     		add	r2, sp, #20
 5259              		.loc 1 1681 40 discriminator 3 view .LVU2021
 5260 05c6 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 5261              		.loc 1 1681 38 discriminator 3 view .LVU2022
 5262 05c8 1A54     		strb	r2, [r3, r0]
1678:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 5263              		.loc 1 1678 60 discriminator 3 view .LVU2023
 5264 05ca 0133     		adds	r3, r3, #1
 5265              	.LVL808:
 5266              	.L169:
1678:FWLIB/src/stm32f4xx_cryp_aes.c ****   {
 5267              		.loc 1 1678 3 discriminator 1 view .LVU2024
 5268 05cc 8B42     		cmp	r3, r1
 5269 05ce F9D3     		bcc	.L170
1682:FWLIB/src/stm32f4xx_cryp_aes.c ****   }
1683:FWLIB/src/stm32f4xx_cryp_aes.c ****   
1684:FWLIB/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1685:FWLIB/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 5270              		.loc 1 1685 3 is_stmt 1 view .LVU2025
 5271 05d0 0020     		movs	r0, #0
 5272 05d2 FFF7FEFF 		bl	CRYP_Cmd
 5273              	.LVL809:
1686:FWLIB/src/stm32f4xx_cryp_aes.c **** 
1687:FWLIB/src/stm32f4xx_cryp_aes.c ****   return status;
 5274              		.loc 1 1687 3 view .LVU2026
 5275              	.L141:
1688:FWLIB/src/stm32f4xx_cryp_aes.c **** }
 5276              		.loc 1 1688 1 is_stmt 0 view .LVU2027
 5277 05d6 2046     		mov	r0, r4
 5278 05d8 23B0     		add	sp, sp, #140
 5279              	.LCFI18:
 5280              		.cfi_remember_state
 5281              		.cfi_def_cfa_offset 36
 5282              		@ sp needed
 5283 05da BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5284              	.LVL810:
 5285              	.L173:
ARM GAS  /tmp/ccFeRAzt.s 			page 151


 5286              	.LCFI19:
 5287              		.cfi_restore_state
1351:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 5288              		.loc 1 1351 16 view .LVU2028
 5289 05de 0024     		movs	r4, #0
 5290              	.LVL811:
1351:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 5291              		.loc 1 1351 16 view .LVU2029
 5292 05e0 F9E7     		b	.L141
 5293              	.LVL812:
 5294              	.L175:
1399:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 5295              		.loc 1 1399 15 view .LVU2030
 5296 05e2 0024     		movs	r4, #0
 5297              	.LVL813:
1399:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 5298              		.loc 1 1399 15 view .LVU2031
 5299 05e4 F7E7     		b	.L141
 5300              	.LVL814:
 5301              	.L179:
1540:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 5302              		.loc 1 1540 15 view .LVU2032
 5303 05e6 0024     		movs	r4, #0
 5304              	.LVL815:
1540:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 5305              		.loc 1 1540 15 view .LVU2033
 5306 05e8 F5E7     		b	.L141
 5307              	.LVL816:
 5308              	.L181:
1588:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 5309              		.loc 1 1588 15 view .LVU2034
 5310 05ea 0024     		movs	r4, #0
 5311              	.LVL817:
1588:FWLIB/src/stm32f4xx_cryp_aes.c ****       }
 5312              		.loc 1 1588 15 view .LVU2035
 5313 05ec F3E7     		b	.L141
 5314              		.cfi_endproc
 5315              	.LFE127:
 5317              		.text
 5318              	.Letext0:
 5319              		.file 3 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 5320              		.file 4 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 5321              		.file 5 "F4_CORE/core_cm4.h"
 5322              		.file 6 "USER/system_stm32f4xx.h"
 5323              		.file 7 "USER/stm32f4xx.h"
 5324              		.file 8 "FWLIB/inc/stm32f4xx_cryp.h"
ARM GAS  /tmp/ccFeRAzt.s 			page 152


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_cryp_aes.c
     /tmp/ccFeRAzt.s:18     .text.CRYP_AES_ECB:0000000000000000 $t
     /tmp/ccFeRAzt.s:26     .text.CRYP_AES_ECB:0000000000000000 CRYP_AES_ECB
     /tmp/ccFeRAzt.s:699    .text.CRYP_AES_CBC:0000000000000000 $t
     /tmp/ccFeRAzt.s:706    .text.CRYP_AES_CBC:0000000000000000 CRYP_AES_CBC
     /tmp/ccFeRAzt.s:1463   .text.CRYP_AES_CTR:0000000000000000 $t
     /tmp/ccFeRAzt.s:1470   .text.CRYP_AES_CTR:0000000000000000 CRYP_AES_CTR
     /tmp/ccFeRAzt.s:2161   .text.CRYP_AES_GCM:0000000000000000 $t
     /tmp/ccFeRAzt.s:2168   .text.CRYP_AES_GCM:0000000000000000 CRYP_AES_GCM
     /tmp/ccFeRAzt.s:3626   .text.CRYP_AES_CCM:0000000000000000 $t
     /tmp/ccFeRAzt.s:3633   .text.CRYP_AES_CCM:0000000000000000 CRYP_AES_CCM

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_FIFOFlush
CRYP_Init
CRYP_KeyInit
CRYP_Cmd
CRYP_GetFlagStatus
CRYP_GetCmdStatus
CRYP_DataIn
CRYP_DataOut
CRYP_IVInit
CRYP_PhaseConfig
