INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/c_A/c_A.srcs/sources_1/new/c_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/c_A/c_A.srcs/sim_1/new/c_A_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_A_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/c_A/c_A.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
