// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign in to out

// Design a module that prints the input
module print( input in, output out );
// print the input
// print the output

// Design a module that prints the input
module print_wire( input in, output out );
// print the input
// print the output

// Design a module that prints the input
module print_wire_assign( input in, output out );
// print the input
// print the output

// Design a module that prints the input
module print_wire_assign_wire( input in, output out );
// print the input
// print the output

// Design a module that prints the input
module print_wire_assign_wire_assign( input in, output out );
// print the input
// print the output

// Design a module that prints the input
module print_wire_assign_wire_endmodule
