// Seed: 464352704
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_5;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1
);
  wire id_3 = 1'b0, id_4, id_5;
  parameter id_6 = -1;
  logic id_7 = 1;
  always_comb @* begin : LABEL_0
    id_1 = id_6;
  end
  wire id_8, id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_9,
      id_4
  );
  parameter id_10 = id_6[1] - id_6;
  wire id_11;
endmodule
