=====
SETUP
8.071
14.199
22.270
n163_s0
12.025
12.650
portOUT_1_s1
14.199
=====
SETUP
8.071
14.199
22.270
n163_s0
12.025
12.650
portOUT_2_s1
14.199
=====
SETUP
8.079
14.191
22.270
n163_s0
12.025
12.650
portOUT_3_s2
14.191
=====
SETUP
8.497
13.772
22.270
n163_s0
12.025
12.650
portOUT_0_s1
13.772
=====
SETUP
8.822
13.447
22.270
uPc/n9_s1
12.025
12.650
uPc/pcount_6_s0
13.447
=====
SETUP
8.822
13.447
22.270
uPc/n9_s1
12.025
12.650
uPc/pcount_7_s0
13.447
=====
SETUP
8.822
13.447
22.270
uPc/n9_s1
12.025
12.650
uPc/pcount_8_s0
13.447
=====
SETUP
8.822
13.447
22.270
uPc/n9_s1
12.025
12.650
uPc/pcount_9_s0
13.447
=====
SETUP
8.832
13.438
22.270
uPc/n9_s1
12.025
12.650
uPc/pcount_10_s0
13.438
=====
SETUP
8.900
13.370
22.270
uPc/n9_s1
12.025
12.650
uPc/pcount_0_s0
13.370
=====
SETUP
8.900
13.370
22.270
uPc/n9_s1
12.025
12.650
uPc/pcount_1_s0
13.370
=====
SETUP
8.900
13.370
22.270
uPc/n9_s1
12.025
12.650
uPc/pcount_2_s0
13.370
=====
SETUP
8.900
13.370
22.270
uPc/n9_s1
12.025
12.650
uPc/pcount_3_s0
13.370
=====
SETUP
8.900
13.370
22.270
uPc/n9_s1
12.025
12.650
uPc/pcount_4_s0
13.370
=====
SETUP
8.900
13.370
22.270
uPc/n9_s1
12.025
12.650
uPc/pcount_5_s0
13.370
=====
SETUP
9.561
12.382
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_0_s3
2.343
2.801
u_uart/n268_s3
3.638
4.737
u_uart/n261_s3
5.573
6.672
u_uart/n258_s3
7.493
8.525
u_uart/n254_s3
9.853
10.479
u_uart/n254_s4
11.283
12.382
u_uart/divcnt_18_s1
12.382
=====
SETUP
9.986
11.957
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_0_s3
2.343
2.801
u_uart/n268_s3
3.638
4.737
u_uart/n261_s3
5.573
6.672
u_uart/n258_s3
7.493
8.525
u_uart/n250_s3
9.546
10.368
u_uart/n250_s2
10.858
11.957
u_uart/divcnt_22_s1
11.957
=====
SETUP
10.087
11.856
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_0_s3
2.343
2.801
u_uart/n268_s3
3.638
4.737
u_uart/n261_s3
5.573
6.672
u_uart/n258_s3
7.493
8.525
u_uart/n251_s3
9.537
10.339
u_uart/n251_s4
10.757
11.856
u_uart/divcnt_21_s1
11.856
=====
SETUP
10.163
11.780
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_11_s0
2.343
2.801
uClkCtrl/n261_s4
4.104
5.165
uClkCtrl/n261_s3
5.588
6.214
uClkCtrl/n257_s3
7.199
7.825
uClkCtrl/n253_s3
9.637
10.262
uClkCtrl/n253_s2
10.681
11.780
uClkCtrl/autoCnt_20_s0
11.780
=====
SETUP
10.243
11.700
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_16_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s6
3.956
4.982
uClkCtrl/n273_s14
5.402
6.224
uClkCtrl/n273_s8
7.029
8.090
uClkCtrl/n273_s3
8.509
9.541
uClkCtrl/n273_s2
10.878
11.700
uClkCtrl/autoCnt_0_s0
11.700
=====
SETUP
10.243
11.700
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_16_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s6
3.956
4.982
uClkCtrl/n273_s14
5.402
6.224
uClkCtrl/n273_s8
7.029
8.090
uClkCtrl/n273_s3
8.509
9.541
uClkCtrl/n262_s2
10.878
11.700
uClkCtrl/autoCnt_11_s0
11.700
=====
SETUP
10.344
11.599
21.943
clk_ibuf
0.000
0.982
uRegs/b_3_s0
2.343
2.801
uMux/segSel_6_s5
4.607
5.639
uMux/segSel_6_s9
6.460
7.559
uMux/segSel_6_s8
7.564
8.663
uMux/segSel_6_s7
8.669
9.491
uMux/seg_6_s0
11.599
=====
SETUP
10.352
11.591
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_16_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s6
3.956
4.982
uClkCtrl/n273_s14
5.402
6.224
uClkCtrl/n273_s8
7.029
8.090
uClkCtrl/n273_s3
8.509
9.541
uClkCtrl/n256_s2
10.559
11.591
uClkCtrl/autoCnt_17_s0
11.591
=====
SETUP
10.366
11.577
21.943
clk_ibuf
0.000
0.982
u_uart/divcnt_0_s3
2.343
2.801
u_uart/n268_s3
3.638
4.737
u_uart/n261_s3
5.573
6.672
u_uart/n258_s3
7.493
8.525
u_uart/n247_s3
9.846
10.472
u_uart/n247_s2
10.478
11.577
u_uart/divcnt_25_s1
11.577
=====
SETUP
10.391
11.552
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_16_s0
2.343
2.801
uClkCtrl/cpuCe_Z_s6
3.956
4.982
uClkCtrl/n273_s14
5.402
6.224
uClkCtrl/n273_s8
7.029
8.090
uClkCtrl/n273_s3
8.509
9.541
uClkCtrl/n254_s2
10.730
11.552
uClkCtrl/autoCnt_19_s0
11.552
=====
HOLD
-0.246
1.610
1.856
cycle_2_s0
1.610
=====
HOLD
-0.246
1.610
1.856
cycle_0_s0
1.610
=====
HOLD
-0.246
1.610
1.856
cycle_1_s0
1.610
=====
HOLD
0.139
1.980
1.841
u_uart/hold_tb_3_s0
1.037
1.370
u_uart/tx_byte_3_s0
1.980
=====
HOLD
0.152
1.993
1.841
u_uart/hold_tb_0_s0
1.037
1.370
u_uart/tx_byte_0_s0
1.993
=====
HOLD
0.179
2.020
1.841
u_uart/hold_tb_1_s0
1.037
1.370
u_uart/tx_byte_1_s0
2.020
=====
HOLD
0.179
2.020
1.841
u_uart/hold_tb_1_s0
1.037
1.370
u_uart/hi_1_s0
2.020
=====
HOLD
0.386
2.242
1.856
uPc/n9_s1
1.342
1.727
uPc/pcount_0_s0
2.242
=====
HOLD
0.386
2.242
1.856
uPc/n9_s1
1.342
1.727
uPc/pcount_1_s0
2.242
=====
HOLD
0.386
2.242
1.856
uPc/n9_s1
1.342
1.727
uPc/pcount_2_s0
2.242
=====
HOLD
0.386
2.242
1.856
uPc/n9_s1
1.342
1.727
uPc/pcount_3_s0
2.242
=====
HOLD
0.386
2.242
1.856
uPc/n9_s1
1.342
1.727
uPc/pcount_4_s0
2.242
=====
HOLD
0.386
2.242
1.856
uPc/n9_s1
1.342
1.727
uPc/pcount_5_s0
2.242
=====
HOLD
0.416
2.256
1.841
u_uart/hold_tb_2_s0
1.037
1.370
u_uart/tx_byte_2_s0
2.256
=====
HOLD
0.444
2.299
1.856
uPc/n9_s1
1.342
1.727
uPc/pcount_10_s0
2.299
=====
HOLD
0.451
2.307
1.856
uPc/n9_s1
1.342
1.727
uPc/pcount_6_s0
2.307
=====
HOLD
0.451
2.307
1.856
uPc/n9_s1
1.342
1.727
uPc/pcount_7_s0
2.307
=====
HOLD
0.451
2.307
1.856
uPc/n9_s1
1.342
1.727
uPc/pcount_8_s0
2.307
=====
HOLD
0.451
2.307
1.856
uPc/n9_s1
1.342
1.727
uPc/pcount_9_s0
2.307
=====
HOLD
0.486
2.327
1.841
u_uart/hold_tb_0_s0
1.037
1.370
u_uart/hi_0_s0
2.327
=====
HOLD
0.658
2.513
1.856
n163_s0
1.342
1.727
portOUT_0_s1
2.513
=====
HOLD
0.708
1.744
1.037
u_uart/tog_tb_s1
1.037
1.370
u_uart/n10_s2
1.372
1.744
u_uart/tog_tb_s1
1.744
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_uart/bitpos_3_s1
1.811
2.144
u_uart/n273_s1
2.146
2.518
u_uart/bitpos_3_s1
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_uart/divcnt_3_s1
1.811
2.144
u_uart/n269_s2
2.146
2.518
u_uart/divcnt_3_s1
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_uart/divcnt_17_s1
1.811
2.144
u_uart/n255_s2
2.146
2.518
u_uart/divcnt_17_s1
2.518
