{
  "module_name": "rtl8xxxu_regs.h",
  "hash_id": "e71b610e3947760f7f8eeda0069e44bf905e28cc1faf5f4357568d427dc29481",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtl8xxxu/rtl8xxxu_regs.h",
  "human_readable_source": " \n \n\n \n#define REG_SYS_ISO_CTRL\t\t0x0000\n#define  SYS_ISO_MD2PP\t\t\tBIT(0)\n#define  SYS_ISO_ANALOG_IPS\t\tBIT(5)\n#define  SYS_ISO_DIOR\t\t\tBIT(9)\n#define  SYS_ISO_PWC_EV25V\t\tBIT(14)\n#define  SYS_ISO_PWC_EV12V\t\tBIT(15)\n\n#define REG_SYS_FUNC\t\t\t0x0002\n#define  SYS_FUNC_BBRSTB\t\tBIT(0)\n#define  SYS_FUNC_BB_GLB_RSTN\t\tBIT(1)\n#define  SYS_FUNC_USBA\t\t\tBIT(2)\n#define  SYS_FUNC_UPLL\t\t\tBIT(3)\n#define  SYS_FUNC_USBD\t\t\tBIT(4)\n#define  SYS_FUNC_DIO_PCIE\t\tBIT(5)\n#define  SYS_FUNC_PCIEA\t\t\tBIT(6)\n#define  SYS_FUNC_PPLL\t\t\tBIT(7)\n#define  SYS_FUNC_PCIED\t\t\tBIT(8)\n#define  SYS_FUNC_DIOE\t\t\tBIT(9)\n#define  SYS_FUNC_CPU_ENABLE\t\tBIT(10)\n#define  SYS_FUNC_DCORE\t\t\tBIT(11)\n#define  SYS_FUNC_ELDR\t\t\tBIT(12)\n#define  SYS_FUNC_DIO_RF\t\tBIT(13)\n#define  SYS_FUNC_HWPDN\t\t\tBIT(14)\n#define  SYS_FUNC_MREGEN\t\tBIT(15)\n\n#define REG_APS_FSMCO\t\t\t0x0004\n#define  APS_FSMCO_PFM_ALDN\t\tBIT(1)\n#define  APS_FSMCO_PFM_WOWL\t\tBIT(3)\n#define  APS_FSMCO_ENABLE_POWERDOWN\tBIT(4)\n#define  APS_FSMCO_MAC_ENABLE\t\tBIT(8)\n#define  APS_FSMCO_MAC_OFF\t\tBIT(9)\n#define  APS_FSMCO_SW_LPS\t\tBIT(10)\n#define  APS_FSMCO_HW_SUSPEND\t\tBIT(11)\n#define  APS_FSMCO_PCIE\t\t\tBIT(12)\n#define  APS_FSMCO_HW_POWERDOWN\t\tBIT(15)\n#define  APS_FSMCO_WLON_RESET\t\tBIT(16)\n\n#define REG_SYS_CLKR\t\t\t0x0008\n#define  SYS_CLK_ANAD16V_ENABLE\t\tBIT(0)\n#define  SYS_CLK_ANA8M\t\t\tBIT(1)\n#define  SYS_CLK_MACSLP\t\t\tBIT(4)\n#define  SYS_CLK_LOADER_ENABLE\t\tBIT(5)\n#define  SYS_CLK_80M_SSC_DISABLE\tBIT(7)\n#define  SYS_CLK_80M_SSC_ENABLE_HO\tBIT(8)\n#define  SYS_CLK_PHY_SSC_RSTB\t\tBIT(9)\n#define  SYS_CLK_SEC_CLK_ENABLE\t\tBIT(10)\n#define  SYS_CLK_MAC_CLK_ENABLE\t\tBIT(11)\n#define  SYS_CLK_ENABLE\t\t\tBIT(12)\n#define  SYS_CLK_RING_CLK_ENABLE\tBIT(13)\n\n#define REG_9346CR\t\t\t0x000a\n#define  EEPROM_BOOT\t\t\tBIT(4)\n#define  EEPROM_ENABLE\t\t\tBIT(5)\n\n#define REG_EE_VPD\t\t\t0x000c\n#define REG_AFE_MISC\t\t\t0x0010\n#define  AFE_MISC_WL_XTAL_CTRL\t\tBIT(6)\n\n#define REG_SPS0_CTRL\t\t\t0x0011\n#define REG_SPS_OCP_CFG\t\t\t0x0018\n#define REG_8192E_LDOV12_CTRL\t\t0x0014\n#define REG_SYS_SWR_CTRL2\t\t0x0014\n#define REG_RSV_CTRL\t\t\t0x001c\n#define  RSV_CTRL_WLOCK_1C\t\tBIT(5)\n#define  RSV_CTRL_DIS_PRST\t\tBIT(6)\n\n#define REG_RF_CTRL\t\t\t0x001f\n#define  RF_ENABLE\t\t\tBIT(0)\n#define  RF_RSTB\t\t\tBIT(1)\n#define  RF_SDMRSTB\t\t\tBIT(2)\n\n#define REG_LDOA15_CTRL\t\t\t0x0020\n#define  LDOA15_ENABLE\t\t\tBIT(0)\n#define  LDOA15_STANDBY\t\t\tBIT(1)\n#define  LDOA15_OBUF\t\t\tBIT(2)\n#define  LDOA15_REG_VOS\t\t\tBIT(3)\n#define  LDOA15_VOADJ_SHIFT\t\t4\n\n#define REG_LDOV12D_CTRL\t\t0x0021\n#define  LDOV12D_ENABLE\t\t\tBIT(0)\n#define  LDOV12D_STANDBY\t\tBIT(1)\n#define  LDOV12D_VADJ_SHIFT\t\t4\n\n#define REG_LDOHCI12_CTRL\t\t0x0022\n\n#define REG_LPLDO_CTRL\t\t\t0x0023\n#define  LPLDO_HSM\t\t\tBIT(2)\n#define  LPLDO_LSM_DIS\t\t\tBIT(3)\n\n#define REG_AFE_XTAL_CTRL\t\t0x0024\n#define  AFE_XTAL_ENABLE\t\tBIT(0)\n#define  AFE_XTAL_B_SELECT\t\tBIT(1)\n#define  AFE_XTAL_GATE_USB\t\tBIT(8)\n#define  AFE_XTAL_GATE_AFE\t\tBIT(11)\n#define  AFE_XTAL_RF_GATE\t\tBIT(14)\n#define  AFE_XTAL_GATE_DIG\t\tBIT(17)\n#define  AFE_XTAL_BT_GATE\t\tBIT(20)\n\n \n#define REG_AFE_PLL_CTRL\t\t0x0028\n#define  AFE_PLL_ENABLE\t\t\tBIT(0)\n#define  AFE_PLL_320_ENABLE\t\tBIT(1)\n#define  APE_PLL_FREF_SELECT\t\tBIT(2)\n#define  AFE_PLL_EDGE_SELECT\t\tBIT(3)\n#define  AFE_PLL_WDOGB\t\t\tBIT(4)\n#define  AFE_PLL_LPF_ENABLE\t\tBIT(5)\n\n#define REG_MAC_PHY_CTRL\t\t0x002c\n\n#define REG_EFUSE_CTRL\t\t\t0x0030\n#define REG_EFUSE_TEST\t\t\t0x0034\n#define  EFUSE_TRPT\t\t\tBIT(7)\n\t \n#define  EFUSE_CELL_SEL\t\t\t(BIT(8) | BIT(9))\n#define  EFUSE_LDOE25_ENABLE\t\tBIT(31)\n#define  EFUSE_SELECT_MASK\t\t0x0300\n#define  EFUSE_WIFI_SELECT\t\t0x0000\n#define  EFUSE_BT0_SELECT\t\t0x0100\n#define  EFUSE_BT1_SELECT\t\t0x0200\n#define  EFUSE_BT2_SELECT\t\t0x0300\n\n#define  EFUSE_ACCESS_ENABLE\t\t0x69\t \n#define  EFUSE_ACCESS_DISABLE\t\t0x00\t \n\n#define REG_PWR_DATA\t\t\t0x0038\n#define  PWR_DATA_EEPRPAD_RFE_CTRL_EN\tBIT(11)\n\n#define REG_CAL_TIMER\t\t\t0x003c\n#define REG_ACLK_MON\t\t\t0x003e\n#define REG_GPIO_MUXCFG\t\t\t0x0040\n#define  GPIO_MUXCFG_IO_SEL_ENBT\tBIT(5)\n#define REG_GPIO_IO_SEL\t\t\t0x0042\n#define REG_MAC_PINMUX_CFG\t\t0x0043\n#define REG_GPIO_PIN_CTRL\t\t0x0044\n#define REG_GPIO_INTM\t\t\t0x0048\n#define  GPIO_INTM_EDGE_TRIG_IRQ\tBIT(9)\n\n#define REG_LEDCFG0\t\t\t0x004c\n#define  LEDCFG0_DPDT_SELECT\t\tBIT(23)\n#define REG_LEDCFG1\t\t\t0x004d\n#define  LEDCFG1_HW_LED_CONTROL\t\tBIT(1)\n#define  LEDCFG1_LED_DISABLE\t\tBIT(7)\n#define REG_LEDCFG2\t\t\t0x004e\n#define  LEDCFG2_HW_LED_CONTROL\t\tBIT(1)\n#define  LEDCFG2_HW_LED_ENABLE\t\tBIT(5)\n#define  LEDCFG2_SW_LED_DISABLE\t\tBIT(3)\n#define  LEDCFG2_SW_LED_CONTROL   \tBIT(5)\n#define  LEDCFG2_DPDT_SELECT\t\tBIT(7)\n#define REG_LEDCFG3\t\t\t0x004f\n#define REG_LEDCFG\t\t\tREG_LEDCFG2\n#define REG_FSIMR\t\t\t0x0050\n#define REG_FSISR\t\t\t0x0054\n#define REG_HSIMR\t\t\t0x0058\n#define REG_HSISR\t\t\t0x005c\n \n#define REG_GPIO_PIN_CTRL_2\t\t0x0060\n \n#define REG_GPIO_IO_SEL_2\t\t0x0062\n#define  GPIO_IO_SEL_2_GPIO09_INPUT\tBIT(1)\n#define  GPIO_IO_SEL_2_GPIO09_IRQ\tBIT(9)\n\n \n#define REG_PAD_CTRL1\t\t\t0x0064\n#define  PAD_CTRL1_SW_DPDT_SEL_DATA\tBIT(0)\n\n \n#define REG_MULTI_FUNC_CTRL\t\t0x0068\n\n#define  MULTI_FN_WIFI_HW_PWRDOWN_EN\tBIT(0)\t \n#define  MULTI_FN_WIFI_HW_PWRDOWN_SL\tBIT(1)\t \n#define  MULTI_WIFI_FUNC_EN\t\tBIT(2)\t \n\n#define  MULTI_WIFI_HW_ROF_EN\t\tBIT(3)\t \n#define  MULTI_BT_HW_PWRDOWN_EN\t\tBIT(16)\t \n#define  MULTI_BT_HW_PWRDOWN_SL\t\tBIT(17)\t \n#define  MULTI_BT_FUNC_EN\t\tBIT(18)\t \n#define  MULTI_BT_HW_ROF_EN\t\tBIT(19)\t \n#define  MULTI_GPS_HW_PWRDOWN_EN\tBIT(20)\t \n#define  MULTI_GPS_HW_PWRDOWN_SL\tBIT(21)\t \n#define  MULTI_GPS_FUNC_EN\t\tBIT(22)\t \n\n#define REG_AFE_CTRL4\t\t\t0x0078\t \n#define REG_LDO_SW_CTRL\t\t\t0x007c\t \n\n#define REG_MCU_FW_DL\t\t\t0x0080\n#define  MCU_FW_DL_ENABLE\t\tBIT(0)\n#define  MCU_FW_DL_READY\t\tBIT(1)\n#define  MCU_FW_DL_CSUM_REPORT\t\tBIT(2)\n#define  MCU_MAC_INIT_READY\t\tBIT(3)\n#define  MCU_BB_INIT_READY\t\tBIT(4)\n#define  MCU_RF_INIT_READY\t\tBIT(5)\n#define  MCU_WINT_INIT_READY\t\tBIT(6)\n#define  MCU_FW_RAM_SEL\t\t\tBIT(7)\t \n#define  MCU_CP_RESET\t\t\tBIT(23)\n\n#define REG_HMBOX_EXT_0\t\t\t0x0088\n#define REG_HMBOX_EXT_1\t\t\t0x008a\n#define REG_HMBOX_EXT_2\t\t\t0x008c\n#define REG_HMBOX_EXT_3\t\t\t0x008e\n\n#define REG_RSVD_1\t\t\t0x0097\n\n \n#define REG_HIMR0\t\t\t0x00b0\n#define\t IMR0_TXCCK\t\t\tBIT(30)\t \n#define\t IMR0_PSTIMEOUT\t\t\tBIT(29)\t \n#define\t IMR0_GTINT4\t\t\tBIT(28)\t \n#define\t IMR0_GTINT3\t\t\tBIT(27)\t \n#define\t IMR0_TBDER\t\t\tBIT(26)\t \n#define\t IMR0_TBDOK\t\t\tBIT(25)\t \n#define\t IMR0_TSF_BIT32_TOGGLE\t\tBIT(24)\t \n#define\t IMR0_BCNDMAINT0\t\tBIT(20)\t \n#define\t IMR0_BCNDERR0\t\t\tBIT(16)\t \n#define\t IMR0_HSISR_IND_ON_INT\t\tBIT(15)\t \n#define\t IMR0_BCNDMAINT_E\t\tBIT(14)\t \n#define\t IMR0_ATIMEND\t\t\tBIT(12)\t \n#define\t IMR0_HISR1_IND_INT\t\tBIT(11)\t \n#define\t IMR0_C2HCMD\t\t\tBIT(10)\t \n#define\t IMR0_CPWM2\t\t\tBIT(9)\t \n#define\t IMR0_CPWM\t\t\tBIT(8)\t \n#define\t IMR0_HIGHDOK\t\t\tBIT(7)\t \n#define\t IMR0_MGNTDOK\t\t\tBIT(6)\t \n#define\t IMR0_BKDOK\t\t\tBIT(5)\t \n#define\t IMR0_BEDOK\t\t\tBIT(4)\t \n#define\t IMR0_VIDOK\t\t\tBIT(3)\t \n#define\t IMR0_VODOK\t\t\tBIT(2)\t \n#define\t IMR0_RDU\t\t\tBIT(1)\t \n#define\t IMR0_ROK\t\t\tBIT(0)\t \n#define REG_HISR0\t\t\t0x00b4\n#define REG_HIMR1\t\t\t0x00b8\n#define\t IMR1_BCNDMAINT7\t\tBIT(27)\t \n#define\t IMR1_BCNDMAINT6\t\tBIT(26)\t \n#define\t IMR1_BCNDMAINT5\t\tBIT(25)\t \n#define\t IMR1_BCNDMAINT4\t\tBIT(24)\t \n#define\t IMR1_BCNDMAINT3\t\tBIT(23)\t \n#define\t IMR1_BCNDMAINT2\t\tBIT(22)\t \n#define\t IMR1_BCNDMAINT1\t\tBIT(21)\t \n#define\t IMR1_BCNDERR7\t\t\tBIT(20)\t \n#define\t IMR1_BCNDERR6\t\t\tBIT(19)\t \n#define\t IMR1_BCNDERR5\t\t\tBIT(18)\t \n#define\t IMR1_BCNDERR4\t\t\tBIT(17)\t \n#define\t IMR1_BCNDERR3\t\t\tBIT(16)\t \n#define\t IMR1_BCNDERR2\t\t\tBIT(15)\t \n#define\t IMR1_BCNDERR1\t\t\tBIT(14)\t \n#define\t IMR1_ATIMEND_E\t\t\tBIT(13)\t \n#define\t IMR1_TXERR\t\t\tBIT(11)\t \n#define\t IMR1_RXERR\t\t\tBIT(10)\t \n#define\t IMR1_TXFOVW\t\t\tBIT(9)\t \n#define\t IMR1_RXFOVW\t\t\tBIT(8)\t \n#define REG_HISR1\t\t\t0x00bc\n\n \n#define REG_HOST_SUSP_CNT\t\t0x00bc\n \n#define REG_EFUSE_ACCESS\t\t0x00cf\n#define REG_BIST_SCAN\t\t\t0x00d0\n#define REG_BIST_RPT\t\t\t0x00d4\n#define REG_BIST_ROM_RPT\t\t0x00d8\n#define REG_RSVD_4\t\t\t0x00dc\n#define REG_USB_SIE_INTF\t\t0x00e0\n#define REG_PCIE_MIO_INTF\t\t0x00e4\n#define REG_PCIE_MIO_INTD\t\t0x00e8\n#define REG_HPON_FSM\t\t\t0x00ec\n#define  HPON_FSM_BONDING_MASK\t\t(BIT(22) | BIT(23))\n#define  HPON_FSM_BONDING_1T2R\t\tBIT(22)\n#define REG_SYS_CFG\t\t\t0x00f0\n#define  SYS_CFG_XCLK_VLD\t\tBIT(0)\n#define  SYS_CFG_ACLK_VLD\t\tBIT(1)\n#define  SYS_CFG_UCLK_VLD\t\tBIT(2)\n#define  SYS_CFG_PCLK_VLD\t\tBIT(3)\n#define  SYS_CFG_PCIRSTB\t\tBIT(4)\n#define  SYS_CFG_V15_VLD\t\tBIT(5)\n#define  SYS_CFG_TRP_B15V_EN\t\tBIT(7)\n#define  SYS_CFG_SW_OFFLOAD_EN\t\tBIT(7)\t \n#define  SYS_CFG_SIC_IDLE\t\tBIT(8)\n#define  SYS_CFG_BD_MAC2\t\tBIT(9)\n#define  SYS_CFG_BD_MAC1\t\tBIT(10)\n#define  SYS_CFG_IC_MACPHY_MODE\t\tBIT(11)\n#define  SYS_CFG_CHIP_VER\t\t(BIT(12) | BIT(13) | BIT(14) | BIT(15))\n#define  SYS_CFG_BT_FUNC\t\tBIT(16)\n#define  SYS_CFG_VENDOR_ID\t\tBIT(19)\n#define  SYS_CFG_VENDOR_EXT_MASK\t(BIT(18) | BIT(19))\n#define   SYS_CFG_VENDOR_ID_TSMC\t0\n#define   SYS_CFG_VENDOR_ID_SMIC\tBIT(18)\n#define   SYS_CFG_VENDOR_ID_UMC\t\tBIT(19)\n#define  SYS_CFG_PAD_HWPD_IDN\t\tBIT(22)\n#define  SYS_CFG_TRP_VAUX_EN\t\tBIT(23)\n#define  SYS_CFG_TRP_BT_EN\t\tBIT(24)\n#define  SYS_CFG_SPS_LDO_SEL\t\tBIT(24)\t \n#define  SYS_CFG_BD_PKG_SEL\t\tBIT(25)\n#define  SYS_CFG_BD_HCI_SEL\t\tBIT(26)\n#define  SYS_CFG_TYPE_ID\t\tBIT(27)\n#define  SYS_CFG_RTL_ID\t\t\tBIT(23)  \n#define  SYS_CFG_SPS_SEL\t\tBIT(24)  \n#define  SYS_CFG_CHIP_VERSION_MASK\t0xf000\t \n\n#define REG_GPIO_OUTSTS\t\t\t0x00f4\t \n#define  GPIO_EFS_HCI_SEL\t\t(BIT(0) | BIT(1))\n#define  GPIO_PAD_HCI_SEL\t\t(BIT(2) | BIT(3))\n#define  GPIO_HCI_SEL\t\t\t(BIT(4) | BIT(5))\n#define  GPIO_PKG_SEL_HCI\t\tBIT(6)\n#define  GPIO_FEN_GPS\t\t\tBIT(7)\n#define  GPIO_FEN_BT\t\t\tBIT(8)\n#define  GPIO_FEN_WL\t\t\tBIT(9)\n#define  GPIO_FEN_PCI\t\t\tBIT(10)\n#define  GPIO_FEN_USB\t\t\tBIT(11)\n#define  GPIO_BTRF_HWPDN_N\t\tBIT(12)\n#define  GPIO_WLRF_HWPDN_N\t\tBIT(13)\n#define  GPIO_PDN_BT_N\t\t\tBIT(14)\n#define  GPIO_PDN_GPS_N\t\t\tBIT(15)\n#define  GPIO_BT_CTL_HWPDN\t\tBIT(16)\n#define  GPIO_GPS_CTL_HWPDN\t\tBIT(17)\n#define  GPIO_PPHY_SUSB\t\t\tBIT(20)\n#define  GPIO_UPHY_SUSB\t\t\tBIT(21)\n#define  GPIO_PCI_SUSEN\t\t\tBIT(22)\n#define  GPIO_USB_SUSEN\t\t\tBIT(23)\n#define  GPIO_RF_RL_ID\t\t\t(BIT(31) | BIT(30) | BIT(29) | BIT(28))\n\n#define REG_SYS_CFG2\t\t\t0x00fc\t \n\n \n#define REG_CR\t\t\t\t0x0100\n#define  CR_HCI_TXDMA_ENABLE\t\tBIT(0)\n#define  CR_HCI_RXDMA_ENABLE\t\tBIT(1)\n#define  CR_TXDMA_ENABLE\t\tBIT(2)\n#define  CR_RXDMA_ENABLE\t\tBIT(3)\n#define  CR_PROTOCOL_ENABLE\t\tBIT(4)\n#define  CR_SCHEDULE_ENABLE\t\tBIT(5)\n#define  CR_MAC_TX_ENABLE\t\tBIT(6)\n#define  CR_MAC_RX_ENABLE\t\tBIT(7)\n#define  CR_SW_BEACON_ENABLE\t\tBIT(8)\n#define  CR_SECURITY_ENABLE\t\tBIT(9)\n#define  CR_CALTIMER_ENABLE\t\tBIT(10)\n\n \n#define REG_MSR\t\t\t\t0x0102\n#define  MSR_LINKTYPE_MASK\t\t0x3\n#define  MSR_LINKTYPE_NONE\t\t0x0\n#define  MSR_LINKTYPE_ADHOC\t\t0x1\n#define  MSR_LINKTYPE_STATION\t\t0x2\n#define  MSR_LINKTYPE_AP\t\t0x3\n\n#define REG_PBP\t\t\t\t0x0104\n#define  PBP_PAGE_SIZE_RX_SHIFT\t\t0\n#define  PBP_PAGE_SIZE_TX_SHIFT\t\t4\n#define  PBP_PAGE_SIZE_64\t\t0x0\n#define  PBP_PAGE_SIZE_128\t\t0x1\n#define  PBP_PAGE_SIZE_256\t\t0x2\n#define  PBP_PAGE_SIZE_512\t\t0x3\n#define  PBP_PAGE_SIZE_1024\t\t0x4\n\n \n#define REG_PKT_BUF_ACCESS_CTRL\t\t0x0106\n#define  PKT_BUF_ACCESS_CTRL_TX\t\t0x69\n#define  PKT_BUF_ACCESS_CTRL_RX\t\t0xa5\n\n#define REG_TRXDMA_CTRL\t\t\t0x010c\n#define  TRXDMA_CTRL_RXDMA_AGG_EN\tBIT(2)\n#define  TRXDMA_CTRL_VOQ_SHIFT\t\t4\n#define  TRXDMA_CTRL_VIQ_SHIFT\t\t6\n#define  TRXDMA_CTRL_BEQ_SHIFT\t\t8\n#define  TRXDMA_CTRL_BKQ_SHIFT\t\t10\n#define  TRXDMA_CTRL_MGQ_SHIFT\t\t12\n#define  TRXDMA_CTRL_HIQ_SHIFT\t\t14\n#define  TRXDMA_CTRL_VOQ_SHIFT_8192F\t4\n#define  TRXDMA_CTRL_VIQ_SHIFT_8192F\t7\n#define  TRXDMA_CTRL_BEQ_SHIFT_8192F\t10\n#define  TRXDMA_CTRL_BKQ_SHIFT_8192F\t13\n#define  TRXDMA_CTRL_MGQ_SHIFT_8192F\t16\n#define  TRXDMA_CTRL_HIQ_SHIFT_8192F\t19\n#define  TRXDMA_QUEUE_LOW\t\t1\n#define  TRXDMA_QUEUE_NORMAL\t\t2\n#define  TRXDMA_QUEUE_HIGH\t\t3\n\n#define REG_TRXFF_BNDY\t\t\t0x0114\n#define REG_TRXFF_STATUS\t\t0x0118\n#define REG_RXFF_PTR\t\t\t0x011c\n#define REG_HIMR\t\t\t0x0120\n#define REG_HISR\t\t\t0x0124\n#define REG_HIMRE\t\t\t0x0128\n#define REG_HISRE\t\t\t0x012c\n#define REG_CPWM\t\t\t0x012f\n#define REG_FWIMR\t\t\t0x0130\n#define REG_FWISR\t\t\t0x0134\n#define REG_FTIMR\t\t\t0x0138\n#define REG_PKTBUF_DBG_CTRL\t\t0x0140\n#define REG_PKTBUF_DBG_DATA_L\t\t0x0144\n#define REG_PKTBUF_DBG_DATA_H\t\t0x0148\n\n#define REG_TC0_CTRL\t\t\t0x0150\n#define REG_TC1_CTRL\t\t\t0x0154\n#define REG_TC2_CTRL\t\t\t0x0158\n#define REG_TC3_CTRL\t\t\t0x015c\n#define REG_TC4_CTRL\t\t\t0x0160\n#define REG_TCUNIT_BASE\t\t\t0x0164\n#define REG_MBIST_START\t\t\t0x0174\n#define REG_MBIST_DONE\t\t\t0x0178\n#define REG_MBIST_FAIL\t\t\t0x017c\n \n#define REG_32K_CTRL\t\t\t0x0194\n#define REG_C2HEVT_MSG_NORMAL\t\t0x01a0\n \n#define REG_C2HEVT_CMD_ID_8723B\t\t0x01ae\n#define REG_C2HEVT_CLEAR\t\t0x01af\n#define REG_C2HEVT_MSG_TEST\t\t0x01b8\n#define REG_MCUTST_1\t\t\t0x01c0\n#define REG_FMTHR\t\t\t0x01c8\n#define REG_HMTFR\t\t\t0x01cc\n#define REG_HMBOX_0\t\t\t0x01d0\n#define REG_HMBOX_1\t\t\t0x01d4\n#define REG_HMBOX_2\t\t\t0x01d8\n#define REG_HMBOX_3\t\t\t0x01dc\n\n#define REG_LLT_INIT\t\t\t0x01e0\n#define  LLT_OP_INACTIVE\t\t0x0\n#define  LLT_OP_WRITE\t\t\t(0x1 << 30)\n#define  LLT_OP_READ\t\t\t(0x2 << 30)\n#define  LLT_OP_MASK\t\t\t(0x3 << 30)\n\n#define REG_BB_ACCESS_CTRL\t\t0x01e8\n#define REG_BB_ACCESS_DATA\t\t0x01ec\n\n#define REG_HMBOX_EXT0_8723B\t\t0x01f0\n#define REG_HMBOX_EXT1_8723B\t\t0x01f4\n#define REG_HMBOX_EXT2_8723B\t\t0x01f8\n#define REG_HMBOX_EXT3_8723B\t\t0x01fc\n\n \n#define REG_RQPN\t\t\t0x0200\n#define  RQPN_HI_PQ_SHIFT\t\t0\n#define  RQPN_LO_PQ_SHIFT\t\t8\n#define  RQPN_PUB_PQ_SHIFT\t\t16\n#define  RQPN_LOAD\t\t\tBIT(31)\n\n#define REG_FIFOPAGE\t\t\t0x0204\n#define REG_TDECTRL\t\t\t0x0208\n#define  BIT_BCN_VALID\t\t\tBIT(16)\n\n#define REG_DWBCN0_CTRL_8188F\t\tREG_TDECTRL\n\n#define REG_TXDMA_OFFSET_CHK\t\t0x020c\n#define  TXDMA_OFFSET_DROP_DATA_EN\tBIT(9)\n#define REG_TXDMA_STATUS\t\t0x0210\n#define REG_RQPN_NPQ\t\t\t0x0214\n#define  RQPN_NPQ_SHIFT\t\t\t0\n#define  RQPN_EPQ_SHIFT\t\t\t16\n\n#define REG_AUTO_LLT\t\t\t0x0224\n#define  AUTO_LLT_INIT_LLT\t\tBIT(16)\n\n#define REG_DWBCN1_CTRL_8723B\t\t0x0228\n#define  BIT_SW_BCN_SEL\t\t\tBIT(20)\n\n \n#define REG_RXDMA_AGG_PG_TH\t\t0x0280\t \n#define  RXDMA_USB_AGG_ENABLE\t\tBIT(31)\n#define REG_RXPKT_NUM\t\t\t0x0284\n#define  RXPKT_NUM_RXDMA_IDLE\t\tBIT(17)\n#define  RXPKT_NUM_RW_RELEASE_EN\tBIT(18)\n#define REG_RXDMA_STATUS\t\t0x0288\n\n \n#define REG_RX_DMA_CTRL_8723B\t\t0x0286\n#define REG_RXDMA_PRO_8723B\t\t0x0290\n#define  RXDMA_PRO_DMA_MODE\t\tBIT(1)\t\t \n#define  RXDMA_PRO_DMA_BURST_CNT\tGENMASK(3, 2)\t \n#define  RXDMA_PRO_DMA_BURST_SIZE\tGENMASK(5, 4)\t \n\n#define REG_EARLY_MODE_CONTROL_8710B\t0x02bc\n\n#define REG_RF_BB_CMD_ADDR\t\t0x02c0\n#define REG_RF_BB_CMD_DATA\t\t0x02c4\n\n \n \n \n#define REG_VOQ_INFO\t\t\t0x0400\n#define REG_VIQ_INFO\t\t\t0x0404\n#define REG_BEQ_INFO\t\t\t0x0408\n#define REG_BKQ_INFO\t\t\t0x040c\n \n#define REG_Q0_INFO\t\t\t0x400\n#define REG_Q1_INFO\t\t\t0x404\n#define REG_Q2_INFO\t\t\t0x408\n#define REG_Q3_INFO\t\t\t0x40c\n\n#define REG_MGQ_INFO\t\t\t0x0410\n#define REG_HGQ_INFO\t\t\t0x0414\n#define REG_BCNQ_INFO\t\t\t0x0418\n\n#define REG_CPU_MGQ_INFORMATION\t\t0x041c\n#define REG_FWHW_TXQ_CTRL\t\t0x0420\n#define  FWHW_TXQ_CTRL_AMPDU_RETRY\tBIT(7)\n#define  FWHW_TXQ_CTRL_XMIT_MGMT_ACK\tBIT(12)\n#define  EN_BCNQ_DL\t\t\tBIT(22)\n\n#define REG_HWSEQ_CTRL\t\t\t0x0423\n#define REG_TXPKTBUF_BCNQ_BDNY\t\t0x0424\n#define REG_TXPKTBUF_MGQ_BDNY\t\t0x0425\n#define REG_LIFETIME_EN\t\t\t0x0426\n#define REG_MULTI_BCNQ_OFFSET\t\t0x0427\n\n#define REG_SPEC_SIFS\t\t\t0x0428\n#define  SPEC_SIFS_CCK_MASK\t\t0x00ff\n#define  SPEC_SIFS_CCK_SHIFT\t\t0\n#define  SPEC_SIFS_OFDM_MASK\t\t0xff00\n#define  SPEC_SIFS_OFDM_SHIFT\t\t8\n\n#define REG_RETRY_LIMIT\t\t\t0x042a\n#define  RETRY_LIMIT_LONG_SHIFT\t\t0\n#define  RETRY_LIMIT_LONG_MASK\t\t0x003f\n#define  RETRY_LIMIT_SHORT_SHIFT\t8\n#define  RETRY_LIMIT_SHORT_MASK\t\t0x3f00\n\n#define REG_DARFRC\t\t\t0x0430\n#define REG_RARFRC\t\t\t0x0438\n#define REG_RESPONSE_RATE_SET\t\t0x0440\n#define  RESPONSE_RATE_BITMAP_ALL\t0xfffff\n#define  RESPONSE_RATE_RRSR_CCK_ONLY_1M\t0xffff1\n#define  RESPONSE_RATE_RRSR_INIT_2G\t0x15f\n#define  RESPONSE_RATE_RRSR_INIT_5G\t0x150\n#define  RSR_1M\t\t\t\tBIT(0)\n#define  RSR_2M\t\t\t\tBIT(1)\n#define  RSR_5_5M\t\t\tBIT(2)\n#define  RSR_11M\t\t\tBIT(3)\n#define  RSR_6M\t\t\t\tBIT(4)\n#define  RSR_9M\t\t\t\tBIT(5)\n#define  RSR_12M\t\t\tBIT(6)\n#define  RSR_18M\t\t\tBIT(7)\n#define  RSR_24M\t\t\tBIT(8)\n#define  RSR_36M\t\t\tBIT(9)\n#define  RSR_48M\t\t\tBIT(10)\n#define  RSR_54M\t\t\tBIT(11)\n#define  RSR_MCS0\t\t\tBIT(12)\n#define  RSR_MCS1\t\t\tBIT(13)\n#define  RSR_MCS2\t\t\tBIT(14)\n#define  RSR_MCS3\t\t\tBIT(15)\n#define  RSR_MCS4\t\t\tBIT(16)\n#define  RSR_MCS5\t\t\tBIT(17)\n#define  RSR_MCS6\t\t\tBIT(18)\n#define  RSR_MCS7\t\t\tBIT(19)\n#define  RSR_RSC_LOWER_SUB_CHANNEL\tBIT(21)\t \n#define  RSR_RSC_UPPER_SUB_CHANNEL\tBIT(22)\t \n#define  RSR_RSC_BANDWIDTH_40M\t\t(RSR_RSC_UPPER_SUB_CHANNEL | \\\n\t\t\t\t\t RSR_RSC_LOWER_SUB_CHANNEL)\n#define  RSR_ACK_SHORT_PREAMBLE\t\tBIT(23)\n\n#define REG_ARFR0\t\t\t0x0444\n#define REG_ARFR1\t\t\t0x0448\n#define REG_ARFR2\t\t\t0x044c\n#define REG_ARFR3\t\t\t0x0450\n#define REG_CCK_CHECK\t\t\t0x0454\n#define BIT_BCN_PORT_SEL\t\tBIT(5)\n#define REG_AMPDU_MAX_TIME_8723B\t0x0456\n#define REG_AGGLEN_LMT\t\t\t0x0458\n#define REG_AMPDU_MIN_SPACE\t\t0x045c\n#define REG_TXPKTBUF_WMAC_LBK_BF_HD\t0x045d\n#define REG_FAST_EDCA_CTRL\t\t0x0460\n#define REG_RD_RESP_PKT_TH\t\t0x0463\n#define REG_INIRTS_RATE_SEL\t\t0x0480\n \n#define REG_DATA_SUBCHANNEL\t\t0x0483\n \n#define REG_INIDATA_RATE_SEL\t\t0x0484\n \n#define REG_MACID_SLEEP_3_8732B\t\t0x0484\n#define REG_MACID_SLEEP_1_8732B\t\t0x0488\n\n#define REG_POWER_STATUS\t\t0x04a4\n#define REG_POWER_STAGE1\t\t0x04b4\n#define REG_POWER_STAGE2\t\t0x04b8\n#define REG_AMPDU_BURST_MODE_8723B\t0x04bc\n#define REG_PKT_VO_VI_LIFE_TIME\t\t0x04c0\n#define REG_PKT_BE_BK_LIFE_TIME\t\t0x04c2\n#define REG_STBC_SETTING\t\t0x04c4\n#define REG_QUEUE_CTRL\t\t\t0x04c6\n#define REG_HT_SINGLE_AMPDU_8723B\t0x04c7\n#define  HT_SINGLE_AMPDU_ENABLE\t\tBIT(7)\n#define REG_PROT_MODE_CTRL\t\t0x04c8\n#define REG_MAX_AGGR_NUM\t\t0x04ca\n#define REG_RTS_MAX_AGGR_NUM\t\t0x04cb\n#define REG_BAR_MODE_CTRL\t\t0x04cc\n#define REG_RA_TRY_RATE_AGG_LMT\t\t0x04cf\n \n#define REG_MACID_DROP_8732A\t\t0x04d0\n \n#define REG_EARLY_MODE_CONTROL_8188E\t0x04d0\n \n#define REG_MACID_SLEEP_2_8732B\t\t0x04d0\n#define REG_MACID_SLEEP\t\t\t0x04d4\n#define REG_NQOS_SEQ\t\t\t0x04dc\n#define REG_QOS_SEQ\t\t\t0x04de\n#define REG_NEED_CPU_HANDLE\t\t0x04e0\n#define REG_PKT_LOSE_RPT\t\t0x04e1\n#define REG_PTCL_ERR_STATUS\t\t0x04e2\n#define REG_TX_REPORT_CTRL\t\t0x04ec\n#define  TX_REPORT_CTRL_TIMER_ENABLE\tBIT(1)\n\n#define REG_TX_REPORT_TIME\t\t0x04f0\n#define REG_DUMMY\t\t\t0x04fc\n\n \n#define REG_EDCA_VO_PARAM\t\t0x0500\n#define REG_EDCA_VI_PARAM\t\t0x0504\n#define REG_EDCA_BE_PARAM\t\t0x0508\n#define REG_EDCA_BK_PARAM\t\t0x050c\n#define  EDCA_PARAM_ECW_MIN_SHIFT\t8\n#define  EDCA_PARAM_ECW_MAX_SHIFT\t12\n#define  EDCA_PARAM_TXOP_SHIFT\t\t16\n#define REG_BEACON_TCFG\t\t\t0x0510\n#define REG_PIFS\t\t\t0x0512\n#define REG_RDG_PIFS\t\t\t0x0513\n#define REG_SIFS_CCK\t\t\t0x0514\n#define REG_SIFS_OFDM\t\t\t0x0516\n#define REG_TSFTR_SYN_OFFSET\t\t0x0518\n#define REG_AGGR_BREAK_TIME\t\t0x051a\n#define REG_SLOT\t\t\t0x051b\n#define REG_TX_PTCL_CTRL\t\t0x0520\n#define REG_TXPAUSE\t\t\t0x0522\n#define REG_DIS_TXREQ_CLR\t\t0x0523\n#define REG_RD_CTRL\t\t\t0x0524\n#define REG_TBTT_PROHIBIT\t\t0x0540\n#define REG_RD_NAV_NXT\t\t\t0x0544\n#define REG_NAV_PROT_LEN\t\t0x0546\n\n#define REG_BEACON_CTRL\t\t\t0x0550\n#define REG_BEACON_CTRL_1\t\t0x0551\n#define  BEACON_ATIM\t\t\tBIT(0)\n#define  BEACON_CTRL_MBSSID\t\tBIT(1)\n#define  BEACON_CTRL_TX_BEACON_RPT\tBIT(2)\n#define  BEACON_FUNCTION_ENABLE\t\tBIT(3)\n#define  BEACON_DISABLE_TSF_UPDATE\tBIT(4)\n\n#define REG_MBID_NUM\t\t\t0x0552\n#define REG_DUAL_TSF_RST\t\t0x0553\n#define  DUAL_TSF_RESET_TSF0\t\tBIT(0)\n#define  DUAL_TSF_RESET_TSF1\t\tBIT(1)\n#define  DUAL_TSF_RESET_P2P\t\tBIT(4)\n#define  DUAL_TSF_TX_OK\t\t\tBIT(5)\n\n \n#define REG_BCN_INTERVAL\t\t0x0554\n#define REG_MBSSID_BCN_SPACE\t\t0x0554\n\n#define REG_DRIVER_EARLY_INT\t\t0x0558\n#define  DRIVER_EARLY_INT_TIME\t\t5\n\n#define REG_BEACON_DMA_TIME\t\t0x0559\n#define  BEACON_DMA_ATIME_INT_TIME\t2\n\n#define REG_ATIMWND\t\t\t0x055a\n#define REG_USTIME_TSF_8723B\t\t0x055c\n#define REG_BCN_MAX_ERR\t\t\t0x055d\n#define REG_RXTSF_OFFSET_CCK\t\t0x055e\n#define REG_RXTSF_OFFSET_OFDM\t\t0x055f\n#define REG_TSFTR\t\t\t0x0560\n#define REG_TSFTR1\t\t\t0x0568\n#define REG_INIT_TSFTR\t\t\t0x0564\n#define REG_ATIMWND_1\t\t\t0x0570\n#define REG_PSTIMER\t\t\t0x0580\n#define REG_TIMER0\t\t\t0x0584\n#define REG_TIMER1\t\t\t0x0588\n#define REG_ACM_HW_CTRL\t\t\t0x05c0\n#define  ACM_HW_CTRL_BK\t\t\tBIT(0)\n#define  ACM_HW_CTRL_BE\t\t\tBIT(1)\n#define  ACM_HW_CTRL_VI\t\t\tBIT(2)\n#define  ACM_HW_CTRL_VO\t\t\tBIT(3)\n#define REG_ACM_RST_CTRL\t\t0x05c1\n#define REG_ACMAVG\t\t\t0x05c2\n#define REG_VO_ADMTIME\t\t\t0x05c4\n#define REG_VI_ADMTIME\t\t\t0x05c6\n#define REG_BE_ADMTIME\t\t\t0x05c8\n#define REG_EDCA_RANDOM_GEN\t\t0x05cc\n#define REG_SCH_TXCMD\t\t\t0x05d0\n\n \n#define REG_SCH_TX_CMD\t\t\t0x05f8\n#define REG_FW_RESET_TSF_CNT_1\t\t0x05fc\n#define REG_FW_RESET_TSF_CNT_0\t\t0x05fd\n#define REG_FW_BCN_DIS_CNT\t\t0x05fe\n\n \n#define REG_APSD_CTRL\t\t\t0x0600\n#define  APSD_CTRL_OFF\t\t\tBIT(6)\n#define  APSD_CTRL_OFF_STATUS\t\tBIT(7)\n#define REG_BW_OPMODE\t\t\t0x0603\n#define  BW_OPMODE_20MHZ\t\tBIT(2)\n#define  BW_OPMODE_5G\t\t\tBIT(1)\n#define  BW_OPMODE_11J\t\t\tBIT(0)\n\n#define REG_TCR\t\t\t\t0x0604\n\n \n#define REG_RCR\t\t\t\t0x0608\n#define  RCR_ACCEPT_AP\t\t\tBIT(0)   \n#define  RCR_ACCEPT_PHYS_MATCH\t\tBIT(1)   \n#define  RCR_ACCEPT_MCAST\t\tBIT(2)\n#define  RCR_ACCEPT_BCAST\t\tBIT(3)\n#define  RCR_ACCEPT_ADDR3\t\tBIT(4)   \n#define  RCR_ACCEPT_PM\t\t\tBIT(5)   \n#define  RCR_CHECK_BSSID_MATCH\t\tBIT(6)   \n#define  RCR_CHECK_BSSID_BEACON\t\tBIT(7)   \n#define  RCR_ACCEPT_CRC32\t\tBIT(8)   \n#define  RCR_ACCEPT_ICV\t\t\tBIT(9)   \n#define  RCR_ACCEPT_DATA_FRAME\t\tBIT(11)  \n#define  RCR_ACCEPT_CTRL_FRAME\t\tBIT(12)  \n#define  RCR_ACCEPT_MGMT_FRAME\t\tBIT(13)  \n#define  RCR_HTC_LOC_CTRL\t\tBIT(14)  \n#define  RCR_UC_DATA_PKT_INT_ENABLE\tBIT(16)  \n#define  RCR_BM_DATA_PKT_INT_ENABLE\tBIT(17)  \n#define  RCR_TIM_PARSER_ENABLE\t\tBIT(18)  \n#define  RCR_MFBEN\t\t\tBIT(22)\n#define  RCR_LSIG_ENABLE\t\tBIT(23)  \n#define  RCR_MULTI_BSSID_ENABLE\t\tBIT(24)  \n#define  RCR_FORCE_ACK\t\t\tBIT(26)\n#define  RCR_ACCEPT_BA_SSN\t\tBIT(27)  \n#define  RCR_APPEND_PHYSTAT\t\tBIT(28)\n#define  RCR_APPEND_ICV\t\t\tBIT(29)\n#define  RCR_APPEND_MIC\t\t\tBIT(30)\n#define  RCR_APPEND_FCS\t\t\tBIT(31)  \n\n#define REG_RX_PKT_LIMIT\t\t0x060c\n#define REG_RX_DLK_TIME\t\t\t0x060d\n#define REG_RX_DRVINFO_SZ\t\t0x060f\n\n#define REG_MACID\t\t\t0x0610\n#define REG_BSSID\t\t\t0x0618\n#define REG_MAR\t\t\t\t0x0620\n#define REG_MBIDCAMCFG\t\t\t0x0628\n\n#define REG_USTIME_EDCA\t\t\t0x0638\n#define REG_MAC_SPEC_SIFS\t\t0x063a\n\n \n\t \n#define REG_R2T_SIFS\t\t\t0x063c\n\t \n#define REG_T2T_SIFS\t\t\t0x063e\n#define REG_ACKTO\t\t\t0x0640\n#define REG_CTS2TO\t\t\t0x0641\n#define REG_EIFS\t\t\t0x0642\n\n \n#define REG_NAV_CTRL\t\t\t0x0650\n \n#define REG_NAV_UPPER\t\t\t0x0652\n#define  NAV_UPPER_UNIT\t\t\t128\n\n#define REG_BACAMCMD\t\t\t0x0654\n#define REG_BACAMCONTENT\t\t0x0658\n#define REG_LBDLY\t\t\t0x0660\n#define REG_FWDLY\t\t\t0x0661\n#define REG_RXERR_RPT\t\t\t0x0664\n#define REG_WMAC_TRXPTCL_CTL\t\t0x0668\n#define  WMAC_TRXPTCL_CTL_BW_MASK\t(BIT(7) | BIT(8))\n#define  WMAC_TRXPTCL_CTL_BW_20\t\t0\n#define  WMAC_TRXPTCL_CTL_BW_40\t\tBIT(7)\n#define  WMAC_TRXPTCL_CTL_BW_80\t\tBIT(8)\n\n \n#define REG_CAM_CMD\t\t\t0x0670\n#define  CAM_CMD_POLLING\t\tBIT(31)\n#define  CAM_CMD_WRITE\t\t\tBIT(16)\n#define  CAM_CMD_KEY_SHIFT\t\t3\n#define REG_CAM_WRITE\t\t\t0x0674\n#define  CAM_WRITE_VALID\t\tBIT(15)\n#define REG_CAM_READ\t\t\t0x0678\n#define REG_CAM_DEBUG\t\t\t0x067c\n#define REG_SECURITY_CFG\t\t0x0680\n#define  SEC_CFG_TX_USE_DEFKEY\t\tBIT(0)\n#define  SEC_CFG_RX_USE_DEFKEY\t\tBIT(1)\n#define  SEC_CFG_TX_SEC_ENABLE\t\tBIT(2)\n#define  SEC_CFG_RX_SEC_ENABLE\t\tBIT(3)\n#define  SEC_CFG_SKBYA2\t\t\tBIT(4)\n#define  SEC_CFG_NO_SKMC\t\tBIT(5)\n#define  SEC_CFG_TXBC_USE_DEFKEY\tBIT(6)\n#define  SEC_CFG_RXBC_USE_DEFKEY\tBIT(7)\n\n \n#define REG_WOW_CTRL\t\t\t0x0690\n#define REG_PSSTATUS\t\t\t0x0691\n#define REG_PS_RX_INFO\t\t\t0x0692\n#define REG_LPNAV_CTRL\t\t\t0x0694\n#define REG_WKFMCAM_CMD\t\t\t0x0698\n#define REG_WKFMCAM_RWD\t\t\t0x069c\n\n \n#define REG_RXFLTMAP0\t\t\t0x06a0\t \n#define REG_RXFLTMAP1\t\t\t0x06a2\t \n#define REG_RXFLTMAP2\t\t\t0x06a4\t \n\n#define REG_BCN_PSR_RPT\t\t\t0x06a8\n#define REG_CALB32K_CTRL\t\t0x06ac\n#define REG_PKT_MON_CTRL\t\t0x06b4\n#define REG_BT_COEX_TABLE1\t\t0x06c0\n#define REG_BT_COEX_TABLE2\t\t0x06c4\n#define REG_BT_COEX_TABLE3\t\t0x06c8\n#define REG_BT_COEX_TABLE4\t\t0x06cc\n#define REG_WMAC_RESP_TXINFO\t\t0x06d8\n\n#define REG_MACID1\t\t\t0x0700\n#define REG_BSSID1\t\t\t0x0708\n\n \n#define REG_BT_CONTROL_8723BU\t\t0x0764\n#define  BT_CONTROL_BT_GRANT\t\tBIT(12)\n\n#define REG_PORT_CONTROL_8710B\t\t0x076d\n#define REG_WLAN_ACT_CONTROL_8723B\t0x076e\n\n#define REG_FPGA0_RF_MODE\t\t0x0800\n#define  FPGA_RF_MODE\t\t\tBIT(0)\n#define  FPGA_RF_MODE_JAPAN\t\tBIT(1)\n#define  FPGA_RF_MODE_CCK\t\tBIT(24)\n#define  FPGA_RF_MODE_OFDM\t\tBIT(25)\n\n#define REG_FPGA0_TX_INFO\t\t0x0804\n#define  FPGA0_TX_INFO_OFDM_PATH_A\tBIT(0)\n#define  FPGA0_TX_INFO_OFDM_PATH_B\tBIT(1)\n#define  FPGA0_TX_INFO_OFDM_PATH_C\tBIT(2)\n#define  FPGA0_TX_INFO_OFDM_PATH_D\tBIT(3)\n#define REG_FPGA0_PSD_FUNC\t\t0x0808\n#define REG_FPGA0_TX_GAIN\t\t0x080c\n#define REG_FPGA0_RF_TIMING1\t\t0x0810\n#define REG_FPGA0_RF_TIMING2\t\t0x0814\n#define REG_FPGA0_POWER_SAVE\t\t0x0818\n#define  FPGA0_PS_LOWER_CHANNEL\t\tBIT(26)\n#define  FPGA0_PS_UPPER_CHANNEL\t\tBIT(27)\n\n#define REG_FPGA0_XA_HSSI_PARM1\t\t0x0820\t \n#define  FPGA0_HSSI_PARM1_PI\t\tBIT(8)\n#define REG_FPGA0_XA_HSSI_PARM2\t\t0x0824\n#define REG_FPGA0_XB_HSSI_PARM1\t\t0x0828\n#define REG_FPGA0_XB_HSSI_PARM2\t\t0x082c\n#define  FPGA0_HSSI_3WIRE_DATA_LEN\t0x800\n#define  FPGA0_HSSI_3WIRE_ADDR_LEN\t0x400\n#define  FPGA0_HSSI_PARM2_ADDR_SHIFT\t23\n#define  FPGA0_HSSI_PARM2_ADDR_MASK\t0x7f800000\t \n#define  FPGA0_HSSI_PARM2_CCK_HIGH_PWR\tBIT(9)\n#define  FPGA0_HSSI_PARM2_EDGE_READ\tBIT(31)\n\n#define REG_TX_AGC_B_RATE18_06\t\t0x0830\n#define REG_TX_AGC_B_RATE54_24\t\t0x0834\n#define REG_TX_AGC_B_CCK1_55_MCS32\t0x0838\n#define REG_TX_AGC_B_MCS03_MCS00\t0x083c\n\n#define REG_FPGA0_XA_LSSI_PARM\t\t0x0840\n#define REG_FPGA0_XB_LSSI_PARM\t\t0x0844\n#define  FPGA0_LSSI_PARM_ADDR_SHIFT\t20\n#define  FPGA0_LSSI_PARM_ADDR_MASK\t0x0ff00000\n#define  FPGA0_LSSI_PARM_DATA_MASK\t0x000fffff\n\n#define REG_TX_AGC_B_MCS07_MCS04\t0x0848\n#define REG_TX_AGC_B_MCS11_MCS08\t0x084c\n\n#define REG_FPGA0_XCD_SWITCH_CTRL\t0x085c\n\n#define REG_FPGA0_XA_RF_INT_OE\t\t0x0860\t \n#define REG_FPGA0_XB_RF_INT_OE\t\t0x0864\n#define  FPGA0_INT_OE_ANTENNA_AB_OPEN\t0x000\n#define  FPGA0_INT_OE_ANTENNA_A\t\tBIT(8)\n#define  FPGA0_INT_OE_ANTENNA_B\t\tBIT(9)\n#define  FPGA0_INT_OE_ANTENNA_MASK\t(FPGA0_INT_OE_ANTENNA_A | \\\n\t\t\t\t\t FPGA0_INT_OE_ANTENNA_B)\n\n#define REG_TX_AGC_B_MCS15_MCS12\t0x0868\n#define REG_TX_AGC_B_CCK11_A_CCK2_11\t0x086c\n\n#define REG_FPGA0_XAB_RF_SW_CTRL\t0x0870\n#define REG_FPGA0_XA_RF_SW_CTRL\t\t0x0870\t \n#define REG_FPGA0_XB_RF_SW_CTRL\t\t0x0872\t \n#define REG_FPGA0_XCD_RF_SW_CTRL\t0x0874\n#define REG_FPGA0_XC_RF_SW_CTRL\t\t0x0874\t \n#define REG_FPGA0_XD_RF_SW_CTRL\t\t0x0876\t \n#define  FPGA0_RF_3WIRE_DATA\t\tBIT(0)\n#define  FPGA0_RF_3WIRE_CLOC\t\tBIT(1)\n#define  FPGA0_RF_3WIRE_LOAD\t\tBIT(2)\n#define  FPGA0_RF_3WIRE_RW\t\tBIT(3)\n#define  FPGA0_RF_3WIRE_MASK\t\t0xf\n#define  FPGA0_RF_RFENV\t\t\tBIT(4)\n#define  FPGA0_RF_TRSW\t\t\tBIT(5)\t \n#define  FPGA0_RF_TRSWB\t\t\tBIT(6)\n#define  FPGA0_RF_ANTSW\t\t\tBIT(8)\n#define  FPGA0_RF_ANTSWB\t\tBIT(9)\n#define  FPGA0_RF_PAPE\t\t\tBIT(10)\n#define  FPGA0_RF_PAPE5G\t\tBIT(11)\n#define  FPGA0_RF_BD_CTRL_SHIFT\t\t16\n\n#define REG_FPGA0_XAB_RF_PARM\t\t0x0878\t \n#define REG_FPGA0_XA_RF_PARM\t\t0x0878\t \n#define REG_FPGA0_XB_RF_PARM\t\t0x087a\t \n#define REG_FPGA0_XCD_RF_PARM\t\t0x087c\n#define REG_FPGA0_XC_RF_PARM\t\t0x087c\t \n#define REG_FPGA0_XD_RF_PARM\t\t0x087e\t \n#define  FPGA0_RF_PARM_RFA_ENABLE\tBIT(1)\n#define  FPGA0_RF_PARM_RFB_ENABLE\tBIT(17)\n#define  FPGA0_RF_PARM_CLK_GATE\t\tBIT(31)\n\n#define REG_FPGA0_ANALOG1\t\t0x0880\n#define REG_FPGA0_ANALOG2\t\t0x0884\n#define  FPGA0_ANALOG2_20MHZ\t\tBIT(10)\n#define REG_FPGA0_ANALOG3\t\t0x0888\n#define REG_FPGA0_ANALOG4\t\t0x088c\n\n#define REG_NHM_TH9_TH10_8723B\t\t0x0890\n#define REG_NHM_TIMER_8723B\t\t0x0894\n#define REG_NHM_TH3_TO_TH0_8723B\t0x0898\n#define REG_NHM_TH7_TO_TH4_8723B\t0x089c\n\n#define REG_FPGA0_XA_LSSI_READBACK\t0x08a0\t \n#define REG_FPGA0_XB_LSSI_READBACK\t0x08a4\n#define REG_FPGA0_PSD_REPORT\t\t0x08b4\n#define REG_HSPI_XA_READBACK\t\t0x08b8\t \n#define REG_HSPI_XB_READBACK\t\t0x08bc\t \n\n#define REG_FPGA1_RF_MODE\t\t0x0900\n\n#define REG_FPGA1_TX_INFO\t\t0x090c\n#define  FPGA1_TX_ANT_MASK\t\t0x0000000f\n#define  FPGA1_TX_ANT_L_MASK\t\t0x000000f0\n#define  FPGA1_TX_ANT_NON_HT_MASK\t0x00000f00\n#define  FPGA1_TX_ANT_HT1_MASK\t\t0x0000f000\n#define  FPGA1_TX_ANT_HT2_MASK\t\t0x000f0000\n#define  FPGA1_TX_ANT_HT_S1_MASK\t0x00f00000\n#define  FPGA1_TX_ANT_NON_HT_S1_MASK\t0x0f000000\n#define  FPGA1_TX_OFDM_TXSC_MASK\t0x30000000\n\n#define REG_ANT_MAPPING1\t\t0x0914\n#define REG_RFE_OPT\t\t\t0x0920\n#define REG_DPDT_CTRL\t\t\t0x092c\t \n#define REG_RFE_CTRL_ANTA_SRC\t\t0x0930\t \n#define REG_RFE_CTRL_ANT_SRC1\t\t0x0934\n#define REG_RFE_CTRL_ANT_SRC2\t\t0x0938\n#define REG_RFE_CTRL_ANT_SRC3\t\t0x093c\n#define REG_RFE_PATH_SELECT\t\t0x0940\t \n#define REG_RFE_BUFFER\t\t\t0x0944\t \n#define REG_S0S1_PATH_SWITCH\t\t0x0948\t \n#define REG_RX_DFIR_MOD_97F\t\t0x0948\n#define REG_OFDM_RX_DFIR\t\t0x954\n#define REG_RFE_OPT62\t\t\t0x0968\n\n#define REG_CCK0_SYSTEM\t\t\t0x0a00\n#define  CCK0_SIDEBAND\t\t\tBIT(4)\n\n#define REG_CCK0_AFE_SETTING\t\t0x0a04\n#define  CCK0_AFE_RX_MASK\t\t0x0f000000\n#define  CCK0_AFE_TX_MASK\t\t0xf0000000\n#define  CCK0_AFE_RX_ANT_A\t\t0\n#define  CCK0_AFE_RX_ANT_B\t\tBIT(26)\n#define  CCK0_AFE_RX_ANT_C\t\tBIT(27)\n#define  CCK0_AFE_RX_ANT_D\t\t(BIT(26) | BIT(27))\n#define  CCK0_AFE_RX_ANT_OPTION_A\t0\n#define  CCK0_AFE_RX_ANT_OPTION_B\tBIT(24)\n#define  CCK0_AFE_RX_ANT_OPTION_C\tBIT(25)\n#define  CCK0_AFE_RX_ANT_OPTION_D\t(BIT(24) | BIT(25))\n#define  CCK0_AFE_TX_ANT_A\t\tBIT(31)\n#define  CCK0_AFE_TX_ANT_B\t\tBIT(30)\n\n#define REG_CCK_ANTDIV_PARA2\t\t0x0a04\n#define REG_BB_POWER_SAVE4\t\t0x0a74\n\n \n#define REG_LNA_SWITCH\t\t\t0x0b2c\n#define  LNA_SWITCH_DISABLE_CSCG\tBIT(22)\n#define  LNA_SWITCH_OUTPUT_CG\t\tBIT(31)\n\n#define REG_CCK_PD_THRESH\t\t\t0x0a0a\n#define  CCK_PD_TYPE1_LV0_TH\t\t0x40\n#define  CCK_PD_TYPE1_LV1_TH\t\t0x83\n#define  CCK_PD_TYPE1_LV2_TH\t\t0xcd\n#define  CCK_PD_TYPE1_LV3_TH\t\t0xdd\n#define  CCK_PD_TYPE1_LV4_TH\t\t0xed\n\n#define REG_CCK0_TX_FILTER1\t\t0x0a20\n#define REG_CCK0_TX_FILTER2\t\t0x0a24\n#define REG_CCK0_DEBUG_PORT\t\t0x0a28\t \n#define REG_AGC_RPT\t\t\t0xa80\n#define  AGC_RPT_CCK\t\t\tBIT(7)\n#define REG_CCK0_TX_FILTER3\t\t0x0aac\n\n#define REG_CONFIG_ANT_A\t\t0x0b68\n#define REG_CONFIG_ANT_B\t\t0x0b6c\n\n#define REG_OFDM0_TRX_PATH_ENABLE\t0x0c04\n#define OFDM_RF_PATH_RX_MASK\t\t0x0f\n#define OFDM_RF_PATH_RX_A\t\tBIT(0)\n#define OFDM_RF_PATH_RX_B\t\tBIT(1)\n#define OFDM_RF_PATH_RX_C\t\tBIT(2)\n#define OFDM_RF_PATH_RX_D\t\tBIT(3)\n#define OFDM_RF_PATH_TX_MASK\t\t0xf0\n#define OFDM_RF_PATH_TX_A\t\tBIT(4)\n#define OFDM_RF_PATH_TX_B\t\tBIT(5)\n#define OFDM_RF_PATH_TX_C\t\tBIT(6)\n#define OFDM_RF_PATH_TX_D\t\tBIT(7)\n\n#define REG_OFDM0_TR_MUX_PAR\t\t0x0c08\n\n#define REG_OFDM0_FA_RSTC\t\t0x0c0c\n\n#define REG_DOWNSAM_FACTOR\t\t0x0c10\n\n#define REG_OFDM0_XA_RX_AFE\t\t0x0c10\n#define REG_OFDM0_XA_RX_IQ_IMBALANCE\t0x0c14\n#define REG_OFDM0_XB_RX_IQ_IMBALANCE\t0x0c1c\n\n#define REG_OFDM0_ENERGY_CCA_THRES\t0x0c4c\n\n#define REG_OFDM0_RX_D_SYNC_PATH\t0x0c40\n#define  OFDM0_SYNC_PATH_NOTCH_FILTER\tBIT(1)\n\n#define REG_OFDM0_XA_AGC_CORE1\t\t0x0c50\n#define REG_OFDM0_XA_AGC_CORE2\t\t0x0c54\n#define REG_OFDM0_XB_AGC_CORE1\t\t0x0c58\n#define REG_OFDM0_XB_AGC_CORE2\t\t0x0c5c\n#define REG_OFDM0_XC_AGC_CORE1\t\t0x0c60\n#define REG_OFDM0_XC_AGC_CORE2\t\t0x0c64\n#define REG_OFDM0_XD_AGC_CORE1\t\t0x0c68\n#define REG_OFDM0_XD_AGC_CORE2\t\t0x0c6c\n#define  OFDM0_X_AGC_CORE1_IGI_MASK\t0x0000007F\n\n#define REG_OFDM0_AGC_PARM1\t\t0x0c70\n\n#define REG_OFDM0_AGC_RSSI_TABLE\t0x0c78\n\n#define REG_OFDM0_XA_TX_IQ_IMBALANCE\t0x0c80\n#define REG_OFDM0_XB_TX_IQ_IMBALANCE\t0x0c88\n#define REG_OFDM0_XC_TX_IQ_IMBALANCE\t0x0c90\n#define REG_OFDM0_XD_TX_IQ_IMBALANCE\t0x0c98\n\n#define REG_OFDM0_XC_TX_AFE\t\t0x0c94\n#define REG_OFDM0_XD_TX_AFE\t\t0x0c9c\n\n#define REG_OFDM0_RX_IQ_EXT_ANTA\t0x0ca0\n\n \n#define REG_ANTDIV_PARA1\t\t0x0ca4\n\n#define REG_RXIQB_EXT\t\t\t0x0ca8\n\n \n#define REG_OFDM0_TX_PSDO_NOISE_WEIGHT\t0x0ce4\n\n#define REG_OFDM1_LSTF\t\t\t0x0d00\n#define  OFDM_LSTF_PRIME_CH_LOW\t\tBIT(10)\n#define  OFDM_LSTF_PRIME_CH_HIGH\tBIT(11)\n#define  OFDM_LSTF_PRIME_CH_MASK\t(OFDM_LSTF_PRIME_CH_LOW | \\\n\t\t\t\t\t OFDM_LSTF_PRIME_CH_HIGH)\n#define  OFDM_LSTF_CONTINUE_TX\t\tBIT(28)\n#define  OFDM_LSTF_SINGLE_CARRIER\tBIT(29)\n#define  OFDM_LSTF_SINGLE_TONE\t\tBIT(30)\n#define  OFDM_LSTF_MASK\t\t\t0x70000000\n\n#define REG_OFDM1_TRX_PATH_ENABLE\t0x0d04\n#define REG_OFDM1_CFO_TRACKING\t\t0x0d2c\n#define  CFO_TRACKING_ATC_STATUS\tBIT(11)\n#define REG_OFDM1_CSI_FIX_MASK1\t\t0x0d40\n#define REG_OFDM1_CSI_FIX_MASK2\t\t0x0d44\n\n#define REG_ANAPWR1\t\t\t0x0d94\n\n#define REG_TX_AGC_A_RATE18_06\t\t0x0e00\n#define REG_TX_AGC_A_RATE54_24\t\t0x0e04\n#define REG_TX_AGC_A_CCK1_MCS32\t\t0x0e08\n#define REG_TX_AGC_A_MCS03_MCS00\t0x0e10\n#define REG_TX_AGC_A_MCS07_MCS04\t0x0e14\n#define REG_TX_AGC_A_MCS11_MCS08\t0x0e18\n#define REG_TX_AGC_A_MCS15_MCS12\t0x0e1c\n\n#define REG_NP_ANTA\t\t\t0x0e20\n\n#define REG_TAP_UPD_97F\t\t\t0x0e24\n\n#define REG_FPGA0_IQK\t\t\t0x0e28\n\n#define REG_TX_IQK_TONE_A\t\t0x0e30\n#define REG_RX_IQK_TONE_A\t\t0x0e34\n#define REG_TX_IQK_PI_A\t\t\t0x0e38\n#define REG_RX_IQK_PI_A\t\t\t0x0e3c\n\n#define REG_TX_IQK\t\t\t0x0e40\n#define REG_RX_IQK\t\t\t0x0e44\n#define REG_IQK_AGC_PTS\t\t\t0x0e48\n#define REG_IQK_AGC_RSP\t\t\t0x0e4c\n#define REG_TX_IQK_TONE_B\t\t0x0e50\n#define REG_RX_IQK_TONE_B\t\t0x0e54\n#define REG_TX_IQK_PI_B\t\t\t0x0e58\n#define REG_RX_IQK_PI_B\t\t\t0x0e5c\n#define REG_IQK_AGC_CONT\t\t0x0e60\n\n#define REG_BLUETOOTH\t\t\t0x0e6c\n#define REG_RX_WAIT_CCA\t\t\t0x0e70\n#define REG_TX_CCK_RFON\t\t\t0x0e74\n#define REG_TX_CCK_BBON\t\t\t0x0e78\n#define REG_TX_OFDM_RFON\t\t0x0e7c\n#define REG_TX_OFDM_BBON\t\t0x0e80\n#define REG_TX_TO_RX\t\t\t0x0e84\n#define REG_TX_TO_TX\t\t\t0x0e88\n#define REG_RX_CCK\t\t\t0x0e8c\n\n#define REG_TX_POWER_BEFORE_IQK_A\t0x0e94\n#define REG_IQK_RPT_TXA\t\t\t0x0e98\n#define REG_TX_POWER_AFTER_IQK_A\t0x0e9c\n\n#define REG_RX_POWER_BEFORE_IQK_A\t0x0ea0\n#define REG_RX_POWER_BEFORE_IQK_A_2\t0x0ea4\n#define REG_RX_POWER_AFTER_IQK_A\t0x0ea8\n#define REG_IQK_RPT_RXA\t\t\t0x0ea8\n#define REG_RX_POWER_AFTER_IQK_A_2\t0x0eac\n\n#define REG_TX_POWER_BEFORE_IQK_B\t0x0eb4\n#define REG_IQK_RPT_TXB\t\t\t0x0eb8\n#define REG_TX_POWER_AFTER_IQK_B\t0x0ebc\n\n#define REG_RX_POWER_BEFORE_IQK_B\t0x0ec0\n#define REG_RX_POWER_BEFORE_IQK_B_2\t0x0ec4\n#define REG_RX_POWER_AFTER_IQK_B\t0x0ec8\n#define REG_IQK_RPT_RXB\t\t\t0x0ec8\n#define REG_RX_POWER_AFTER_IQK_B_2\t0x0ecc\n\n#define REG_RX_OFDM\t\t\t0x0ed0\n#define REG_RX_WAIT_RIFS\t\t0x0ed4\n#define REG_RX_TO_RX\t\t\t0x0ed8\n#define REG_STANDBY\t\t\t0x0edc\n#define REG_SLEEP\t\t\t0x0ee0\n#define REG_PMPD_ANAEN\t\t\t0x0eec\n\n#define REG_FW_START_ADDRESS\t\t0x1000\n#define REG_FW_START_ADDRESS_8192F\t0x4000\n\n#define REG_SW_GPIO_SHARE_CTRL_0\t0x1038\n#define REG_SW_GPIO_SHARE_CTRL_1\t0x103c\n#define REG_GPIO_A0\t\t\t0x1050\n#define REG_GPIO_B0\t\t\t0x105b\n\n#define REG_USB_INFO\t\t\t0xfe17\n#define REG_USB_HIMR\t\t\t0xfe38\n#define  USB_HIMR_TIMEOUT2\t\tBIT(31)\n#define  USB_HIMR_TIMEOUT1\t\tBIT(30)\n#define  USB_HIMR_PSTIMEOUT\t\tBIT(29)\n#define  USB_HIMR_GTINT4\t\tBIT(28)\n#define  USB_HIMR_GTINT3\t\tBIT(27)\n#define  USB_HIMR_TXBCNERR\t\tBIT(26)\n#define  USB_HIMR_TXBCNOK\t\tBIT(25)\n#define  USB_HIMR_TSF_BIT32_TOGGLE\tBIT(24)\n#define  USB_HIMR_BCNDMAINT3\t\tBIT(23)\n#define  USB_HIMR_BCNDMAINT2\t\tBIT(22)\n#define  USB_HIMR_BCNDMAINT1\t\tBIT(21)\n#define  USB_HIMR_BCNDMAINT0\t\tBIT(20)\n#define  USB_HIMR_BCNDOK3\t\tBIT(19)\n#define  USB_HIMR_BCNDOK2\t\tBIT(18)\n#define  USB_HIMR_BCNDOK1\t\tBIT(17)\n#define  USB_HIMR_BCNDOK0\t\tBIT(16)\n#define  USB_HIMR_HSISR_IND\t\tBIT(15)\n#define  USB_HIMR_BCNDMAINT_E\t\tBIT(14)\n \n#define  USB_HIMR_CTW_END\t\tBIT(12)\n \n#define  USB_HIMR_C2HCMD\t\tBIT(10)\n#define  USB_HIMR_CPWM2\t\t\tBIT(9)\n#define  USB_HIMR_CPWM\t\t\tBIT(8)\n#define  USB_HIMR_HIGHDOK\t\tBIT(7)\t \n#define  USB_HIMR_MGNTDOK\t\tBIT(6)\t \n#define  USB_HIMR_BKDOK\t\t\tBIT(5)\t \n#define  USB_HIMR_BEDOK\t\t\tBIT(4)\t \n#define  USB_HIMR_VIDOK\t\t\tBIT(3)\t \n#define  USB_HIMR_VODOK\t\t\tBIT(2)\t \n#define  USB_HIMR_RDU\t\t\tBIT(1)\t \n#define  USB_HIMR_ROK\t\t\tBIT(0)\t \n\n#define REG_USB_ACCESS_TIMEOUT\t\t0xfe4c\n\n#define REG_USB_SPECIAL_OPTION\t\t0xfe55\n#define  USB_SPEC_USB_AGG_ENABLE\tBIT(3)\t \n#define  USB_SPEC_INT_BULK_SELECT\tBIT(4)\t \n#define REG_USB_HRPWM\t\t\t0xfe58\n#define REG_USB_DMA_AGG_TO\t\t0xfe5b\n#define REG_USB_AGG_TIMEOUT\t\t0xfe5c\n#define REG_USB_AGG_THRESH\t\t0xfe5d\n\n#define REG_NORMAL_SIE_VID\t\t0xfe60\t \n#define REG_NORMAL_SIE_PID\t\t0xfe62\t \n#define REG_NORMAL_SIE_OPTIONAL\t\t0xfe64\n#define REG_NORMAL_SIE_EP\t\t0xfe65\t \n#define REG_NORMAL_SIE_EP_TX\t\t0xfe66\n#define  NORMAL_SIE_EP_TX_HIGH_MASK\t0x000f\n#define  NORMAL_SIE_EP_TX_NORMAL_MASK\t0x00f0\n#define  NORMAL_SIE_EP_TX_LOW_MASK\t0x0f00\n\n#define REG_NORMAL_SIE_PHY\t\t0xfe68\t \n#define REG_NORMAL_SIE_OPTIONAL2\t0xfe6c\n#define REG_NORMAL_SIE_GPS_EP\t\t0xfe6d\t \n#define REG_NORMAL_SIE_MAC_ADDR\t\t0xfe70\t \n#define REG_NORMAL_SIE_STRING\t\t0xfe80\t \n\n \n#define REG_SYS_FUNC_8710B\t\t0x0004\n#define REG_AFE_CTRL_8710B\t\t0x0050\n#define REG_WL_RF_PSS_8710B\t\t0x005c\n#define REG_EFUSE_INDIRECT_CTRL_8710B\t0x006c\n#define  NORMAL_REG_READ_OFFSET\t\t0x83000000\n#define  NORMAL_REG_WRITE_OFFSET\t0x84000000\n#define  EFUSE_READ_OFFSET\t\t0x85000000\n#define  EFUSE_WRITE_OFFSET\t\t0x86000000\n#define REG_HIMR0_8710B\t\t\t0x0080\n#define REG_HISR0_8710B\t\t\t0x0084\n \n#define REG_8051FW_CTRL_V1_8710B\t0x0090\n#define REG_USB_HOST_INDIRECT_DATA_8710B\t0x009c\n#define REG_WL_STATUS_8710B\t\t0x00f0\n#define REG_USB_HOST_INDIRECT_ADDR_8710B\t0x00f8\n\n \n#define SYSON_REG_BASE_ADDR_8710B\t0x40000000\n#define REG_SYS_XTAL_CTRL0_8710B\t0x060\n#define REG_SYS_EEPROM_CTRL0_8710B\t0x0e0\n#define REG_SYS_SYSTEM_CFG0_8710B\t0x1f0\n#define REG_SYS_SYSTEM_CFG1_8710B\t0x1f4\n#define REG_SYS_SYSTEM_CFG2_8710B\t0x1f8\n\n \n#define RF6052_REG_AC\t\t\t0x00\n#define RF6052_REG_IQADJ_G1\t\t0x01\n#define RF6052_REG_IQADJ_G2\t\t0x02\n#define RF6052_REG_BS_PA_APSET_G1_G4\t0x03\n#define RF6052_REG_BS_PA_APSET_G5_G8\t0x04\n#define RF6052_REG_POW_TRSW\t\t0x05\n#define RF6052_REG_GAIN_RX\t\t0x06\n#define RF6052_REG_GAIN_TX\t\t0x07\n#define RF6052_REG_TXM_IDAC\t\t0x08\n#define RF6052_REG_IPA_G\t\t0x09\n#define RF6052_REG_TXBIAS_G\t\t0x0a\n#define RF6052_REG_TXPA_AG\t\t0x0b\n#define RF6052_REG_IPA_A\t\t0x0c\n#define RF6052_REG_TXBIAS_A\t\t0x0d\n#define RF6052_REG_BS_PA_APSET_G9_G11\t0x0e\n#define RF6052_REG_BS_IQGEN\t\t0x0f\n#define RF6052_REG_MODE1\t\t0x10\n#define RF6052_REG_MODE2\t\t0x11\n#define RF6052_REG_RX_AGC_HP\t\t0x12\n#define RF6052_REG_TX_AGC\t\t0x13\n#define RF6052_REG_BIAS\t\t\t0x14\n#define RF6052_REG_IPA\t\t\t0x15\n#define RF6052_REG_TXBIAS\t\t0x16\n#define RF6052_REG_POW_ABILITY\t\t0x17\n#define RF6052_REG_MODE_AG\t\t0x18\t \n#define  MODE_AG_CHANNEL_MASK\t\t0x3ff\n#define  MODE_AG_CHANNEL_20MHZ\t\tBIT(10)\n#define  MODE_AG_BW_MASK\t\t(BIT(10) | BIT(11))\n#define  MODE_AG_BW_20MHZ_8723B\t\t(BIT(10) | BIT(11))\n#define  MODE_AG_BW_40MHZ_8723B\t\tBIT(10)\n#define  MODE_AG_BW_80MHZ_8723B\t\t0\n\n#define RF6052_REG_TOP\t\t\t0x19\n#define RF6052_REG_RX_G1\t\t0x1a\n#define RF6052_REG_RX_G2\t\t0x1b\n#define RF6052_REG_RX_BB2\t\t0x1c\n#define RF6052_REG_RX_BB1\t\t0x1d\n#define RF6052_REG_RCK1\t\t\t0x1e\n#define RF6052_REG_RCK2\t\t\t0x1f\n#define RF6052_REG_TX_G1\t\t0x20\n#define RF6052_REG_TX_G2\t\t0x21\n#define RF6052_REG_TX_G3\t\t0x22\n#define RF6052_REG_TX_BB1\t\t0x23\n#define RF6052_REG_T_METER\t\t0x24\n#define RF6052_REG_SYN_G1\t\t0x25\t \n#define RF6052_REG_SYN_G2\t\t0x26\t \n#define RF6052_REG_SYN_G3\t\t0x27\t \n#define RF6052_REG_SYN_G4\t\t0x28\t \n#define RF6052_REG_SYN_G5\t\t0x29\t \n#define RF6052_REG_SYN_G6\t\t0x2a\t \n#define RF6052_REG_SYN_G7\t\t0x2b\t \n#define RF6052_REG_SYN_G8\t\t0x2c\t \n\n#define RF6052_REG_RCK_OS\t\t0x30\t \n\n#define RF6052_REG_TXPA_G1\t\t0x31\t \n#define RF6052_REG_TXPA_G2\t\t0x32\t \n#define RF6052_REG_TXPA_G3\t\t0x33\t \n\n \n#define RF6052_REG_GAIN_P1\t\t0x35\n#define RF6052_REG_T_METER_8723B\t0x42\n#define RF6052_REG_UNKNOWN_43\t\t0x43\n#define RF6052_REG_UNKNOWN_55\t\t0x55\n#define RF6052_REG_PAD_TXG\t\t0x56\n#define RF6052_REG_TXMOD\t\t0x58\n#define RF6052_REG_RXG_MIX_SWBW\t\t0x87\n#define RF6052_REG_S0S1\t\t\t0xb0\n#define RF6052_REG_GAIN_CCA\t\t0xdf\n#define RF6052_REG_UNKNOWN_ED\t\t0xed\n#define RF6052_REG_WE_LUT\t\t0xef\n#define RF6052_REG_GAIN_CTRL\t\t0xf5\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}