INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yigit/Desktop/Okul/2022 güz/Sayýsal sistem tasarým uygulamalarý/sstu_odevler/sstu_odev1/sstu_odev1.srcs/sources_1/new/SSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_gate
INFO: [VRFC 10-311] analyzing module OR_gate
INFO: [VRFC 10-311] analyzing module NOT_gate
INFO: [VRFC 10-311] analyzing module NAND_gate
INFO: [VRFC 10-311] analyzing module NOR_gate
INFO: [VRFC 10-311] analyzing module EXOR_gate
INFO: [VRFC 10-311] analyzing module EXNOR_gate
INFO: [VRFC 10-311] analyzing module TRI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yigit/Desktop/Okul/2022 güz/Sayýsal sistem tasarým uygulamalarý/sstu_odevler/sstu_odev1/sstu_odev1.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yigit/Desktop/Okul/2022 güz/Sayýsal sistem tasarým uygulamalarý/sstu_odevler/sstu_odev1/sstu_odev1.srcs/sim_1/new/Top_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module_tb
