/* Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPM570T100) Path("C:/Users/mi201326/Documents/verilog HDL/DigitalClock/output_files/") File("DigitalClock.pof") MfrSpec(OpMask(1) SEC_Device(EPM570T100) Child_OpMask(2 1 1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
