
Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Class sky130_fd_sc_hd__clkdlybuf4s50_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__clkdlybuf4s50_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkdlybuf4s50_ |Circuit 2: sky130_fd_sc_hd__clkdlybuf4s50_ 
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->4)         |sky130_fd_pr__pfet_01v8_hvt (5->4)         
sky130_fd_pr__nfet_01v8 (5->4)             |sky130_fd_pr__nfet_01v8 (5->4)             
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkdlybuf4s50_ |Circuit 2: sky130_fd_sc_hd__clkdlybuf4s50_ 
-------------------------------------------|-------------------------------------------
X                                          |X                                          
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkdlybuf4s50_2 and sky130_fd_sc_hd__clkdlybuf4s50_2 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__nfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__nfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_g5v0d10v5 and sky130_fd_pr__nfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_g5v0d10v5 and Circuit 2 cell sky130_fd_pr__pfet_g5v0d10v5 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_g5v0d10v5 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_g5v0d10v5    |Circuit 2: sky130_fd_pr__pfet_g5v0d10v5    
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_g5v0d10v5 and sky130_fd_pr__pfet_g5v0d10v5 are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_0p35 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_0p35 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_0p35 |Circuit 2: sky130_fd_pr__res_xhigh_po_0p35 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_0p35 and sky130_fd_pr__res_xhigh_po_0p35 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_1 and sky130_fd_sc_hd__inv_1 are equivalent.

Class sky130_fd_sc_hd__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (2->1)             |sky130_fd_pr__nfet_01v8 (2->1)             
sky130_fd_pr__pfet_01v8_hvt (2->1)         |sky130_fd_pr__pfet_01v8_hvt (2->1)         
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2          |Circuit 2: sky130_fd_sc_hd__inv_2          
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
Y                                          |Y                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.

Class sky130_fd_sc_hd__inv_8 (0):  Merged 14 parallel devices.
Class sky130_fd_sc_hd__inv_8 (1):  Merged 14 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_8          |Circuit 2: sky130_fd_sc_hd__inv_8          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (8->1)             |sky130_fd_pr__nfet_01v8 (8->1)             
sky130_fd_pr__pfet_01v8_hvt (8->1)         |sky130_fd_pr__pfet_01v8_hvt (8->1)         
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_8          |Circuit 2: sky130_fd_sc_hd__inv_8          
-------------------------------------------|-------------------------------------------
A                                          |A                                          
Y                                          |Y                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_8 and sky130_fd_sc_hd__inv_8 are equivalent.

Class sky130_fd_sc_hd__and2_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__and2_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2_2         |Circuit 2: sky130_fd_sc_hd__and2_2         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4->3)         |sky130_fd_pr__pfet_01v8_hvt (4->3)         
sky130_fd_pr__nfet_01v8 (4->3)             |sky130_fd_pr__nfet_01v8 (4->3)             
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2_2         |Circuit 2: sky130_fd_sc_hd__and2_2         
-------------------------------------------|-------------------------------------------
X                                          |X                                          
B                                          |B                                          
VGND                                       |VGND                                       
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2_2 and sky130_fd_sc_hd__and2_2 are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_1      |Circuit 2: sky130_fd_pr__cap_mim_m3_1      
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_2 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_2 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_2      |Circuit 2: sky130_fd_pr__cap_mim_m3_2      
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_2 and sky130_fd_pr__cap_mim_m3_2 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Class boot_ls_stage (0):  Merged 4 series devices.
Class boot_ls_stage (1):  Merged 11 parallel devices.
Class boot_ls_stage (1):  Merged 4 series devices.
Subcircuit summary:
Circuit 1: boot_ls_stage                   |Circuit 2: boot_ls_stage                   
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (8)           |sky130_fd_pr__pfet_g5v0d10v5 (8)           
sky130_fd_pr__nfet_g5v0d10v5 (15->4)       |sky130_fd_pr__nfet_g5v0d10v5 (15->4)       
sky130_fd_pr__res_xhigh_po_0p35 (5->1)     |sky130_fd_pr__res_xhigh_po_0p35 (5->1)     
Number of devices: 13                      |Number of devices: 13                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: boot_ls_stage                   |Circuit 2: boot_ls_stage                   
-------------------------------------------|-------------------------------------------
V5v0LS                                     |V5v0LS                                     
VFE                                        |VFE                                        
VRE                                        |VRE                                        
GND                                        |GND                                        
Vboot                                      |Vboot                                      
SET                                        |SET                                        
RESET                                      |RESET                                      
(no matching pin)                          |w_n1158_n782#                              
---------------------------------------------------------------------------------------
Cell pin lists for boot_ls_stage and boot_ls_stage altered to match.
Device classes boot_ls_stage and boot_ls_stage are equivalent.
  Flattening non-matched subcircuits boot_ls_stage boot_ls_stage
Flattening unmatched subcell sp_delay_top in circuit short_pulse_generator (1)(1 instance)
Flattening unmatched subcell sp_delay2x in circuit short_pulse_generator (1)(3 instances)
Flattening unmatched subcell sp_delay in circuit short_pulse_generator (1)(6 instances)

Subcircuit summary:
Circuit 1: short_pulse_generator           |Circuit 2: short_pulse_generator           
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__inv_1 (4)                 |sky130_fd_sc_hd__inv_1 (4)                 
sky130_fd_sc_hd__inv_2 (1)                 |sky130_fd_sc_hd__inv_2 (1)                 
sky130_fd_sc_hd__inv_8 (1)                 |sky130_fd_sc_hd__inv_8 (1)                 
sky130_fd_sc_hd__and2_2 (2)                |sky130_fd_sc_hd__and2_2 (2)                
sky130_fd_sc_hd__clkdlybuf4s50_2 (36)      |sky130_fd_sc_hd__clkdlybuf4s50_2 (36)      
Number of devices: 44                      |Number of devices: 44                      
Number of nets: 47                         |Number of nets: 47                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: short_pulse_generator           |Circuit 2: short_pulse_generator           
-------------------------------------------|-------------------------------------------
VIN                                        |Vin                                        
VRE                                        |VRE                                        
VFE                                        |VFE                                        
VSS                                        |VSS                                        
VCC                                        |VCC                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes short_pulse_generator and short_pulse_generator are equivalent.

Class buffer (1):  Merged 34 parallel devices.
Subcircuit summary:
Circuit 1: buffer                          |Circuit 2: buffer                          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (20->3)       |sky130_fd_pr__pfet_g5v0d10v5 (20->3)       
sky130_fd_pr__nfet_g5v0d10v5 (20->3)       |sky130_fd_pr__nfet_g5v0d10v5 (20->3)       
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: buffer                          |Circuit 2: buffer                          
-------------------------------------------|-------------------------------------------
Q                                          |Q                                          
QN                                         |QN                                         
VOUT                                       |Vout                                       
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes buffer and buffer are equivalent.

Subcircuit summary:
Circuit 1: nand_5v                         |Circuit 2: nand_5v                         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (2)           |sky130_fd_pr__nfet_g5v0d10v5 (2)           
sky130_fd_pr__pfet_g5v0d10v5 (2)           |sky130_fd_pr__pfet_g5v0d10v5 (2)           
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nand_5v                         |Circuit 2: nand_5v                         
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
NAND                                       |NAND                                       
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nand_5v and nand_5v are equivalent.

Class level_shifter (1):  Merged 68 parallel devices.
Subcircuit summary:
Circuit 1: level_shifter                   |Circuit 2: level_shifter                   
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (5->1)             |sky130_fd_pr__pfet_01v8 (5->1)             
sky130_fd_pr__nfet_01v8 (5->1)             |sky130_fd_pr__nfet_01v8 (5->1)             
sky130_fd_pr__pfet_g5v0d10v5 (32->4)       |sky130_fd_pr__pfet_g5v0d10v5 (32->4)       
sky130_fd_pr__nfet_g5v0d10v5 (36->4)       |sky130_fd_pr__nfet_g5v0d10v5 (36->4)       
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: level_shifter                   |Circuit 2: level_shifter                   
-------------------------------------------|-------------------------------------------
V5v0                                       |level_shifter_0/VH **Mismatch**            
V0v0                                       |level_shifter_0/GND **Mismatch**           
OUT                                        |level_shifter_0/OUT **Mismatch**           
V1v8                                       |level_shifter_0/VDD **Mismatch**           
IN                                         |level_shifter_0/IN **Mismatch**            
---------------------------------------------------------------------------------------
Cell pin lists for level_shifter and level_shifter altered to match.
Device classes level_shifter and level_shifter are equivalent.
Flattening unmatched subcell pmos_waffle_48x48 in circuit power_stage_1 (1)(2 instances)
Flattening unmatched subcell pmos_source_in in circuit power_stage_1 (1)(2116 instances)
Flattening unmatched subcell pmos_drain_in in circuit power_stage_1 (1)(2116 instances)
Flattening unmatched subcell pmos_source_frame_rb in circuit power_stage_1 (1)(92 instances)
Flattening unmatched subcell pmos_source_frame_lt in circuit power_stage_1 (1)(92 instances)
Flattening unmatched subcell pmos_drain_frame_rb in circuit power_stage_1 (1)(92 instances)
Flattening unmatched subcell pmos_drain_frame_lt in circuit power_stage_1 (1)(92 instances)
Flattening unmatched subcell nmos_waffle_32x32 in circuit power_stage_1 (1)(2 instances)
Flattening unmatched subcell nmos_source_in in circuit power_stage_1 (1)(900 instances)
Flattening unmatched subcell nmos_drain_in in circuit power_stage_1 (1)(900 instances)
Flattening unmatched subcell nmos_drain_frame_rb in circuit power_stage_1 (1)(60 instances)
Flattening unmatched subcell nmos_source_frame_lt in circuit power_stage_1 (1)(60 instances)
Flattening unmatched subcell nmos_source_frame_rb in circuit power_stage_1 (1)(60 instances)
Flattening unmatched subcell nmos_drain_frame_lt in circuit power_stage_1 (1)(60 instances)

Cell power_stage_1 (1) disconnected node: nmos_waffle_32x32_0/dw_n6950_n7050#
Cell power_stage_1 (1) disconnected node: VSUBS
Cell power_stage_1 (1) disconnected node: nmos_waffle_32x32_1/dw_n6950_n7050#
Class power_stage_1 (1):  Merged 12988 parallel devices.
Cell power_stage_1 (1) disconnected node: nmos_waffle_32x32_0/dw_n6950_n7050#
Cell power_stage_1 (1) disconnected node: VSUBS
Cell power_stage_1 (1) disconnected node: nmos_waffle_32x32_1/dw_n6950_n7050#
Subcircuit summary:
Circuit 1: power_stage_1                   |Circuit 2: power_stage_1                   
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (9024->2)     |sky130_fd_pr__pfet_g5v0d10v5 (9024->2)     
sky130_fd_pr__nfet_g5v0d10v5 (3968->2)     |sky130_fd_pr__nfet_g5v0d10v5 (3968->2)     
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: power_stage_1                   |Circuit 2: power_stage_1                   
-------------------------------------------|-------------------------------------------
FC1                                        |fc1                                        
FC2                                        |fc2                                        
S2                                         |s2                                         
S1                                         |s1                                         
S4                                         |s4                                         
S3                                         |s3                                         
VOUT                                       |out **Mismatch**                           
VDD                                        |VP **Mismatch**                            
VSS                                        |VN **Mismatch**                            
(no matching pin)                          |nmos_waffle_32x32_0/dw_n6950_n7050#        
(no matching pin)                          |VSUBS                                      
(no matching pin)                          |nmos_waffle_32x32_1/dw_n6950_n7050#        
---------------------------------------------------------------------------------------
Cell pin lists for power_stage_1 and power_stage_1 altered to match.
Device classes power_stage_1 and power_stage_1 are equivalent.
  Flattening non-matched subcircuits power_stage_1 power_stage_1
Flattening unmatched subcell nmos_waffle_14x14 in circuit power_stage_2 (1)(2 instances)
Flattening unmatched subcell nmos_source_in in circuit power_stage_2 (1)(144 instances)
Flattening unmatched subcell nmos_drain_frame_rb in circuit power_stage_2 (1)(24 instances)
Flattening unmatched subcell nmos_source_frame_lt in circuit power_stage_2 (1)(24 instances)
Flattening unmatched subcell nmos_source_frame_rb in circuit power_stage_2 (1)(24 instances)
Flattening unmatched subcell nmos_drain_frame_lt in circuit power_stage_2 (1)(24 instances)
Flattening unmatched subcell nmos_drain_in in circuit power_stage_2 (1)(144 instances)
Flattening unmatched subcell pmos_waffle_26x26 in circuit power_stage_2 (1)(2 instances)
Flattening unmatched subcell pmos_source_in in circuit power_stage_2 (1)(576 instances)
Flattening unmatched subcell pmos_source_frame_rb in circuit power_stage_2 (1)(48 instances)
Flattening unmatched subcell pmos_drain_in in circuit power_stage_2 (1)(576 instances)
Flattening unmatched subcell pmos_source_frame_lt in circuit power_stage_2 (1)(48 instances)
Flattening unmatched subcell pmos_drain_frame_rb in circuit power_stage_2 (1)(48 instances)
Flattening unmatched subcell pmos_drain_frame_lt in circuit power_stage_2 (1)(48 instances)

Cell power_stage_2 (1) disconnected node: nmos_waffle_14x14_1/dw_n6950_n7050#
Cell power_stage_2 (1) disconnected node: nmos_waffle_14x14_0/dw_n6950_n7050#
Cell power_stage_2 (1) disconnected node: VSUBS
Class power_stage_2 (1):  Merged 3324 parallel devices.
Cell power_stage_2 (1) disconnected node: nmos_waffle_14x14_1/dw_n6950_n7050#
Cell power_stage_2 (1) disconnected node: nmos_waffle_14x14_0/dw_n6950_n7050#
Cell power_stage_2 (1) disconnected node: VSUBS
Subcircuit summary:
Circuit 1: power_stage_2                   |Circuit 2: power_stage_2                   
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (2600->2)     |sky130_fd_pr__pfet_g5v0d10v5 (2600->2)     
sky130_fd_pr__nfet_g5v0d10v5 (728->2)      |sky130_fd_pr__nfet_g5v0d10v5 (728->2)      
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: power_stage_2                   |Circuit 2: power_stage_2                   
-------------------------------------------|-------------------------------------------
FC2                                        |fc2                                        
FC1                                        |fc1                                        
S4                                         |s4                                         
S3                                         |s3                                         
S2                                         |s2                                         
S1                                         |s1                                         
VSS                                        |VN **Mismatch**                            
VOUT                                       |out **Mismatch**                           
VDD                                        |VP **Mismatch**                            
(no matching pin)                          |nmos_waffle_14x14_1/dw_n6950_n7050#        
(no matching pin)                          |nmos_waffle_14x14_0/dw_n6950_n7050#        
(no matching pin)                          |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists for power_stage_2 and power_stage_2 altered to match.
Device classes power_stage_2 and power_stage_2 are equivalent.
  Flattening non-matched subcircuits power_stage_2 power_stage_2

Subcircuit summary:
Circuit 1: driver_bootstrap                |Circuit 2: driver_bootstrap                
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (8)           |sky130_fd_pr__pfet_g5v0d10v5 (8)           
sky130_fd_pr__nfet_g5v0d10v5 (15->4)       |sky130_fd_pr__nfet_g5v0d10v5 (15->4)       
sky130_fd_pr__res_xhigh_po_0p35 (1)        |sky130_fd_pr__res_xhigh_po_0p35 (1)        
short_pulse_generator (1)                  |short_pulse_generator (1)                  
buffer (1)                                 |buffer (1)                                 
nand_5v (2)                                |nand_5v (2)                                
Number of devices: 17                      |Number of devices: 17                      
Number of nets: 17                         |Number of nets: 17                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: driver_bootstrap                |Circuit 2: driver_bootstrap                
-------------------------------------------|-------------------------------------------
Source                                     |VSource **Mismatch**                       
GND                                        |VSUBS **Mismatch**                         
V5v0LS                                     |boot_ls_stage_0/V5v0LS **Mismatch**        
Gate                                       |buffer_0/Vout **Mismatch**                 
DIN                                        |short_pulse_generator_0/Vin **Mismatch**   
V1v8                                       |short_pulse_generator_0/VCC **Mismatch**   
Vboot                                      |VBOOT                                      
(no matching pin)                          |w_n3969_322#                               
---------------------------------------------------------------------------------------
Cell pin lists for driver_bootstrap and driver_bootstrap altered to match.
Device classes driver_bootstrap and driver_bootstrap are equivalent.
  Flattening non-matched subcircuits driver_bootstrap driver_bootstrap
Flattening unmatched subcell nmos_waffle_36x36 in circuit power_stage_3 (1)(2 instances)
Flattening unmatched subcell nmos_drain_in in circuit power_stage_3 (1)(1156 instances)
Flattening unmatched subcell nmos_source_in in circuit power_stage_3 (1)(1156 instances)
Flattening unmatched subcell nmos_source_frame_lt in circuit power_stage_3 (1)(68 instances)
Flattening unmatched subcell nmos_drain_frame_rb in circuit power_stage_3 (1)(68 instances)
Flattening unmatched subcell nmos_source_frame_rb in circuit power_stage_3 (1)(68 instances)
Flattening unmatched subcell nmos_drain_frame_lt in circuit power_stage_3 (1)(68 instances)

Cell power_stage_3 (1) disconnected node: nmos_waffle_36x36_1/dw_n6950_n7050#
Cell power_stage_3 (1) disconnected node: nmos_waffle_36x36_0/dw_n6950_n7050#
Class power_stage_3 (1):  Merged 5038 parallel devices.
Cell power_stage_3 (1) disconnected node: nmos_waffle_36x36_1/dw_n6950_n7050#
Cell power_stage_3 (1) disconnected node: nmos_waffle_36x36_0/dw_n6950_n7050#
Subcircuit summary:
Circuit 1: power_stage_3                   |Circuit 2: power_stage_3                   
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_g5v0d10v5 (5040->2)     |sky130_fd_pr__nfet_g5v0d10v5 (5040->2)     
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: power_stage_3                   |Circuit 2: power_stage_3                   
-------------------------------------------|-------------------------------------------
VSS                                        |VN **Mismatch**                            
Vout                                       |out **Mismatch**                           
S2                                         |s1 **Mismatch**                            
VDD                                        |VP **Mismatch**                            
S1                                         |s2 **Mismatch**                            
(no matching pin)                          |nmos_waffle_36x36_1/dw_n6950_n7050#        
(no matching pin)                          |nmos_waffle_36x36_0/dw_n6950_n7050#        
---------------------------------------------------------------------------------------
Cell pin lists for power_stage_3 and power_stage_3 altered to match.
Device classes power_stage_3 and power_stage_3 are equivalent.
  Flattening non-matched subcircuits power_stage_3 power_stage_3

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_8        |Circuit 2: sky130_fd_sc_hd__decap_8        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_8        |Circuit 2: sky130_fd_sc_hd__decap_8        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_8 and sky130_fd_sc_hd__decap_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3b_1        |Circuit 2: sky130_fd_sc_hd__and3b_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3b_1        |Circuit 2: sky130_fd_sc_hd__and3b_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A_N                                        |A_N                                        
X                                          |X                                          
C                                          |C                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3b_1 and sky130_fd_sc_hd__and3b_1 are equivalent.

Class sky130_fd_sc_hd__a31o_4 (0):  Merged 11 parallel devices.
Class sky130_fd_sc_hd__a31o_4 (1):  Merged 11 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a31o_4         |Circuit 2: sky130_fd_sc_hd__a31o_4         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (12->8)            |sky130_fd_pr__nfet_01v8 (12->8)            
sky130_fd_pr__pfet_01v8_hvt (12->5)        |sky130_fd_pr__pfet_01v8_hvt (12->5)        
Number of devices: 13                      |Number of devices: 13                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a31o_4         |Circuit 2: sky130_fd_sc_hd__a31o_4         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
A2                                         |A2                                         
A3                                         |A3                                         
A1                                         |A1                                         
VNB                                        |VNB                                        
X                                          |X                                          
B1                                         |B1                                         
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a31o_4 and sky130_fd_sc_hd__a31o_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_4        |Circuit 2: sky130_fd_sc_hd__decap_4        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_4        |Circuit 2: sky130_fd_sc_hd__decap_4        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_4 and sky130_fd_sc_hd__decap_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a32o_1         |Circuit 2: sky130_fd_sc_hd__a32o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a32o_1         |Circuit 2: sky130_fd_sc_hd__a32o_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
A1                                         |A1                                         
B1                                         |B1                                         
X                                          |X                                          
B2                                         |B2                                         
A3                                         |A3                                         
A2                                         |A2                                         
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a32o_1 and sky130_fd_sc_hd__a32o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor3_1         |Circuit 2: sky130_fd_sc_hd__nor3_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor3_1         |Circuit 2: sky130_fd_sc_hd__nor3_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
B                                          |B                                          
C                                          |C                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor3_1 and sky130_fd_sc_hd__nor3_1 are equivalent.

Class sky130_fd_sc_hd__dfstp_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__dfstp_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfstp_2        |Circuit 2: sky130_fd_sc_hd__dfstp_2        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (17->16)       |sky130_fd_pr__pfet_01v8_hvt (17->16)       
sky130_fd_pr__nfet_01v8 (17->16)           |sky130_fd_pr__nfet_01v8 (17->16)           
Number of devices: 32                      |Number of devices: 32                      
Number of nets: 24                         |Number of nets: 24                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfstp_2        |Circuit 2: sky130_fd_sc_hd__dfstp_2        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
SET_B                                      |SET_B                                      
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
CLK                                        |CLK                                        
D                                          |D                                          
Q                                          |Q                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfstp_2 and sky130_fd_sc_hd__dfstp_2 are equivalent.

Class sky130_fd_sc_hd__a22oi_4 (0):  Merged 24 parallel devices.
Class sky130_fd_sc_hd__a22oi_4 (1):  Merged 24 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a22oi_4        |Circuit 2: sky130_fd_sc_hd__a22oi_4        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (16->4)        |sky130_fd_pr__pfet_01v8_hvt (16->4)        
sky130_fd_pr__nfet_01v8 (16->4)            |sky130_fd_pr__nfet_01v8 (16->4)            
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a22oi_4        |Circuit 2: sky130_fd_sc_hd__a22oi_4        
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VNB                                        |VNB                                        
VPB                                        |VPB                                        
B1                                         |B1                                         
A2                                         |A2                                         
VPWR                                       |VPWR                                       
B2                                         |B2                                         
A1                                         |A1                                         
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a22oi_4 and sky130_fd_sc_hd__a22oi_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2_1         |Circuit 2: sky130_fd_sc_hd__and2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2_1         |Circuit 2: sky130_fd_sc_hd__and2_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
B                                          |B                                          
X                                          |X                                          
VGND                                       |VGND                                       
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2_1 and sky130_fd_sc_hd__and2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__xor2_1         |Circuit 2: sky130_fd_sc_hd__xor2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__xor2_1         |Circuit 2: sky130_fd_sc_hd__xor2_1         
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VPWR                                       |VPWR                                       
B                                          |B                                          
VGND                                       |VGND                                       
A                                          |A                                          
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__xor2_1 and sky130_fd_sc_hd__xor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_6        |Circuit 2: sky130_fd_sc_hd__decap_6        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_6        |Circuit 2: sky130_fd_sc_hd__decap_6        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_6 and sky130_fd_sc_hd__decap_6 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21o_1         |Circuit 2: sky130_fd_sc_hd__a21o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21o_1         |Circuit 2: sky130_fd_sc_hd__a21o_1         
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
B1                                         |B1                                         
X                                          |X                                          
A1                                         |A1                                         
A2                                         |A2                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21o_1 and sky130_fd_sc_hd__a21o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A0                                         |A0                                         
A1                                         |A1                                         
X                                          |X                                          
VPWR                                       |VPWR                                       
S                                          |S                                          
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux2_1 and sky130_fd_sc_hd__mux2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor2_1         |Circuit 2: sky130_fd_sc_hd__nor2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_1         |Circuit 2: sky130_fd_sc_hd__nor2_1         
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VPWR                                       |VPWR                                       
A                                          |A                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_1 and sky130_fd_sc_hd__nor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_1       |Circuit 2: sky130_fd_sc_hd__clkbuf_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_1       |Circuit 2: sky130_fd_sc_hd__clkbuf_1       
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
X                                          |X                                          
VPB                                        |VPB                                        
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_1 and sky130_fd_sc_hd__clkbuf_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a22o_1         |Circuit 2: sky130_fd_sc_hd__a22o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a22o_1         |Circuit 2: sky130_fd_sc_hd__a22o_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
A2                                         |A2                                         
B1                                         |B1                                         
X                                          |X                                          
A1                                         |A1                                         
B2                                         |B2                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a22o_1 and sky130_fd_sc_hd__a22o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or3_1          |Circuit 2: sky130_fd_sc_hd__or3_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or3_1          |Circuit 2: sky130_fd_sc_hd__or3_1          
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
X                                          |X                                          
VPWR                                       |VPWR                                       
C                                          |C                                          
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or3_1 and sky130_fd_sc_hd__or3_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dlygate4sd3_1  |Circuit 2: sky130_fd_sc_hd__dlygate4sd3_1  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dlygate4sd3_1  |Circuit 2: sky130_fd_sc_hd__dlygate4sd3_1  
-------------------------------------------|-------------------------------------------
A                                          |A                                          
X                                          |X                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dlygate4sd3_1 and sky130_fd_sc_hd__dlygate4sd3_1 are equivalent.

Class sky130_fd_sc_hd__clkbuf_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__clkbuf_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_4       |Circuit 2: sky130_fd_sc_hd__clkbuf_4       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->2)         |sky130_fd_pr__pfet_01v8_hvt (5->2)         
sky130_fd_pr__nfet_01v8 (5->2)             |sky130_fd_pr__nfet_01v8 (5->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_4       |Circuit 2: sky130_fd_sc_hd__clkbuf_4       
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
A                                          |A                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
X                                          |X                                          
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_4 and sky130_fd_sc_hd__clkbuf_4 are equivalent.

Class sky130_fd_sc_hd__and3_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__and3_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3_4         |Circuit 2: sky130_fd_sc_hd__and3_4         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (7->4)             |sky130_fd_pr__nfet_01v8 (7->4)             
sky130_fd_pr__pfet_01v8_hvt (7->4)         |sky130_fd_pr__pfet_01v8_hvt (7->4)         
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3_4         |Circuit 2: sky130_fd_sc_hd__and3_4         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A                                          |A                                          
X                                          |X                                          
VGND                                       |VGND                                       
C                                          |C                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3_4 and sky130_fd_sc_hd__and3_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfstp_1        |Circuit 2: sky130_fd_sc_hd__dfstp_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (16)           |sky130_fd_pr__pfet_01v8_hvt (16)           
sky130_fd_pr__nfet_01v8 (16)               |sky130_fd_pr__nfet_01v8 (16)               
Number of devices: 32                      |Number of devices: 32                      
Number of nets: 24                         |Number of nets: 24                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfstp_1        |Circuit 2: sky130_fd_sc_hd__dfstp_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
SET_B                                      |SET_B                                      
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
CLK                                        |CLK                                        
D                                          |D                                          
Q                                          |Q                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfstp_1 and sky130_fd_sc_hd__dfstp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_1          |Circuit 2: sky130_fd_sc_hd__buf_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_1          |Circuit 2: sky130_fd_sc_hd__buf_1          
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
A                                          |A                                          
VPB                                        |VPB                                        
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_1 and sky130_fd_sc_hd__buf_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a31o_1         |Circuit 2: sky130_fd_sc_hd__a31o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a31o_1         |Circuit 2: sky130_fd_sc_hd__a31o_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
X                                          |X                                          
A3                                         |A3                                         
A2                                         |A2                                         
B1                                         |B1                                         
A1                                         |A1                                         
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a31o_1 and sky130_fd_sc_hd__a31o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or3b_1         |Circuit 2: sky130_fd_sc_hd__or3b_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or3b_1         |Circuit 2: sky130_fd_sc_hd__or3b_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
C_N                                        |C_N                                        
B                                          |B                                          
A                                          |A                                          
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or3b_1 and sky130_fd_sc_hd__or3b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfxtp_1        |Circuit 2: sky130_fd_sc_hd__dfxtp_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (12)           |sky130_fd_pr__pfet_01v8_hvt (12)           
sky130_fd_pr__nfet_01v8 (12)               |sky130_fd_pr__nfet_01v8 (12)               
Number of devices: 24                      |Number of devices: 24                      
Number of nets: 18                         |Number of nets: 18                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfxtp_1        |Circuit 2: sky130_fd_sc_hd__dfxtp_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
Q                                          |Q                                          
CLK                                        |CLK                                        
D                                          |D                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfxtp_1 and sky130_fd_sc_hd__dfxtp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o211a_1        |Circuit 2: sky130_fd_sc_hd__o211a_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o211a_1        |Circuit 2: sky130_fd_sc_hd__o211a_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
A1                                         |A1                                         
B1                                         |B1                                         
C1                                         |C1                                         
A2                                         |A2                                         
X                                          |X                                          
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o211a_1 and sky130_fd_sc_hd__o211a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o31a_1         |Circuit 2: sky130_fd_sc_hd__o31a_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o31a_1         |Circuit 2: sky130_fd_sc_hd__o31a_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
B1                                         |B1                                         
X                                          |X                                          
A2                                         |A2                                         
A3                                         |A3                                         
A1                                         |A1                                         
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o31a_1 and sky130_fd_sc_hd__o31a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or2b_1         |Circuit 2: sky130_fd_sc_hd__or2b_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or2b_1         |Circuit 2: sky130_fd_sc_hd__or2b_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
B_N                                        |B_N                                        
A                                          |A                                          
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or2b_1 and sky130_fd_sc_hd__or2b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21a_1         |Circuit 2: sky130_fd_sc_hd__o21a_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21a_1         |Circuit 2: sky130_fd_sc_hd__o21a_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
A1                                         |A1                                         
B1                                         |B1                                         
A2                                         |A2                                         
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21a_1 and sky130_fd_sc_hd__o21a_1 are equivalent.

Class sky130_fd_sc_hd__buf_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__buf_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_4          |Circuit 2: sky130_fd_sc_hd__buf_4          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5->2)             |sky130_fd_pr__nfet_01v8 (5->2)             
sky130_fd_pr__pfet_01v8_hvt (5->2)         |sky130_fd_pr__pfet_01v8_hvt (5->2)         
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_4          |Circuit 2: sky130_fd_sc_hd__buf_4          
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
X                                          |X                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_4 and sky130_fd_sc_hd__buf_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a211o_1        |Circuit 2: sky130_fd_sc_hd__a211o_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a211o_1        |Circuit 2: sky130_fd_sc_hd__a211o_1        
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
X                                          |X                                          
C1                                         |C1                                         
A2                                         |A2                                         
B1                                         |B1                                         
A1                                         |A1                                         
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a211o_1 and sky130_fd_sc_hd__a211o_1 are equivalent.

Class sky130_fd_sc_hd__a211oi_2 (0):  Merged 8 parallel devices.
Class sky130_fd_sc_hd__a211oi_2 (1):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a211oi_2       |Circuit 2: sky130_fd_sc_hd__a211oi_2       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (8->4)         |sky130_fd_pr__pfet_01v8_hvt (8->4)         
sky130_fd_pr__nfet_01v8 (8->4)             |sky130_fd_pr__nfet_01v8 (8->4)             
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a211oi_2       |Circuit 2: sky130_fd_sc_hd__a211oi_2       
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
Y                                          |Y                                          
A2                                         |A2                                         
VPWR                                       |VPWR                                       
A1                                         |A1                                         
B1                                         |B1                                         
C1                                         |C1                                         
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a211oi_2 and sky130_fd_sc_hd__a211oi_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21oi_1        |Circuit 2: sky130_fd_sc_hd__a21oi_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21oi_1        |Circuit 2: sky130_fd_sc_hd__a21oi_1        
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VNB                                        |VNB                                        
VPB                                        |VPB                                        
A1                                         |A1                                         
A2                                         |A2                                         
VPWR                                       |VPWR                                       
B1                                         |B1                                         
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21oi_1 and sky130_fd_sc_hd__a21oi_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3_1         |Circuit 2: sky130_fd_sc_hd__and3_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3_1         |Circuit 2: sky130_fd_sc_hd__and3_1         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A                                          |A                                          
B                                          |B                                          
C                                          |C                                          
VGND                                       |VGND                                       
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3_1 and sky130_fd_sc_hd__and3_1 are equivalent.

Class sky130_fd_sc_hd__dfrtp_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__dfrtp_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfrtp_2        |Circuit 2: sky130_fd_sc_hd__dfrtp_2        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (15->14)       |sky130_fd_pr__pfet_01v8_hvt (15->14)       
sky130_fd_pr__nfet_01v8 (15->14)           |sky130_fd_pr__nfet_01v8 (15->14)           
Number of devices: 28                      |Number of devices: 28                      
Number of nets: 21                         |Number of nets: 21                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrtp_2        |Circuit 2: sky130_fd_sc_hd__dfrtp_2        
-------------------------------------------|-------------------------------------------
RESET_B                                    |RESET_B                                    
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
Q                                          |Q                                          
CLK                                        |CLK                                        
D                                          |D                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrtp_2 and sky130_fd_sc_hd__dfrtp_2 are equivalent.

Class sky130_fd_sc_hd__clkbuf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__clkbuf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_2       |Circuit 2: sky130_fd_sc_hd__clkbuf_2       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)         |sky130_fd_pr__pfet_01v8_hvt (3->2)         
sky130_fd_pr__nfet_01v8 (3->2)             |sky130_fd_pr__nfet_01v8 (3->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_2       |Circuit 2: sky130_fd_sc_hd__clkbuf_2       
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
A                                          |A                                          
VPB                                        |VPB                                        
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_2 and sky130_fd_sc_hd__clkbuf_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o22a_1         |Circuit 2: sky130_fd_sc_hd__o22a_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o22a_1         |Circuit 2: sky130_fd_sc_hd__o22a_1         
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
B1                                         |B1                                         
A1                                         |A1                                         
A2                                         |A2                                         
X                                          |X                                          
B2                                         |B2                                         
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o22a_1 and sky130_fd_sc_hd__o22a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or2_1          |Circuit 2: sky130_fd_sc_hd__or2_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or2_1          |Circuit 2: sky130_fd_sc_hd__or2_1          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
A                                          |A                                          
B                                          |B                                          
X                                          |X                                          
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or2_1 and sky130_fd_sc_hd__or2_1 are equivalent.

Class sky130_fd_sc_hd__buf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__buf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3->2)             |sky130_fd_pr__nfet_01v8 (3->2)             
sky130_fd_pr__pfet_01v8_hvt (3->2)         |sky130_fd_pr__pfet_01v8_hvt (3->2)         
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_2          |Circuit 2: sky130_fd_sc_hd__buf_2          
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
X                                          |X                                          
VPB                                        |VPB                                        
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfrtp_1        |Circuit 2: sky130_fd_sc_hd__dfrtp_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (14)           |sky130_fd_pr__pfet_01v8_hvt (14)           
sky130_fd_pr__nfet_01v8 (14)               |sky130_fd_pr__nfet_01v8 (14)               
Number of devices: 28                      |Number of devices: 28                      
Number of nets: 21                         |Number of nets: 21                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrtp_1        |Circuit 2: sky130_fd_sc_hd__dfrtp_1        
-------------------------------------------|-------------------------------------------
RESET_B                                    |RESET_B                                    
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
Q                                          |Q                                          
CLK                                        |CLK                                        
D                                          |D                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrtp_1 and sky130_fd_sc_hd__dfrtp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o32a_1         |Circuit 2: sky130_fd_sc_hd__o32a_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o32a_1         |Circuit 2: sky130_fd_sc_hd__o32a_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
B2                                         |B2                                         
A2                                         |A2                                         
A1                                         |A1                                         
B1                                         |B1                                         
X                                          |X                                          
A3                                         |A3                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o32a_1 and sky130_fd_sc_hd__o32a_1 are equivalent.

Class sky130_fd_sc_hd__or4_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__or4_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or4_2          |Circuit 2: sky130_fd_sc_hd__or4_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6->5)             |sky130_fd_pr__nfet_01v8 (6->5)             
sky130_fd_pr__pfet_01v8_hvt (6->5)         |sky130_fd_pr__pfet_01v8_hvt (6->5)         
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or4_2          |Circuit 2: sky130_fd_sc_hd__or4_2          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
D                                          |D                                          
VPWR                                       |VPWR                                       
X                                          |X                                          
C                                          |C                                          
B                                          |B                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or4_2 and sky130_fd_sc_hd__or4_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2_1        |Circuit 2: sky130_fd_sc_hd__nand2_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)            |sky130_fd_pr__pfet_01v8_hvt (2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2_1        |Circuit 2: sky130_fd_sc_hd__nand2_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
A                                          |A                                          
VPB                                        |VPB                                        
VNB                                        |VNB                                        
B                                          |B                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2_1 and sky130_fd_sc_hd__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21ai_1        |Circuit 2: sky130_fd_sc_hd__o21ai_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)            |sky130_fd_pr__pfet_01v8_hvt (3)            
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (3)                
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21ai_1        |Circuit 2: sky130_fd_sc_hd__o21ai_1        
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A2                                         |A2                                         
VPWR                                       |VPWR                                       
B1                                         |B1                                         
VGND                                       |VGND                                       
A1                                         |A1                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21ai_1 and sky130_fd_sc_hd__o21ai_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dlymetal6s2s_1 |Circuit 2: sky130_fd_sc_hd__dlymetal6s2s_1 
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dlymetal6s2s_1 |Circuit 2: sky130_fd_sc_hd__dlymetal6s2s_1 
-------------------------------------------|-------------------------------------------
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dlymetal6s2s_1 and sky130_fd_sc_hd__dlymetal6s2s_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o31ai_1        |Circuit 2: sky130_fd_sc_hd__o31ai_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o31ai_1        |Circuit 2: sky130_fd_sc_hd__o31ai_1        
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
A3                                         |A3                                         
B1                                         |B1                                         
VPWR                                       |VPWR                                       
A1                                         |A1                                         
A2                                         |A2                                         
Y                                          |Y                                          
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o31ai_1 and sky130_fd_sc_hd__o31ai_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a2bb2o_1       |Circuit 2: sky130_fd_sc_hd__a2bb2o_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a2bb2o_1       |Circuit 2: sky130_fd_sc_hd__a2bb2o_1       
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
A2_N                                       |A2_N                                       
A1_N                                       |A1_N                                       
B1                                         |B1                                         
B2                                         |B2                                         
X                                          |X                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a2bb2o_1 and sky130_fd_sc_hd__a2bb2o_1 are equivalent.

Class sky130_fd_sc_hd__clkbuf_16 (0):  Merged 36 parallel devices.
Class sky130_fd_sc_hd__clkbuf_16 (1):  Merged 36 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_16      |Circuit 2: sky130_fd_sc_hd__clkbuf_16      
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (20->2)        |sky130_fd_pr__pfet_01v8_hvt (20->2)        
sky130_fd_pr__nfet_01v8 (20->2)            |sky130_fd_pr__nfet_01v8 (20->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_16      |Circuit 2: sky130_fd_sc_hd__clkbuf_16      
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
A                                          |A                                          
VPB                                        |VPB                                        
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_16 and sky130_fd_sc_hd__clkbuf_16 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__xnor2_1        |Circuit 2: sky130_fd_sc_hd__xnor2_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__xnor2_1        |Circuit 2: sky130_fd_sc_hd__xnor2_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
Y                                          |Y                                          
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A                                          |A                                          
VPWR                                       |VPWR                                       
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__xnor2_1 and sky130_fd_sc_hd__xnor2_1 are equivalent.

Class sky130_fd_sc_hd__buf_8 (0):  Merged 18 parallel devices.
Class sky130_fd_sc_hd__buf_8 (1):  Merged 18 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_8          |Circuit 2: sky130_fd_sc_hd__buf_8          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (11->2)            |sky130_fd_pr__nfet_01v8 (11->2)            
sky130_fd_pr__pfet_01v8_hvt (11->2)        |sky130_fd_pr__pfet_01v8_hvt (11->2)        
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_8          |Circuit 2: sky130_fd_sc_hd__buf_8          
-------------------------------------------|-------------------------------------------
X                                          |X                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_8 and sky130_fd_sc_hd__buf_8 are equivalent.

Class sky130_fd_sc_hd__dfrtp_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__dfrtp_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfrtp_4        |Circuit 2: sky130_fd_sc_hd__dfrtp_4        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (17->14)       |sky130_fd_pr__pfet_01v8_hvt (17->14)       
sky130_fd_pr__nfet_01v8 (17->14)           |sky130_fd_pr__nfet_01v8 (17->14)           
Number of devices: 28                      |Number of devices: 28                      
Number of nets: 21                         |Number of nets: 21                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrtp_4        |Circuit 2: sky130_fd_sc_hd__dfrtp_4        
-------------------------------------------|-------------------------------------------
RESET_B                                    |RESET_B                                    
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
Q                                          |Q                                          
CLK                                        |CLK                                        
D                                          |D                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrtp_4 and sky130_fd_sc_hd__dfrtp_4 are equivalent.

Class sky130_fd_sc_hd__or3b_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__or3b_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or3b_2         |Circuit 2: sky130_fd_sc_hd__or3b_2         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6->5)             |sky130_fd_pr__nfet_01v8 (6->5)             
sky130_fd_pr__pfet_01v8_hvt (6->5)         |sky130_fd_pr__pfet_01v8_hvt (6->5)         
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or3b_2         |Circuit 2: sky130_fd_sc_hd__or3b_2         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
A                                          |A                                          
C_N                                        |C_N                                        
X                                          |X                                          
B                                          |B                                          
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or3b_2 and sky130_fd_sc_hd__or3b_2 are equivalent.

Class sky130_fd_sc_hd__buf_6 (0):  Merged 12 parallel devices.
Class sky130_fd_sc_hd__buf_6 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_6          |Circuit 2: sky130_fd_sc_hd__buf_6          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (8->2)             |sky130_fd_pr__nfet_01v8 (8->2)             
sky130_fd_pr__pfet_01v8_hvt (8->2)         |sky130_fd_pr__pfet_01v8_hvt (8->2)         
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_6          |Circuit 2: sky130_fd_sc_hd__buf_6          
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
X                                          |X                                          
VPB                                        |VPB                                        
A                                          |A                                          
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_6 and sky130_fd_sc_hd__buf_6 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a41o_1         |Circuit 2: sky130_fd_sc_hd__a41o_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a41o_1         |Circuit 2: sky130_fd_sc_hd__a41o_1         
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VPWR                                       |VPWR                                       
A4                                         |A4                                         
A3                                         |A3                                         
A2                                         |A2                                         
A1                                         |A1                                         
B1                                         |B1                                         
X                                          |X                                          
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a41o_1 and sky130_fd_sc_hd__a41o_1 are equivalent.

Class sky130_fd_sc_hd__mux2_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__mux2_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux2_4         |Circuit 2: sky130_fd_sc_hd__mux2_4         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (9->6)             |sky130_fd_pr__nfet_01v8 (9->6)             
sky130_fd_pr__pfet_01v8_hvt (9->6)         |sky130_fd_pr__pfet_01v8_hvt (9->6)         
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux2_4         |Circuit 2: sky130_fd_sc_hd__mux2_4         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
S                                          |S                                          
VGND                                       |VGND                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
X                                          |X                                          
A1                                         |A1                                         
A0                                         |A0                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux2_4 and sky130_fd_sc_hd__mux2_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or4_1          |Circuit 2: sky130_fd_sc_hd__or4_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or4_1          |Circuit 2: sky130_fd_sc_hd__or4_1          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
D                                          |D                                          
VPWR                                       |VPWR                                       
X                                          |X                                          
C                                          |C                                          
B                                          |B                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or4_1 and sky130_fd_sc_hd__or4_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a221o_1        |Circuit 2: sky130_fd_sc_hd__a221o_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a221o_1        |Circuit 2: sky130_fd_sc_hd__a221o_1        
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VGND                                       |VGND                                       
X                                          |X                                          
B1                                         |B1                                         
A1                                         |A1                                         
B2                                         |B2                                         
A2                                         |A2                                         
C1                                         |C1                                         
VPWR                                       |VPWR                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a221o_1 and sky130_fd_sc_hd__a221o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkdlybuf4s25_ |Circuit 2: sky130_fd_sc_hd__clkdlybuf4s25_ 
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkdlybuf4s25_ |Circuit 2: sky130_fd_sc_hd__clkdlybuf4s25_ 
-------------------------------------------|-------------------------------------------
X                                          |X                                          
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkdlybuf4s25_1 and sky130_fd_sc_hd__clkdlybuf4s25_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2b_1        |Circuit 2: sky130_fd_sc_hd__and2b_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)            |sky130_fd_pr__pfet_01v8_hvt (4)            
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2b_1        |Circuit 2: sky130_fd_sc_hd__and2b_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
B                                          |B                                          
X                                          |X                                          
A_N                                        |A_N                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2b_1 and sky130_fd_sc_hd__and2b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a2111o_1       |Circuit 2: sky130_fd_sc_hd__a2111o_1       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a2111o_1       |Circuit 2: sky130_fd_sc_hd__a2111o_1       
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
A2                                         |A2                                         
C1                                         |C1                                         
X                                          |X                                          
D1                                         |D1                                         
B1                                         |B1                                         
A1                                         |A1                                         
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a2111o_1 and sky130_fd_sc_hd__a2111o_1 are equivalent.

Class sky130_fd_sc_hd__o31a_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__o31a_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o31a_2         |Circuit 2: sky130_fd_sc_hd__o31a_2         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6->5)         |sky130_fd_pr__pfet_01v8_hvt (6->5)         
sky130_fd_pr__nfet_01v8 (6->5)             |sky130_fd_pr__nfet_01v8 (6->5)             
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o31a_2         |Circuit 2: sky130_fd_sc_hd__o31a_2         
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
B1                                         |B1                                         
A3                                         |A3                                         
X                                          |X                                          
A2                                         |A2                                         
A1                                         |A1                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o31a_2 and sky130_fd_sc_hd__o31a_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21ba_1        |Circuit 2: sky130_fd_sc_hd__o21ba_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                |sky130_fd_pr__nfet_01v8 (5)                
sky130_fd_pr__pfet_01v8_hvt (5)            |sky130_fd_pr__pfet_01v8_hvt (5)            
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21ba_1        |Circuit 2: sky130_fd_sc_hd__o21ba_1        
-------------------------------------------|-------------------------------------------
VNB                                        |VNB                                        
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
B1_N                                       |B1_N                                       
A1                                         |A1                                         
X                                          |X                                          
A2                                         |A2                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21ba_1 and sky130_fd_sc_hd__o21ba_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux4_1         |Circuit 2: sky130_fd_sc_hd__mux4_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (13)           |sky130_fd_pr__pfet_01v8_hvt (13)           
sky130_fd_pr__nfet_01v8 (13)               |sky130_fd_pr__nfet_01v8 (13)               
Number of devices: 26                      |Number of devices: 26                      
Number of nets: 24                         |Number of nets: 24                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux4_1         |Circuit 2: sky130_fd_sc_hd__mux4_1         
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
X                                          |X                                          
A1                                         |A1                                         
A3                                         |A3                                         
A0                                         |A0                                         
A2                                         |A2                                         
VPB                                        |VPB                                        
VNB                                        |VNB                                        
S1                                         |S1                                         
S0                                         |S0                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux4_1 and sky130_fd_sc_hd__mux4_1 are equivalent.

Class sky130_fd_sc_hd__or3_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__or3_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or3_2          |Circuit 2: sky130_fd_sc_hd__or3_2          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->4)         |sky130_fd_pr__pfet_01v8_hvt (5->4)         
sky130_fd_pr__nfet_01v8 (5->4)             |sky130_fd_pr__nfet_01v8 (5->4)             
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or3_2          |Circuit 2: sky130_fd_sc_hd__or3_2          
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
X                                          |X                                          
C                                          |C                                          
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or3_2 and sky130_fd_sc_hd__or3_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o221a_1        |Circuit 2: sky130_fd_sc_hd__o221a_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o221a_1        |Circuit 2: sky130_fd_sc_hd__o221a_1        
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
X                                          |X                                          
B2                                         |B2                                         
A2                                         |A2                                         
C1                                         |C1                                         
B1                                         |B1                                         
A1                                         |A1                                         
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o221a_1 and sky130_fd_sc_hd__o221a_1 are equivalent.

Cell converter_1 (1) disconnected node: m1_2000_83200#
Subcircuit summary:
Circuit 1: converter_1                     |Circuit 2: converter_1                     
-------------------------------------------|-------------------------------------------
level_shifter (4)                          |level_shifter (4)                          
sky130_fd_pr__pfet_g5v0d10v5 (9024->2)     |sky130_fd_pr__pfet_g5v0d10v5 (9024->2)     
sky130_fd_pr__nfet_g5v0d10v5 (3968->2)     |sky130_fd_pr__nfet_g5v0d10v5 (3968->2)     
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 15 **Mismatch**            |Number of nets: 16 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: converter_1                     |Circuit 2: converter_1                     

---------------------------------------------------------------------------------------
Net: GND                                   |Net: VSUBS                                 
  level_shifter/V0v0 = 4                   |  level_shifter/level_shifter_0/GND = 4    
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1   |                                           
  sky130_fd_pr__nfet_g5v0d10v5/4 = 1       |                                           
                                           |                                           
(no matching net)                          |Net: power_stage_1_0/VN                    
                                           |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1   
                                           |  sky130_fd_pr__nfet_g5v0d10v5/4 = 1       
---------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits converter_1 converter_1

Cell converter_2 (1) disconnected node: m1_2000_59000#
Subcircuit summary:
Circuit 1: converter_2                     |Circuit 2: converter_2                     
-------------------------------------------|-------------------------------------------
level_shifter (4)                          |level_shifter (4)                          
sky130_fd_pr__pfet_g5v0d10v5 (2600->2)     |sky130_fd_pr__pfet_g5v0d10v5 (2600->2)     
sky130_fd_pr__nfet_g5v0d10v5 (728->2)      |sky130_fd_pr__nfet_g5v0d10v5 (728->2)      
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 15 **Mismatch**            |Number of nets: 16 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: converter_2                     |Circuit 2: converter_2                     

---------------------------------------------------------------------------------------
Net: GND                                   |Net: VSUBS                                 
  level_shifter/V0v0 = 4                   |  level_shifter/level_shifter_0/GND = 4    
  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1   |                                           
  sky130_fd_pr__nfet_g5v0d10v5/4 = 1       |                                           
                                           |                                           
(no matching net)                          |Net: power_stage_2_0/VN                    
                                           |  sky130_fd_pr__nfet_g5v0d10v5/(1|3) = 1   
                                           |  sky130_fd_pr__nfet_g5v0d10v5/4 = 1       
---------------------------------------------------------------------------------------
Netlists do not match.
  Flattening non-matched subcircuits converter_2 converter_2
Flattening unmatched subcell sky130_ef_sc_hd__decap_12 in circuit modulator (1)(340 instances)

Cell modulator (0) disconnected node: CLK_EXT
Cell modulator (0) disconnected node: CLK_PLL
Cell modulator (0) disconnected node: CLK_SR
Cell modulator (0) disconnected node: Data_SR
Cell modulator (0) disconnected node: NMOS1_PS1
Cell modulator (0) disconnected node: NMOS1_PS2
Cell modulator (0) disconnected node: NMOS2_PS1
Cell modulator (0) disconnected node: NMOS2_PS2
Cell modulator (0) disconnected node: NMOS_PS3
Cell modulator (0) disconnected node: PMOS1_PS1
Cell modulator (0) disconnected node: PMOS1_PS2
Cell modulator (0) disconnected node: PMOS2_PS1
Cell modulator (0) disconnected node: PMOS2_PS2
Cell modulator (0) disconnected node: PMOS_PS3
Cell modulator (0) disconnected node: RST
Cell modulator (0) disconnected node: SIGNAL_OUTPUT
Cell modulator (0) disconnected node: VGND
Cell modulator (0) disconnected node: VPWR
Cell modulator (0) disconnected node: d1[0]
Cell modulator (0) disconnected node: d1[1]
Cell modulator (0) disconnected node: d1[2]
Cell modulator (0) disconnected node: d1[3]
Cell modulator (0) disconnected node: d1[4]
Cell modulator (0) disconnected node: d1[5]
Cell modulator (0) disconnected node: d2[0]
Cell modulator (0) disconnected node: d2[1]
Cell modulator (0) disconnected node: d2[2]
Cell modulator (0) disconnected node: d2[3]
Cell modulator (0) disconnected node: d2[4]
Cell modulator (0) disconnected node: d2[5]

Subcircuit pins:
Circuit 1: modulator                       |Circuit 2: modulator                       
-------------------------------------------|-------------------------------------------
CLK_EXT                                    |CLK_EXT                                    
CLK_PLL                                    |CLK_PLL                                    
CLK_SR                                     |CLK_SR                                     
Data_SR                                    |Data_SR                                    
NMOS1_PS1                                  |NMOS1_PS1                                  
NMOS1_PS2                                  |NMOS1_PS2                                  
NMOS2_PS1                                  |NMOS2_PS1                                  
NMOS2_PS2                                  |NMOS2_PS2                                  
NMOS_PS3                                   |NMOS_PS3                                   
PMOS1_PS1                                  |PMOS1_PS1                                  
PMOS1_PS2                                  |PMOS1_PS2                                  
PMOS2_PS1                                  |PMOS2_PS1                                  
PMOS2_PS2                                  |PMOS2_PS2                                  
PMOS_PS3                                   |PMOS_PS3                                   
RST                                        |RST                                        
SIGNAL_OUTPUT                              |SIGNAL_OUTPUT                              
VGND                                       |VGND                                       
VPWR                                       |VPWR                                       
d1[0]                                      |d1[0]                                      
d1[1]                                      |d1[1]                                      
d1[2]                                      |d1[2]                                      
d1[3]                                      |d1[3]                                      
d1[4]                                      |d1[4]                                      
d1[5]                                      |d1[5]                                      
d2[0]                                      |d2[0]                                      
d2[1]                                      |d2[1]                                      
d2[2]                                      |d2[2]                                      
d2[3]                                      |d2[3]                                      
d2[4]                                      |d2[4]                                      
d2[5]                                      |d2[5]                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes modulator and modulator are equivalent.
Flattening unmatched subcell mimcap_210x420 in circuit converter_3 (1)(1 instance)
Flattening unmatched subcell mimcap_30x30 in circuit converter_3 (1)(98 instances)
Flattening unmatched subcell bootstrap_diode in circuit converter_3 (1)(1 instance)

Class converter_3 (1):  Merged 194 parallel devices.
Subcircuit summary:
Circuit 1: converter_3                     |Circuit 2: converter_3                     
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_g5v0d10v5 (8)           |sky130_fd_pr__pfet_g5v0d10v5 (8)           
sky130_fd_pr__nfet_g5v0d10v5 (5055->6)     |sky130_fd_pr__nfet_g5v0d10v5 (5055->6)     
sky130_fd_pr__res_xhigh_po_0p35 (1)        |sky130_fd_pr__res_xhigh_po_0p35 (1)        
short_pulse_generator (1)                  |short_pulse_generator (1)                  
buffer (1)                                 |buffer (1)                                 
nand_5v (2)                                |nand_5v (2)                                
sky130_fd_pr__diode_pw2nd_05v5 (1)         |sky130_fd_pr__diode_pw2nd_05v5 (1)         
sky130_fd_pr__cap_mim_m3_2 (1)             |sky130_fd_pr__cap_mim_m3_2 (98->1)         
level_shifter (1)                          |level_shifter (1)                          
sky130_fd_pr__cap_mim_m3_1 (1)             |sky130_fd_pr__cap_mim_m3_1 (98->1)         
Number of devices: 23                      |Number of devices: 23                      
Number of nets: 20                         |Number of nets: 20                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: converter_3                     |Circuit 2: converter_3                     
-------------------------------------------|-------------------------------------------
D2                                         |level_shifter_0/level_shifter_0/IN **Misma 
V10v0                                      |VDD **Mismatch**                           
D1                                         |driver_bootstrap_0/short_pulse_generator_0 
GND                                        |VSS **Mismatch**                           
V5v0LS                                     |V5v0LS                                     
Vout                                       |Vout                                       
V1v8                                       |V1v8                                       
(no matching pin)                          |w_113334_n12600#                           
---------------------------------------------------------------------------------------
Cell pin lists for converter_3 and converter_3 altered to match.
Device classes converter_3 and converter_3 are equivalent.
  Flattening non-matched subcircuits converter_3 converter_3

Cell user_analog_project_wrapper (0) disconnected node: vdda1
Cell user_analog_project_wrapper (0) disconnected node: vdda2
Cell user_analog_project_wrapper (0) disconnected node: vssa1
Cell user_analog_project_wrapper (0) disconnected node: vssa2
Cell user_analog_project_wrapper (0) disconnected node: vccd1
Cell user_analog_project_wrapper (0) disconnected node: vssd1
Cell user_analog_project_wrapper (0) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (0) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_we_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[120]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[119]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[117]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[126]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[125]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[124]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[123]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[122]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[121]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[120]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[119]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[118]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[117]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[116]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[115]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[114]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[113]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[112]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[111]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[110]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[106]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[105]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[104]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[103]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[102]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[101]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[100]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[98]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[97]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[96]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[95]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[94]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[93]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[92]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[91]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[90]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[89]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[88]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[86]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[85]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[84]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[83]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[82]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[81]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[80]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[79]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[78]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[77]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[75]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[73]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[71]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[69]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[67]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[65]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[62]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[60]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[58]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[56]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[54]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[53]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[52]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[51]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[50]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[49]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[48]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[47]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[46]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[42]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[41]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[40]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[39]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[38]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[37]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[36]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[35]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[34]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[33]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[32]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[31]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[30]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[29]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[28]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[27]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[26]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[25]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[24]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[23]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[22]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[21]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[20]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[18]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[17]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[16]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[15]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[14]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[13]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[12]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[11]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[10]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[8]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[7]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[6]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[5]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[4]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[3]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[2]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[1]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in[12]
Cell user_analog_project_wrapper (0) disconnected node: io_in[7]
Cell user_analog_project_wrapper (0) disconnected node: io_in[6]
Cell user_analog_project_wrapper (0) disconnected node: io_in[5]
Cell user_analog_project_wrapper (0) disconnected node: io_in[4]
Cell user_analog_project_wrapper (0) disconnected node: io_in[3]
Cell user_analog_project_wrapper (0) disconnected node: io_in[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[11]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[10]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[9]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[6]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[5]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[4]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[3]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (0) disconnected node: io_out[26]
Cell user_analog_project_wrapper (0) disconnected node: io_out[25]
Cell user_analog_project_wrapper (0) disconnected node: io_out[24]
Cell user_analog_project_wrapper (0) disconnected node: io_out[23]
Cell user_analog_project_wrapper (0) disconnected node: io_out[22]
Cell user_analog_project_wrapper (0) disconnected node: io_out[21]
Cell user_analog_project_wrapper (0) disconnected node: io_out[20]
Cell user_analog_project_wrapper (0) disconnected node: io_out[19]
Cell user_analog_project_wrapper (0) disconnected node: io_out[18]
Cell user_analog_project_wrapper (0) disconnected node: io_out[17]
Cell user_analog_project_wrapper (0) disconnected node: io_out[16]
Cell user_analog_project_wrapper (0) disconnected node: io_out[15]
Cell user_analog_project_wrapper (0) disconnected node: io_out[14]
Cell user_analog_project_wrapper (0) disconnected node: io_out[13]
Cell user_analog_project_wrapper (0) disconnected node: io_out[12]
Cell user_analog_project_wrapper (0) disconnected node: io_out[11]
Cell user_analog_project_wrapper (0) disconnected node: io_out[10]
Cell user_analog_project_wrapper (0) disconnected node: io_out[9]
Cell user_analog_project_wrapper (0) disconnected node: io_out[8]
Cell user_analog_project_wrapper (0) disconnected node: io_out[6]
Cell user_analog_project_wrapper (0) disconnected node: io_out[5]
Cell user_analog_project_wrapper (0) disconnected node: io_out[4]
Cell user_analog_project_wrapper (0) disconnected node: io_out[3]
Cell user_analog_project_wrapper (0) disconnected node: io_out[2]
Cell user_analog_project_wrapper (0) disconnected node: io_out[1]
Cell user_analog_project_wrapper (0) disconnected node: io_out[0]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[16]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[15]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[14]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[13]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[12]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[11]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[10]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[9]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[8]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[7]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[6]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[5]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[4]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[3]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[1]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[0]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[16]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[15]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[14]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[13]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[12]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[11]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[10]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[9]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[8]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[7]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[6]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[5]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[4]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[3]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[1]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[0]
Cell user_analog_project_wrapper (0) disconnected node: io_analog[10]
Cell user_analog_project_wrapper (0) disconnected node: io_analog[1]
Cell user_analog_project_wrapper (0) disconnected node: io_analog[0]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[2]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[1]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[0]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[2]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[1]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[0]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[0]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[127]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[126]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[125]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[124]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[123]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[122]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[121]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[120]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[119]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[118]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[117]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[116]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[115]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[114]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[113]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[112]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[111]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[110]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[109]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[108]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[107]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[106]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[105]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[104]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[103]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[102]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[101]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[100]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[98]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[97]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[96]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[95]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[94]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[93]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[92]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[91]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[90]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[35]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[34]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[33]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[32]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[31]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[30]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[29]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[28]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[27]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[26]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[25]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[24]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[23]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[22]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[21]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[20]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[19]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[18]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[17]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[16]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[15]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[14]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[13]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[12]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[11]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[10]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[9]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[8]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[7]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[6]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[5]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[4]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[3]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[2]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[1]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[0]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[0]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[10]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[11]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[12]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[13]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[14]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[15]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[16]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[17]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[1]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[2]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[3]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[4]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[5]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[6]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[7]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[8]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[9]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[0]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[10]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[11]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[12]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[13]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[14]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[15]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[16]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[1]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[2]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[3]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[4]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[5]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[6]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[7]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[8]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[9]
Cell user_analog_project_wrapper (1) disconnected node: io_analog[0]
Cell user_analog_project_wrapper (1) disconnected node: io_analog[10]
Cell user_analog_project_wrapper (1) disconnected node: io_analog[1]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[0]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[1]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[2]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[0]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[1]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in[0]
Cell user_analog_project_wrapper (1) disconnected node: io_in[12]
Cell user_analog_project_wrapper (1) disconnected node: io_in[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[10]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[11]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[8]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[9]
Cell user_analog_project_wrapper (1) disconnected node: io_out[0]
Cell user_analog_project_wrapper (1) disconnected node: io_out[10]
Cell user_analog_project_wrapper (1) disconnected node: io_out[11]
Cell user_analog_project_wrapper (1) disconnected node: io_out[12]
Cell user_analog_project_wrapper (1) disconnected node: io_out[13]
Cell user_analog_project_wrapper (1) disconnected node: io_out[14]
Cell user_analog_project_wrapper (1) disconnected node: io_out[15]
Cell user_analog_project_wrapper (1) disconnected node: io_out[16]
Cell user_analog_project_wrapper (1) disconnected node: io_out[17]
Cell user_analog_project_wrapper (1) disconnected node: io_out[18]
Cell user_analog_project_wrapper (1) disconnected node: io_out[19]
Cell user_analog_project_wrapper (1) disconnected node: io_out[1]
Cell user_analog_project_wrapper (1) disconnected node: io_out[20]
Cell user_analog_project_wrapper (1) disconnected node: io_out[21]
Cell user_analog_project_wrapper (1) disconnected node: io_out[22]
Cell user_analog_project_wrapper (1) disconnected node: io_out[23]
Cell user_analog_project_wrapper (1) disconnected node: io_out[24]
Cell user_analog_project_wrapper (1) disconnected node: io_out[25]
Cell user_analog_project_wrapper (1) disconnected node: io_out[26]
Cell user_analog_project_wrapper (1) disconnected node: io_out[2]
Cell user_analog_project_wrapper (1) disconnected node: io_out[3]
Cell user_analog_project_wrapper (1) disconnected node: io_out[4]
Cell user_analog_project_wrapper (1) disconnected node: io_out[5]
Cell user_analog_project_wrapper (1) disconnected node: io_out[6]
Cell user_analog_project_wrapper (1) disconnected node: io_out[8]
Cell user_analog_project_wrapper (1) disconnected node: io_out[9]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[117]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[119]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[120]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[100]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[101]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[102]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[103]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[104]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[105]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[106]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[107]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[108]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[109]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[10]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[110]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[111]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[112]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[113]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[114]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[115]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[116]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[117]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[118]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[119]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[11]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[120]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[121]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[122]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[123]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[124]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[125]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[126]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[127]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[12]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[13]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[14]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[15]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[16]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[17]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[18]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[19]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[1]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[20]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[21]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[22]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[23]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[24]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[25]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[26]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[27]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[28]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[29]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[2]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[30]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[31]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[32]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[33]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[34]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[35]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[36]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[37]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[38]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[39]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[3]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[40]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[41]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[42]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[43]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[44]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[45]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[46]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[47]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[48]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[49]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[4]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[50]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[51]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[52]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[53]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[54]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[56]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[58]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[5]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[60]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[62]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[65]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[67]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[69]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[6]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[71]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[73]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[75]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[77]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[78]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[79]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[7]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[80]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[81]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[82]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[83]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[84]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[85]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[86]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[87]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[88]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[89]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[8]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[90]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[91]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[92]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[93]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[94]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[95]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[96]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[97]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[98]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[99]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[9]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[0]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[100]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[101]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[102]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[103]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[104]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[105]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[106]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[107]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[108]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[109]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[10]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[110]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[111]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[112]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[113]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[114]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[115]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[116]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[117]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[118]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[119]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[11]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[120]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[121]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[122]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[123]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[124]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[125]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[126]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[127]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[12]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[13]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[14]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[15]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[16]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[17]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[18]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[19]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[1]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[20]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[21]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[22]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[23]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[24]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[25]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[26]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[27]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[28]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[29]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[2]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[30]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[31]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[32]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[33]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[34]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[35]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[3]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[4]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[5]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[6]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[7]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[8]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[90]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[91]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[92]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[93]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[94]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[95]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[96]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[97]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[98]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[9]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[0]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (1) disconnected node: vccd1
Cell user_analog_project_wrapper (1) disconnected node: vdda1
Cell user_analog_project_wrapper (1) disconnected node: vdda2
Cell user_analog_project_wrapper (1) disconnected node: vssa1
Cell user_analog_project_wrapper (1) disconnected node: vssa2
Cell user_analog_project_wrapper (1) disconnected node: vssd1
Cell user_analog_project_wrapper (1) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (1) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_we_i
Subcircuit summary:
Circuit 1: user_analog_project_wrapper     |Circuit 2: user_analog_project_wrapper     
-------------------------------------------|-------------------------------------------
level_shifter (9)                          |level_shifter (9)                          
sky130_fd_pr__pfet_g5v0d10v5 (11632->12)   |sky130_fd_pr__pfet_g5v0d10v5 (11632->12)   
sky130_fd_pr__nfet_g5v0d10v5 (9751->10)    |sky130_fd_pr__nfet_g5v0d10v5 (9751->10)    
modulator (1)                              |modulator (1)                              
sky130_fd_pr__res_generic_m3 (29)          |sky130_fd_pr__res_generic_m3 (29)          
sky130_fd_pr__res_xhigh_po_0p35 (1)        |sky130_fd_pr__res_xhigh_po_0p35 (1)        
short_pulse_generator (1)                  |short_pulse_generator (1)                  
buffer (1)                                 |buffer (1)                                 
nand_5v (2)                                |nand_5v (2)                                
sky130_fd_pr__diode_pw2nd_05v5 (1)         |sky130_fd_pr__diode_pw2nd_05v5 (1)         
sky130_fd_pr__cap_mim_m3_2 (1)             |sky130_fd_pr__cap_mim_m3_2 (98->1)         
sky130_fd_pr__cap_mim_m3_1 (1)             |sky130_fd_pr__cap_mim_m3_1 (98->1)         
Number of devices: 69                      |Number of devices: 69                      
Number of nets: 87                         |Number of nets: 87                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with property errors.
converter_3:3/sky130_fd_pr__cap_mim_m3_1:C2 vs. converter_3_0//mimcap_210x420_0//mimcap_30x30_90/sky130_fd_pr__cap_mim_m3_1:0:
 M circuit1: 1   circuit2: 98   (delta=97, cutoff=0)
 L circuit1: 420   circuit2: 30   (delta=173%, cutoff=1%)
 W circuit1: 210   circuit2: 30   (delta=150%, cutoff=1%)
converter_3:3/sky130_fd_pr__cap_mim_m3_2:C1 vs. converter_3_0//mimcap_210x420_0//mimcap_30x30_90/sky130_fd_pr__cap_mim_m3_2:1:
 M circuit1: 1   circuit2: 98   (delta=97, cutoff=0)
 L circuit1: 420   circuit2: 30   (delta=173%, cutoff=1%)
 W circuit1: 210   circuit2: 30   (delta=150%, cutoff=1%)
converter_3:3/sky130_fd_pr__diode_pw2nd_05v5:3 vs. converter_3_0//bootstrap_diode_0/sky130_fd_pr__diode_pw2nd_05v5:0:
 pj circuit1: 4e+06   circuit2: 5.08e+07   (delta=171%, cutoff=2%)
 area circuit1: 1e+12   circuit2: 1.6129e+14   (delta=198%, cutoff=2%)

Subcircuit pins:
Circuit 1: user_analog_project_wrapper     |Circuit 2: user_analog_project_wrapper     
-------------------------------------------|-------------------------------------------
io_in[11]                                  |io_in[11]                                  
io_in[26]                                  |io_in[26]                                  
user_clock2                                |user_clock2                                
io_in[25]                                  |io_in[25]                                  
io_in[8]                                   |io_in[8]                                   
io_in[24]                                  |io_in[24]                                  
io_out[7]                                  |io_out[7]                                  
io_in[18]                                  |io_in[18]                                  
io_in[19]                                  |io_in[19]                                  
io_in[20]                                  |io_in[20]                                  
io_in[21]                                  |io_in[21]                                  
io_in[22]                                  |io_in[22]                                  
io_in[23]                                  |io_in[23]                                  
io_in[9]                                   |io_in[9]                                   
io_in[10]                                  |io_in[10]                                  
io_in[14]                                  |io_in[14]                                  
io_in[15]                                  |io_in[15]                                  
io_in[17]                                  |io_in[17]                                  
io_in[16]                                  |io_in[16]                                  
io_analog[2]                               |io_analog[2]                               
io_oeb[7]                                  |io_oeb[7]                                  
io_oeb[6]                                  |io_oeb[6]                                  
io_analog[8]                               |io_analog[8]                               
io_oeb[26]                                 |io_oeb[26]                                 
io_oeb[25]                                 |io_oeb[25]                                 
io_oeb[24]                                 |io_oeb[24]                                 
io_oeb[23]                                 |io_oeb[23]                                 
io_oeb[22]                                 |io_oeb[22]                                 
io_oeb[21]                                 |io_oeb[21]                                 
io_oeb[20]                                 |io_oeb[20]                                 
io_oeb[19]                                 |io_oeb[19]                                 
io_oeb[18]                                 |io_oeb[18]                                 
io_oeb[17]                                 |io_oeb[17]                                 
io_oeb[16]                                 |io_oeb[16]                                 
io_oeb[15]                                 |io_oeb[15]                                 
io_oeb[14]                                 |io_oeb[14]                                 
io_oeb[13]                                 |io_oeb[13]                                 
io_oeb[12]                                 |io_oeb[12]                                 
io_oeb[11]                                 |io_oeb[11]                                 
io_oeb[10]                                 |io_oeb[10]                                 
io_oeb[9]                                  |io_oeb[9]                                  
io_oeb[8]                                  |io_oeb[8]                                  
io_oeb[5]                                  |io_oeb[5]                                  
io_oeb[4]                                  |io_oeb[4]                                  
io_oeb[3]                                  |io_oeb[3]                                  
io_oeb[2]                                  |io_oeb[2]                                  
io_oeb[1]                                  |io_oeb[1]                                  
io_oeb[0]                                  |io_oeb[0]                                  
io_analog[9]                               |io_analog[9]                               
io_analog[5]                               |io_analog[5]                               
io_analog[7]                               |io_analog[7]                               
io_analog[3]                               |io_analog[3]                               
io_analog[4]                               |io_analog[4]                               
io_analog[6]                               |io_analog[6]                               
vssd2                                      |vssd2                                      
vccd2                                      |vccd2                                      
vdda1                                      |vdda1                                      
vdda2                                      |vdda2                                      
vssa1                                      |vssa1                                      
vssa2                                      |vssa2                                      
vccd1                                      |vccd1                                      
vssd1                                      |vssd1                                      
wb_clk_i                                   |wb_clk_i                                   
wb_rst_i                                   |wb_rst_i                                   
wbs_stb_i                                  |wbs_stb_i                                  
wbs_cyc_i                                  |wbs_cyc_i                                  
wbs_we_i                                   |wbs_we_i                                   
wbs_sel_i[3]                               |wbs_sel_i[3]                               
wbs_sel_i[2]                               |wbs_sel_i[2]                               
wbs_sel_i[1]                               |wbs_sel_i[1]                               
wbs_sel_i[0]                               |wbs_sel_i[0]                               
wbs_dat_i[31]                              |wbs_dat_i[31]                              
wbs_dat_i[30]                              |wbs_dat_i[30]                              
wbs_dat_i[29]                              |wbs_dat_i[29]                              
wbs_dat_i[28]                              |wbs_dat_i[28]                              
wbs_dat_i[27]                              |wbs_dat_i[27]                              
wbs_dat_i[26]                              |wbs_dat_i[26]                              
wbs_dat_i[25]                              |wbs_dat_i[25]                              
wbs_dat_i[24]                              |wbs_dat_i[24]                              
wbs_dat_i[23]                              |wbs_dat_i[23]                              
wbs_dat_i[22]                              |wbs_dat_i[22]                              
wbs_dat_i[21]                              |wbs_dat_i[21]                              
wbs_dat_i[20]                              |wbs_dat_i[20]                              
wbs_dat_i[19]                              |wbs_dat_i[19]                              
wbs_dat_i[18]                              |wbs_dat_i[18]                              
wbs_dat_i[17]                              |wbs_dat_i[17]                              
wbs_dat_i[16]                              |wbs_dat_i[16]                              
wbs_dat_i[15]                              |wbs_dat_i[15]                              
wbs_dat_i[14]                              |wbs_dat_i[14]                              
wbs_dat_i[13]                              |wbs_dat_i[13]                              
wbs_dat_i[12]                              |wbs_dat_i[12]                              
wbs_dat_i[11]                              |wbs_dat_i[11]                              
wbs_dat_i[10]                              |wbs_dat_i[10]                              
wbs_dat_i[9]                               |wbs_dat_i[9]                               
wbs_dat_i[8]                               |wbs_dat_i[8]                               
wbs_dat_i[7]                               |wbs_dat_i[7]                               
wbs_dat_i[6]                               |wbs_dat_i[6]                               
wbs_dat_i[5]                               |wbs_dat_i[5]                               
wbs_dat_i[4]                               |wbs_dat_i[4]                               
wbs_dat_i[3]                               |wbs_dat_i[3]                               
wbs_dat_i[2]                               |wbs_dat_i[2]                               
wbs_dat_i[1]                               |wbs_dat_i[1]                               
wbs_dat_i[0]                               |wbs_dat_i[0]                               
wbs_adr_i[31]                              |wbs_adr_i[31]                              
wbs_adr_i[30]                              |wbs_adr_i[30]                              
wbs_adr_i[29]                              |wbs_adr_i[29]                              
wbs_adr_i[28]                              |wbs_adr_i[28]                              
wbs_adr_i[27]                              |wbs_adr_i[27]                              
wbs_adr_i[26]                              |wbs_adr_i[26]                              
wbs_adr_i[25]                              |wbs_adr_i[25]                              
wbs_adr_i[24]                              |wbs_adr_i[24]                              
wbs_adr_i[23]                              |wbs_adr_i[23]                              
wbs_adr_i[22]                              |wbs_adr_i[22]                              
wbs_adr_i[21]                              |wbs_adr_i[21]                              
wbs_adr_i[20]                              |wbs_adr_i[20]                              
wbs_adr_i[19]                              |wbs_adr_i[19]                              
wbs_adr_i[18]                              |wbs_adr_i[18]                              
wbs_adr_i[17]                              |wbs_adr_i[17]                              
wbs_adr_i[16]                              |wbs_adr_i[16]                              
wbs_adr_i[15]                              |wbs_adr_i[15]                              
wbs_adr_i[14]                              |wbs_adr_i[14]                              
wbs_adr_i[13]                              |wbs_adr_i[13]                              
wbs_adr_i[12]                              |wbs_adr_i[12]                              
wbs_adr_i[11]                              |wbs_adr_i[11]                              
wbs_adr_i[10]                              |wbs_adr_i[10]                              
wbs_adr_i[9]                               |wbs_adr_i[9]                               
wbs_adr_i[8]                               |wbs_adr_i[8]                               
wbs_adr_i[7]                               |wbs_adr_i[7]                               
wbs_adr_i[6]                               |wbs_adr_i[6]                               
wbs_adr_i[5]                               |wbs_adr_i[5]                               
wbs_adr_i[4]                               |wbs_adr_i[4]                               
wbs_adr_i[3]                               |wbs_adr_i[3]                               
wbs_adr_i[2]                               |wbs_adr_i[2]                               
wbs_adr_i[1]                               |wbs_adr_i[1]                               
wbs_adr_i[0]                               |wbs_adr_i[0]                               
wbs_ack_o                                  |wbs_ack_o                                  
wbs_dat_o[31]                              |wbs_dat_o[31]                              
wbs_dat_o[30]                              |wbs_dat_o[30]                              
wbs_dat_o[29]                              |wbs_dat_o[29]                              
wbs_dat_o[28]                              |wbs_dat_o[28]                              
wbs_dat_o[27]                              |wbs_dat_o[27]                              
wbs_dat_o[26]                              |wbs_dat_o[26]                              
wbs_dat_o[25]                              |wbs_dat_o[25]                              
wbs_dat_o[24]                              |wbs_dat_o[24]                              
wbs_dat_o[23]                              |wbs_dat_o[23]                              
wbs_dat_o[22]                              |wbs_dat_o[22]                              
wbs_dat_o[21]                              |wbs_dat_o[21]                              
wbs_dat_o[20]                              |wbs_dat_o[20]                              
wbs_dat_o[19]                              |wbs_dat_o[19]                              
wbs_dat_o[18]                              |wbs_dat_o[18]                              
wbs_dat_o[17]                              |wbs_dat_o[17]                              
wbs_dat_o[16]                              |wbs_dat_o[16]                              
wbs_dat_o[15]                              |wbs_dat_o[15]                              
wbs_dat_o[14]                              |wbs_dat_o[14]                              
wbs_dat_o[13]                              |wbs_dat_o[13]                              
wbs_dat_o[12]                              |wbs_dat_o[12]                              
wbs_dat_o[11]                              |wbs_dat_o[11]                              
wbs_dat_o[10]                              |wbs_dat_o[10]                              
wbs_dat_o[9]                               |wbs_dat_o[9]                               
wbs_dat_o[8]                               |wbs_dat_o[8]                               
wbs_dat_o[7]                               |wbs_dat_o[7]                               
wbs_dat_o[6]                               |wbs_dat_o[6]                               
wbs_dat_o[5]                               |wbs_dat_o[5]                               
wbs_dat_o[4]                               |wbs_dat_o[4]                               
wbs_dat_o[3]                               |wbs_dat_o[3]                               
wbs_dat_o[2]                               |wbs_dat_o[2]                               
wbs_dat_o[1]                               |wbs_dat_o[1]                               
wbs_dat_o[0]                               |wbs_dat_o[0]                               
la_data_in[127]                            |la_data_in[127]                            
la_data_in[126]                            |la_data_in[126]                            
la_data_in[125]                            |la_data_in[125]                            
la_data_in[124]                            |la_data_in[124]                            
la_data_in[123]                            |la_data_in[123]                            
la_data_in[122]                            |la_data_in[122]                            
la_data_in[121]                            |la_data_in[121]                            
la_data_in[120]                            |la_data_in[120]                            
la_data_in[119]                            |la_data_in[119]                            
la_data_in[118]                            |la_data_in[118]                            
la_data_in[117]                            |la_data_in[117]                            
la_data_in[116]                            |la_data_in[116]                            
la_data_in[115]                            |la_data_in[115]                            
la_data_in[114]                            |la_data_in[114]                            
la_data_in[113]                            |la_data_in[113]                            
la_data_in[112]                            |la_data_in[112]                            
la_data_in[111]                            |la_data_in[111]                            
la_data_in[110]                            |la_data_in[110]                            
la_data_in[109]                            |la_data_in[109]                            
la_data_in[108]                            |la_data_in[108]                            
la_data_in[107]                            |la_data_in[107]                            
la_data_in[106]                            |la_data_in[106]                            
la_data_in[105]                            |la_data_in[105]                            
la_data_in[104]                            |la_data_in[104]                            
la_data_in[103]                            |la_data_in[103]                            
la_data_in[102]                            |la_data_in[102]                            
la_data_in[101]                            |la_data_in[101]                            
la_data_in[100]                            |la_data_in[100]                            
la_data_in[99]                             |la_data_in[99]                             
la_data_in[98]                             |la_data_in[98]                             
la_data_in[97]                             |la_data_in[97]                             
la_data_in[96]                             |la_data_in[96]                             
la_data_in[95]                             |la_data_in[95]                             
la_data_in[94]                             |la_data_in[94]                             
la_data_in[93]                             |la_data_in[93]                             
la_data_in[92]                             |la_data_in[92]                             
la_data_in[91]                             |la_data_in[91]                             
la_data_in[90]                             |la_data_in[90]                             
la_data_in[89]                             |la_data_in[89]                             
la_data_in[88]                             |la_data_in[88]                             
la_data_in[87]                             |la_data_in[87]                             
la_data_in[86]                             |la_data_in[86]                             
la_data_in[85]                             |la_data_in[85]                             
la_data_in[84]                             |la_data_in[84]                             
la_data_in[83]                             |la_data_in[83]                             
la_data_in[82]                             |la_data_in[82]                             
la_data_in[81]                             |la_data_in[81]                             
la_data_in[80]                             |la_data_in[80]                             
la_data_in[79]                             |la_data_in[79]                             
la_data_in[78]                             |la_data_in[78]                             
la_data_in[77]                             |la_data_in[77]                             
la_data_in[76]                             |la_data_in[76]                             
la_data_in[75]                             |la_data_in[75]                             
la_data_in[74]                             |la_data_in[74]                             
la_data_in[73]                             |la_data_in[73]                             
la_data_in[72]                             |la_data_in[72]                             
la_data_in[71]                             |la_data_in[71]                             
la_data_in[70]                             |la_data_in[70]                             
la_data_in[69]                             |la_data_in[69]                             
la_data_in[68]                             |la_data_in[68]                             
la_data_in[67]                             |la_data_in[67]                             
la_data_in[66]                             |la_data_in[66]                             
la_data_in[65]                             |la_data_in[65]                             
la_data_in[64]                             |la_data_in[64]                             
la_data_in[63]                             |la_data_in[63]                             
la_data_in[62]                             |la_data_in[62]                             
la_data_in[61]                             |la_data_in[61]                             
la_data_in[60]                             |la_data_in[60]                             
la_data_in[59]                             |la_data_in[59]                             
la_data_in[58]                             |la_data_in[58]                             
la_data_in[57]                             |la_data_in[57]                             
la_data_in[56]                             |la_data_in[56]                             
la_data_in[55]                             |la_data_in[55]                             
la_data_in[54]                             |la_data_in[54]                             
la_data_in[53]                             |la_data_in[53]                             
la_data_in[52]                             |la_data_in[52]                             
la_data_in[51]                             |la_data_in[51]                             
la_data_in[50]                             |la_data_in[50]                             
la_data_in[49]                             |la_data_in[49]                             
la_data_in[48]                             |la_data_in[48]                             
la_data_in[47]                             |la_data_in[47]                             
la_data_in[46]                             |la_data_in[46]                             
la_data_in[45]                             |la_data_in[45]                             
la_data_in[44]                             |la_data_in[44]                             
la_data_in[43]                             |la_data_in[43]                             
la_data_in[42]                             |la_data_in[42]                             
la_data_in[41]                             |la_data_in[41]                             
la_data_in[40]                             |la_data_in[40]                             
la_data_in[39]                             |la_data_in[39]                             
la_data_in[38]                             |la_data_in[38]                             
la_data_in[37]                             |la_data_in[37]                             
la_data_in[36]                             |la_data_in[36]                             
la_data_in[35]                             |la_data_in[35]                             
la_data_in[34]                             |la_data_in[34]                             
la_data_in[33]                             |la_data_in[33]                             
la_data_in[32]                             |la_data_in[32]                             
la_data_in[31]                             |la_data_in[31]                             
la_data_in[30]                             |la_data_in[30]                             
la_data_in[29]                             |la_data_in[29]                             
la_data_in[28]                             |la_data_in[28]                             
la_data_in[27]                             |la_data_in[27]                             
la_data_in[26]                             |la_data_in[26]                             
la_data_in[25]                             |la_data_in[25]                             
la_data_in[24]                             |la_data_in[24]                             
la_data_in[23]                             |la_data_in[23]                             
la_data_in[22]                             |la_data_in[22]                             
la_data_in[21]                             |la_data_in[21]                             
la_data_in[20]                             |la_data_in[20]                             
la_data_in[19]                             |la_data_in[19]                             
la_data_in[18]                             |la_data_in[18]                             
la_data_in[17]                             |la_data_in[17]                             
la_data_in[16]                             |la_data_in[16]                             
la_data_in[15]                             |la_data_in[15]                             
la_data_in[14]                             |la_data_in[14]                             
la_data_in[13]                             |la_data_in[13]                             
la_data_in[12]                             |la_data_in[12]                             
la_data_in[11]                             |la_data_in[11]                             
la_data_in[10]                             |la_data_in[10]                             
la_data_in[9]                              |la_data_in[9]                              
la_data_in[8]                              |la_data_in[8]                              
la_data_in[7]                              |la_data_in[7]                              
la_data_in[6]                              |la_data_in[6]                              
la_data_in[5]                              |la_data_in[5]                              
la_data_in[4]                              |la_data_in[4]                              
la_data_in[3]                              |la_data_in[3]                              
la_data_in[2]                              |la_data_in[2]                              
la_data_in[1]                              |la_data_in[1]                              
la_data_in[0]                              |la_data_in[0]                              
la_data_out[127]                           |la_data_out[127]                           
la_data_out[126]                           |la_data_out[126]                           
la_data_out[125]                           |la_data_out[125]                           
la_data_out[124]                           |la_data_out[124]                           
la_data_out[123]                           |la_data_out[123]                           
la_data_out[122]                           |la_data_out[122]                           
la_data_out[121]                           |la_data_out[121]                           
la_data_out[120]                           |la_data_out[120]                           
la_data_out[119]                           |la_data_out[119]                           
la_data_out[118]                           |la_data_out[118]                           
la_data_out[117]                           |la_data_out[117]                           
la_data_out[116]                           |la_data_out[116]                           
la_data_out[115]                           |la_data_out[115]                           
la_data_out[114]                           |la_data_out[114]                           
la_data_out[113]                           |la_data_out[113]                           
la_data_out[112]                           |la_data_out[112]                           
la_data_out[111]                           |la_data_out[111]                           
la_data_out[110]                           |la_data_out[110]                           
la_data_out[109]                           |la_data_out[109]                           
la_data_out[108]                           |la_data_out[108]                           
la_data_out[107]                           |la_data_out[107]                           
la_data_out[106]                           |la_data_out[106]                           
la_data_out[105]                           |la_data_out[105]                           
la_data_out[104]                           |la_data_out[104]                           
la_data_out[103]                           |la_data_out[103]                           
la_data_out[102]                           |la_data_out[102]                           
la_data_out[101]                           |la_data_out[101]                           
la_data_out[100]                           |la_data_out[100]                           
la_data_out[99]                            |la_data_out[99]                            
la_data_out[98]                            |la_data_out[98]                            
la_data_out[97]                            |la_data_out[97]                            
la_data_out[96]                            |la_data_out[96]                            
la_data_out[95]                            |la_data_out[95]                            
la_data_out[94]                            |la_data_out[94]                            
la_data_out[93]                            |la_data_out[93]                            
la_data_out[92]                            |la_data_out[92]                            
la_data_out[91]                            |la_data_out[91]                            
la_data_out[90]                            |la_data_out[90]                            
la_data_out[89]                            |la_data_out[89]                            
la_data_out[88]                            |la_data_out[88]                            
la_data_out[87]                            |la_data_out[87]                            
la_data_out[86]                            |la_data_out[86]                            
la_data_out[85]                            |la_data_out[85]                            
la_data_out[84]                            |la_data_out[84]                            
la_data_out[83]                            |la_data_out[83]                            
la_data_out[82]                            |la_data_out[82]                            
la_data_out[81]                            |la_data_out[81]                            
la_data_out[80]                            |la_data_out[80]                            
la_data_out[79]                            |la_data_out[79]                            
la_data_out[78]                            |la_data_out[78]                            
la_data_out[77]                            |la_data_out[77]                            
la_data_out[76]                            |la_data_out[76]                            
la_data_out[75]                            |la_data_out[75]                            
la_data_out[74]                            |la_data_out[74]                            
la_data_out[73]                            |la_data_out[73]                            
la_data_out[72]                            |la_data_out[72]                            
la_data_out[71]                            |la_data_out[71]                            
la_data_out[70]                            |la_data_out[70]                            
la_data_out[69]                            |la_data_out[69]                            
la_data_out[68]                            |la_data_out[68]                            
la_data_out[67]                            |la_data_out[67]                            
la_data_out[66]                            |la_data_out[66]                            
la_data_out[65]                            |la_data_out[65]                            
la_data_out[64]                            |la_data_out[64]                            
la_data_out[63]                            |la_data_out[63]                            
la_data_out[62]                            |la_data_out[62]                            
la_data_out[61]                            |la_data_out[61]                            
la_data_out[60]                            |la_data_out[60]                            
la_data_out[59]                            |la_data_out[59]                            
la_data_out[58]                            |la_data_out[58]                            
la_data_out[57]                            |la_data_out[57]                            
la_data_out[56]                            |la_data_out[56]                            
la_data_out[55]                            |la_data_out[55]                            
la_data_out[54]                            |la_data_out[54]                            
la_data_out[53]                            |la_data_out[53]                            
la_data_out[52]                            |la_data_out[52]                            
la_data_out[51]                            |la_data_out[51]                            
la_data_out[50]                            |la_data_out[50]                            
la_data_out[49]                            |la_data_out[49]                            
la_data_out[48]                            |la_data_out[48]                            
la_data_out[47]                            |la_data_out[47]                            
la_data_out[46]                            |la_data_out[46]                            
la_data_out[45]                            |la_data_out[45]                            
la_data_out[44]                            |la_data_out[44]                            
la_data_out[43]                            |la_data_out[43]                            
la_data_out[42]                            |la_data_out[42]                            
la_data_out[41]                            |la_data_out[41]                            
la_data_out[40]                            |la_data_out[40]                            
la_data_out[39]                            |la_data_out[39]                            
la_data_out[38]                            |la_data_out[38]                            
la_data_out[37]                            |la_data_out[37]                            
la_data_out[36]                            |la_data_out[36]                            
la_data_out[35]                            |la_data_out[35]                            
la_data_out[34]                            |la_data_out[34]                            
la_data_out[33]                            |la_data_out[33]                            
la_data_out[32]                            |la_data_out[32]                            
la_data_out[31]                            |la_data_out[31]                            
la_data_out[30]                            |la_data_out[30]                            
la_data_out[29]                            |la_data_out[29]                            
la_data_out[28]                            |la_data_out[28]                            
la_data_out[27]                            |la_data_out[27]                            
la_data_out[26]                            |la_data_out[26]                            
la_data_out[25]                            |la_data_out[25]                            
la_data_out[24]                            |la_data_out[24]                            
la_data_out[23]                            |la_data_out[23]                            
la_data_out[22]                            |la_data_out[22]                            
la_data_out[21]                            |la_data_out[21]                            
la_data_out[20]                            |la_data_out[20]                            
la_data_out[19]                            |la_data_out[19]                            
la_data_out[18]                            |la_data_out[18]                            
la_data_out[17]                            |la_data_out[17]                            
la_data_out[16]                            |la_data_out[16]                            
la_data_out[15]                            |la_data_out[15]                            
la_data_out[14]                            |la_data_out[14]                            
la_data_out[13]                            |la_data_out[13]                            
la_data_out[12]                            |la_data_out[12]                            
la_data_out[11]                            |la_data_out[11]                            
la_data_out[10]                            |la_data_out[10]                            
la_data_out[9]                             |la_data_out[9]                             
la_data_out[8]                             |la_data_out[8]                             
la_data_out[7]                             |la_data_out[7]                             
la_data_out[6]                             |la_data_out[6]                             
la_data_out[5]                             |la_data_out[5]                             
la_data_out[4]                             |la_data_out[4]                             
la_data_out[3]                             |la_data_out[3]                             
la_data_out[2]                             |la_data_out[2]                             
la_data_out[1]                             |la_data_out[1]                             
la_data_out[0]                             |la_data_out[0]                             
io_in[13]                                  |io_in[13]                                  
io_in[12]                                  |io_in[12]                                  
io_in[7]                                   |io_in[7]                                   
io_in[6]                                   |io_in[6]                                   
io_in[5]                                   |io_in[5]                                   
io_in[4]                                   |io_in[4]                                   
io_in[3]                                   |io_in[3]                                   
io_in[2]                                   |io_in[2]                                   
io_in[1]                                   |io_in[1]                                   
io_in[0]                                   |io_in[0]                                   
io_in_3v3[26]                              |io_in_3v3[26]                              
io_in_3v3[25]                              |io_in_3v3[25]                              
io_in_3v3[24]                              |io_in_3v3[24]                              
io_in_3v3[23]                              |io_in_3v3[23]                              
io_in_3v3[22]                              |io_in_3v3[22]                              
io_in_3v3[21]                              |io_in_3v3[21]                              
io_in_3v3[20]                              |io_in_3v3[20]                              
io_in_3v3[19]                              |io_in_3v3[19]                              
io_in_3v3[18]                              |io_in_3v3[18]                              
io_in_3v3[17]                              |io_in_3v3[17]                              
io_in_3v3[16]                              |io_in_3v3[16]                              
io_in_3v3[15]                              |io_in_3v3[15]                              
io_in_3v3[14]                              |io_in_3v3[14]                              
io_in_3v3[13]                              |io_in_3v3[13]                              
io_in_3v3[12]                              |io_in_3v3[12]                              
io_in_3v3[11]                              |io_in_3v3[11]                              
io_in_3v3[10]                              |io_in_3v3[10]                              
io_in_3v3[9]                               |io_in_3v3[9]                               
io_in_3v3[8]                               |io_in_3v3[8]                               
io_in_3v3[7]                               |io_in_3v3[7]                               
io_in_3v3[6]                               |io_in_3v3[6]                               
io_in_3v3[5]                               |io_in_3v3[5]                               
io_in_3v3[4]                               |io_in_3v3[4]                               
io_in_3v3[3]                               |io_in_3v3[3]                               
io_in_3v3[2]                               |io_in_3v3[2]                               
io_in_3v3[1]                               |io_in_3v3[1]                               
io_in_3v3[0]                               |io_in_3v3[0]                               
io_out[26]                                 |io_out[26]                                 
io_out[25]                                 |io_out[25]                                 
io_out[24]                                 |io_out[24]                                 
io_out[23]                                 |io_out[23]                                 
io_out[22]                                 |io_out[22]                                 
io_out[21]                                 |io_out[21]                                 
io_out[20]                                 |io_out[20]                                 
io_out[19]                                 |io_out[19]                                 
io_out[18]                                 |io_out[18]                                 
io_out[17]                                 |io_out[17]                                 
io_out[16]                                 |io_out[16]                                 
io_out[15]                                 |io_out[15]                                 
io_out[14]                                 |io_out[14]                                 
io_out[13]                                 |io_out[13]                                 
io_out[12]                                 |io_out[12]                                 
io_out[11]                                 |io_out[11]                                 
io_out[10]                                 |io_out[10]                                 
io_out[9]                                  |io_out[9]                                  
io_out[8]                                  |io_out[8]                                  
io_out[6]                                  |io_out[6]                                  
io_out[5]                                  |io_out[5]                                  
io_out[4]                                  |io_out[4]                                  
io_out[3]                                  |io_out[3]                                  
io_out[2]                                  |io_out[2]                                  
io_out[1]                                  |io_out[1]                                  
io_out[0]                                  |io_out[0]                                  
gpio_analog[17]                            |gpio_analog[17]                            
gpio_analog[16]                            |gpio_analog[16]                            
gpio_analog[15]                            |gpio_analog[15]                            
gpio_analog[14]                            |gpio_analog[14]                            
gpio_analog[13]                            |gpio_analog[13]                            
gpio_analog[12]                            |gpio_analog[12]                            
gpio_analog[11]                            |gpio_analog[11]                            
gpio_analog[10]                            |gpio_analog[10]                            
gpio_analog[9]                             |gpio_analog[9]                             
gpio_analog[8]                             |gpio_analog[8]                             
gpio_analog[7]                             |gpio_analog[7]                             
gpio_analog[6]                             |gpio_analog[6]                             
gpio_analog[5]                             |gpio_analog[5]                             
gpio_analog[4]                             |gpio_analog[4]                             
gpio_analog[3]                             |gpio_analog[3]                             
gpio_analog[2]                             |gpio_analog[2]                             
gpio_analog[1]                             |gpio_analog[1]                             
gpio_analog[0]                             |gpio_analog[0]                             
gpio_noesd[17]                             |gpio_noesd[17]                             
gpio_noesd[16]                             |gpio_noesd[16]                             
gpio_noesd[15]                             |gpio_noesd[15]                             
gpio_noesd[14]                             |gpio_noesd[14]                             
gpio_noesd[13]                             |gpio_noesd[13]                             
gpio_noesd[12]                             |gpio_noesd[12]                             
gpio_noesd[11]                             |gpio_noesd[11]                             
gpio_noesd[10]                             |gpio_noesd[10]                             
gpio_noesd[9]                              |gpio_noesd[9]                              
gpio_noesd[8]                              |gpio_noesd[8]                              
gpio_noesd[7]                              |gpio_noesd[7]                              
gpio_noesd[6]                              |gpio_noesd[6]                              
gpio_noesd[5]                              |gpio_noesd[5]                              
gpio_noesd[4]                              |gpio_noesd[4]                              
gpio_noesd[3]                              |gpio_noesd[3]                              
gpio_noesd[2]                              |gpio_noesd[2]                              
gpio_noesd[1]                              |gpio_noesd[1]                              
gpio_noesd[0]                              |gpio_noesd[0]                              
io_analog[10]                              |io_analog[10]                              
io_analog[1]                               |io_analog[1]                               
io_analog[0]                               |io_analog[0]                               
io_clamp_high[2]                           |io_clamp_high[2]                           
io_clamp_high[1]                           |io_clamp_high[1]                           
io_clamp_high[0]                           |io_clamp_high[0]                           
io_clamp_low[2]                            |io_clamp_low[2]                            
io_clamp_low[1]                            |io_clamp_low[1]                            
io_clamp_low[0]                            |io_clamp_low[0]                            
user_irq[2]                                |user_irq[2]                                
user_irq[1]                                |user_irq[1]                                
user_irq[0]                                |user_irq[0]                                
la_oenb[127]                               |la_oenb[127]                               
la_oenb[126]                               |la_oenb[126]                               
la_oenb[125]                               |la_oenb[125]                               
la_oenb[124]                               |la_oenb[124]                               
la_oenb[123]                               |la_oenb[123]                               
la_oenb[122]                               |la_oenb[122]                               
la_oenb[121]                               |la_oenb[121]                               
la_oenb[120]                               |la_oenb[120]                               
la_oenb[119]                               |la_oenb[119]                               
la_oenb[118]                               |la_oenb[118]                               
la_oenb[117]                               |la_oenb[117]                               
la_oenb[116]                               |la_oenb[116]                               
la_oenb[115]                               |la_oenb[115]                               
la_oenb[114]                               |la_oenb[114]                               
la_oenb[113]                               |la_oenb[113]                               
la_oenb[112]                               |la_oenb[112]                               
la_oenb[111]                               |la_oenb[111]                               
la_oenb[110]                               |la_oenb[110]                               
la_oenb[109]                               |la_oenb[109]                               
la_oenb[108]                               |la_oenb[108]                               
la_oenb[107]                               |la_oenb[107]                               
la_oenb[106]                               |la_oenb[106]                               
la_oenb[105]                               |la_oenb[105]                               
la_oenb[104]                               |la_oenb[104]                               
la_oenb[103]                               |la_oenb[103]                               
la_oenb[102]                               |la_oenb[102]                               
la_oenb[101]                               |la_oenb[101]                               
la_oenb[100]                               |la_oenb[100]                               
la_oenb[99]                                |la_oenb[99]                                
la_oenb[98]                                |la_oenb[98]                                
la_oenb[97]                                |la_oenb[97]                                
la_oenb[96]                                |la_oenb[96]                                
la_oenb[95]                                |la_oenb[95]                                
la_oenb[94]                                |la_oenb[94]                                
la_oenb[93]                                |la_oenb[93]                                
la_oenb[92]                                |la_oenb[92]                                
la_oenb[91]                                |la_oenb[91]                                
la_oenb[90]                                |la_oenb[90]                                
la_oenb[89]                                |la_oenb[89]                                
la_oenb[88]                                |la_oenb[88]                                
la_oenb[87]                                |la_oenb[87]                                
la_oenb[86]                                |la_oenb[86]                                
la_oenb[85]                                |la_oenb[85]                                
la_oenb[84]                                |la_oenb[84]                                
la_oenb[83]                                |la_oenb[83]                                
la_oenb[82]                                |la_oenb[82]                                
la_oenb[81]                                |la_oenb[81]                                
la_oenb[80]                                |la_oenb[80]                                
la_oenb[79]                                |la_oenb[79]                                
la_oenb[78]                                |la_oenb[78]                                
la_oenb[77]                                |la_oenb[77]                                
la_oenb[76]                                |la_oenb[76]                                
la_oenb[75]                                |la_oenb[75]                                
la_oenb[74]                                |la_oenb[74]                                
la_oenb[73]                                |la_oenb[73]                                
la_oenb[72]                                |la_oenb[72]                                
la_oenb[71]                                |la_oenb[71]                                
la_oenb[70]                                |la_oenb[70]                                
la_oenb[69]                                |la_oenb[69]                                
la_oenb[68]                                |la_oenb[68]                                
la_oenb[67]                                |la_oenb[67]                                
la_oenb[66]                                |la_oenb[66]                                
la_oenb[65]                                |la_oenb[65]                                
la_oenb[64]                                |la_oenb[64]                                
la_oenb[63]                                |la_oenb[63]                                
la_oenb[62]                                |la_oenb[62]                                
la_oenb[61]                                |la_oenb[61]                                
la_oenb[60]                                |la_oenb[60]                                
la_oenb[59]                                |la_oenb[59]                                
la_oenb[58]                                |la_oenb[58]                                
la_oenb[57]                                |la_oenb[57]                                
la_oenb[56]                                |la_oenb[56]                                
la_oenb[55]                                |la_oenb[55]                                
la_oenb[54]                                |la_oenb[54]                                
la_oenb[53]                                |la_oenb[53]                                
la_oenb[52]                                |la_oenb[52]                                
la_oenb[51]                                |la_oenb[51]                                
la_oenb[50]                                |la_oenb[50]                                
la_oenb[49]                                |la_oenb[49]                                
la_oenb[48]                                |la_oenb[48]                                
la_oenb[47]                                |la_oenb[47]                                
la_oenb[46]                                |la_oenb[46]                                
la_oenb[45]                                |la_oenb[45]                                
la_oenb[44]                                |la_oenb[44]                                
la_oenb[43]                                |la_oenb[43]                                
la_oenb[42]                                |la_oenb[42]                                
la_oenb[41]                                |la_oenb[41]                                
la_oenb[40]                                |la_oenb[40]                                
la_oenb[39]                                |la_oenb[39]                                
la_oenb[38]                                |la_oenb[38]                                
la_oenb[37]                                |la_oenb[37]                                
la_oenb[36]                                |la_oenb[36]                                
la_oenb[35]                                |la_oenb[35]                                
la_oenb[34]                                |la_oenb[34]                                
la_oenb[33]                                |la_oenb[33]                                
la_oenb[32]                                |la_oenb[32]                                
la_oenb[31]                                |la_oenb[31]                                
la_oenb[30]                                |la_oenb[30]                                
la_oenb[29]                                |la_oenb[29]                                
la_oenb[28]                                |la_oenb[28]                                
la_oenb[27]                                |la_oenb[27]                                
la_oenb[26]                                |la_oenb[26]                                
la_oenb[25]                                |la_oenb[25]                                
la_oenb[24]                                |la_oenb[24]                                
la_oenb[23]                                |la_oenb[23]                                
la_oenb[22]                                |la_oenb[22]                                
la_oenb[21]                                |la_oenb[21]                                
la_oenb[20]                                |la_oenb[20]                                
la_oenb[19]                                |la_oenb[19]                                
la_oenb[18]                                |la_oenb[18]                                
la_oenb[17]                                |la_oenb[17]                                
la_oenb[16]                                |la_oenb[16]                                
la_oenb[15]                                |la_oenb[15]                                
la_oenb[14]                                |la_oenb[14]                                
la_oenb[13]                                |la_oenb[13]                                
la_oenb[12]                                |la_oenb[12]                                
la_oenb[11]                                |la_oenb[11]                                
la_oenb[10]                                |la_oenb[10]                                
la_oenb[9]                                 |la_oenb[9]                                 
la_oenb[8]                                 |la_oenb[8]                                 
la_oenb[7]                                 |la_oenb[7]                                 
la_oenb[6]                                 |la_oenb[6]                                 
la_oenb[5]                                 |la_oenb[5]                                 
la_oenb[4]                                 |la_oenb[4]                                 
la_oenb[3]                                 |la_oenb[3]                                 
la_oenb[2]                                 |la_oenb[2]                                 
la_oenb[1]                                 |la_oenb[1]                                 
la_oenb[0]                                 |la_oenb[0]                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_analog_project_wrapper and user_analog_project_wrapper are equivalent.

Final result: Circuits match uniquely.
Property errors were found.

The following cells had property errors:
 user_analog_project_wrapper
