From 5953f8dd5519a5300b3b2fcab11232fa5ee2e485 Mon Sep 17 00:00:00 2001
From: Binh Nguyen <binh.nguyen.jz@renesas.com>
Date: Thu, 10 Dec 2020 17:20:53 +0700
Subject: [PATCH 012/135] arm64: dts: renease: r9a07g044l: add cpg device node

Add CPG support for RZ/G2L

Signed-off-by: Binh Nguyen <binh.nguyen.jz@renesas.com>
---
 arch/arm64/boot/dts/renesas/r9a07g044l.dtsi | 13 ++++++++++++-
 1 file changed, 12 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/renesas/r9a07g044l.dtsi b/arch/arm64/boot/dts/renesas/r9a07g044l.dtsi
index 507843b..afb9490 100644
--- a/arch/arm64/boot/dts/renesas/r9a07g044l.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a07g044l.dtsi
@@ -2,10 +2,11 @@
 /*
  * Device Tree Source for the RZ/G2L series (R9A07G044Lx) SoC
  *
- * Copyright (C) 2020 Renesas Electronics Corp.
+ * Copyright (C) 2021 Renesas Electronics Corp.
  */
 
 #include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/clock/r9a07g044l-cpg.h>
 
 / {
 	compatible = "renesas,r9a07g044l";
@@ -26,6 +27,16 @@
 		#size-cells = <2>;
 		ranges;
 
+		cpg: clock-controller@11010000 {
+			compatible = "renesas,r9a07g044l-cpg";
+			reg = <0 0x11010000 0 0x10000>;
+			clocks = <&xinclk>;
+			clock-names = "xinclk";
+			#clock-cells = <2>;
+			#reset-cells = <1>;
+			#power-domain-cells = <0>;
+		};
+
 		gic: interrupt-controller@11900000 {
 			compatible = "arm,gic-v3";
 			#interrupt-cells = <3>;
-- 
2.7.4

