<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><id>7305</id>
	<dc:title xml:lang="en-US">Lightweight and Side-channel Secure 4 × 4 S-Boxes from Cellular Automata Rules</dc:title>
	<dc:creator>Ghoshal, Ashrujit</dc:creator>
	<dc:creator>Sadhukhan, Rajat</dc:creator>
	<dc:creator>Patranabis, Sikhar</dc:creator>
	<dc:creator>Datta, Nilanjan</dc:creator>
	<dc:creator>Picek, Stjepan</dc:creator>
	<dc:creator>Mukhopadhyay, Debdeep</dc:creator>
	<dc:subject xml:lang="en-US">Lightweight</dc:subject>
	<dc:subject xml:lang="en-US">Block Ciphers</dc:subject>
	<dc:subject xml:lang="en-US">Side-channels</dc:subject>
	<dc:subject xml:lang="en-US">Threshold Implementation</dc:subject>
	<dc:subject xml:lang="en-US">Cellular Automata</dc:subject>
	<dc:subject xml:lang="en-US">Optimal S-Box</dc:subject>
	<dc:description xml:lang="en-US">This work focuses on side-channel resilient design strategies for symmetrickey cryptographic primitives targeting lightweight applications. In light of NIST’s lightweight cryptography project, design choices for block ciphers must consider not only security against traditional cryptanalysis, but also side-channel security, while adhering to low area and power requirements. In this paper, we explore design strategies for substitution-permutation network (SPN)-based block ciphers that make them amenable to low-cost threshold implementations (TI) - a provably secure strategy against side-channel attacks. The core building blocks for our strategy are cryptographically optimal 4×4 S-Boxes, implemented via repeated iterations of simple cellular automata (CA) rules. We present highly optimized TI circuits for such S-Boxes, that consume nearly 40% less area and power as compared to popular lightweight S-Boxes such as PRESENT and GIFT. We validate our claims via implementation results on ASIC using 180nm technology. We also present a comparison of TI circuits for two popular lightweight linear diffusion layer choices - bit permutations and MixColumns using almost-maximum-distance-separable (almost-MDS) matrices. We finally illustrate design paradigms that combine the aforementioned TI circuits for S-Boxes and diffusion layers to obtain fully side-channel secure SPN block cipher implementations with low area and power requirements.</dc:description>
	<dc:publisher xml:lang="en-US">Ruhr-Universität Bochum</dc:publisher>
	<dc:date>2018-09-04</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://tosc.iacr.org/index.php/ToSC/article/view/7305</dc:identifier>
	<dc:identifier>10.13154/tosc.v2018.i3.311-334</dc:identifier>
	<dc:source xml:lang="en-US">IACR Transactions on Symmetric Cryptology; Volume 2018, Issue 3; 311-334</dc:source>
	<dc:source>2519-173X</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://tosc.iacr.org/index.php/ToSC/article/view/7305/6479</dc:relation>
	<dc:relation>https://tosc.iacr.org/index.php/ToSC/article/view/7305/7570</dc:relation>
	<dc:relation>https://tosc.iacr.org/index.php/ToSC/article/view/7305/7750</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2018 Ashrujit Ghoshal, Rajat Sadhukhan, Sikhar Patranabis, Nilanjan Datta, Stjepan Picek, Debdeep Mukhopadhyay</dc:rights>
	<dc:rights xml:lang="en-US">https://creativecommons.org/licenses/by/4.0</dc:rights>
</oai_dc:dc>