
_3_pp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c28  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08003db8  08003db8  00004db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e30  08003e30  000050b0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003e30  08003e30  00004e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e38  08003e38  000050b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e38  08003e38  00004e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e3c  08003e3c  00004e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b0  20000000  08003e40  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000050b0  2**0
                  CONTENTS
 10 .bss          000001dc  200000b0  200000b0  000050b0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000028c  2000028c  000050b0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000050b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a5ae  00000000  00000000  000050e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002069  00000000  00000000  0000f68e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b20  00000000  00000000  000116f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000867  00000000  00000000  00012218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021caa  00000000  00000000  00012a7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f675  00000000  00000000  00034729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9c60  00000000  00000000  00043d9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010d9fe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000030c8  00000000  00000000  0010da44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  00110b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b0 	.word	0x200000b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003da0 	.word	0x08003da0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b4 	.word	0x200000b4
 80001cc:	08003da0 	.word	0x08003da0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a0:	f000 fa6e 	bl	8000a80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a4:	f000 f80a 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a8:	f000 f8a8 	bl	80006fc <MX_GPIO_Init>
  MX_TIM6_Init();
 80005ac:	f000 f870 	bl	8000690 <MX_TIM6_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  app_init();
 80005b0:	f002 fc62 	bl	8002e78 <app_init>
  while (1)
  {
	  app_loop();
 80005b4:	f002 fc70 	bl	8002e98 <app_loop>
 80005b8:	e7fc      	b.n	80005b4 <main+0x18>
	...

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b094      	sub	sp, #80	@ 0x50
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0320 	add.w	r3, r7, #32
 80005c6:	2230      	movs	r2, #48	@ 0x30
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f002 ff6a 	bl	80034a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	f107 030c 	add.w	r3, r7, #12
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	605a      	str	r2, [r3, #4]
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	60da      	str	r2, [r3, #12]
 80005de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e0:	2300      	movs	r3, #0
 80005e2:	60bb      	str	r3, [r7, #8]
 80005e4:	4b28      	ldr	r3, [pc, #160]	@ (8000688 <SystemClock_Config+0xcc>)
 80005e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005e8:	4a27      	ldr	r2, [pc, #156]	@ (8000688 <SystemClock_Config+0xcc>)
 80005ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80005f0:	4b25      	ldr	r3, [pc, #148]	@ (8000688 <SystemClock_Config+0xcc>)
 80005f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	4b22      	ldr	r3, [pc, #136]	@ (800068c <SystemClock_Config+0xd0>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a21      	ldr	r2, [pc, #132]	@ (800068c <SystemClock_Config+0xd0>)
 8000606:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800060a:	6013      	str	r3, [r2, #0]
 800060c:	4b1f      	ldr	r3, [pc, #124]	@ (800068c <SystemClock_Config+0xd0>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000618:	2301      	movs	r3, #1
 800061a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800061c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000620:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000622:	2302      	movs	r3, #2
 8000624:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000626:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800062a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800062c:	2304      	movs	r3, #4
 800062e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000630:	23a8      	movs	r3, #168	@ 0xa8
 8000632:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000634:	2302      	movs	r3, #2
 8000636:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000638:	2304      	movs	r3, #4
 800063a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063c:	f107 0320 	add.w	r3, r7, #32
 8000640:	4618      	mov	r0, r3
 8000642:	f000 fd93 	bl	800116c <HAL_RCC_OscConfig>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800064c:	f000 f916 	bl	800087c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000650:	230f      	movs	r3, #15
 8000652:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000654:	2302      	movs	r3, #2
 8000656:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000658:	2300      	movs	r3, #0
 800065a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800065c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000660:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000662:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000666:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000668:	f107 030c 	add.w	r3, r7, #12
 800066c:	2105      	movs	r1, #5
 800066e:	4618      	mov	r0, r3
 8000670:	f000 fff4 	bl	800165c <HAL_RCC_ClockConfig>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800067a:	f000 f8ff 	bl	800087c <Error_Handler>
  }
}
 800067e:	bf00      	nop
 8000680:	3750      	adds	r7, #80	@ 0x50
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	40023800 	.word	0x40023800
 800068c:	40007000 	.word	0x40007000

08000690 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000696:	463b      	mov	r3, r7
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800069e:	4b15      	ldr	r3, [pc, #84]	@ (80006f4 <MX_TIM6_Init+0x64>)
 80006a0:	4a15      	ldr	r2, [pc, #84]	@ (80006f8 <MX_TIM6_Init+0x68>)
 80006a2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400 - 1;
 80006a4:	4b13      	ldr	r3, [pc, #76]	@ (80006f4 <MX_TIM6_Init+0x64>)
 80006a6:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80006aa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006ac:	4b11      	ldr	r3, [pc, #68]	@ (80006f4 <MX_TIM6_Init+0x64>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10 - 1;
 80006b2:	4b10      	ldr	r3, [pc, #64]	@ (80006f4 <MX_TIM6_Init+0x64>)
 80006b4:	2209      	movs	r2, #9
 80006b6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006b8:	4b0e      	ldr	r3, [pc, #56]	@ (80006f4 <MX_TIM6_Init+0x64>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80006be:	480d      	ldr	r0, [pc, #52]	@ (80006f4 <MX_TIM6_Init+0x64>)
 80006c0:	f001 f9b8 	bl	8001a34 <HAL_TIM_Base_Init>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80006ca:	f000 f8d7 	bl	800087c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006ce:	2300      	movs	r3, #0
 80006d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006d2:	2300      	movs	r3, #0
 80006d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80006d6:	463b      	mov	r3, r7
 80006d8:	4619      	mov	r1, r3
 80006da:	4806      	ldr	r0, [pc, #24]	@ (80006f4 <MX_TIM6_Init+0x64>)
 80006dc:	f001 fc28 	bl	8001f30 <HAL_TIMEx_MasterConfigSynchronization>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80006e6:	f000 f8c9 	bl	800087c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80006ea:	bf00      	nop
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	200000cc 	.word	0x200000cc
 80006f8:	40001000 	.word	0x40001000

080006fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b08a      	sub	sp, #40	@ 0x28
 8000700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000702:	f107 0314 	add.w	r3, r7, #20
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
 800070a:	605a      	str	r2, [r3, #4]
 800070c:	609a      	str	r2, [r3, #8]
 800070e:	60da      	str	r2, [r3, #12]
 8000710:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000712:	2300      	movs	r3, #0
 8000714:	613b      	str	r3, [r7, #16]
 8000716:	4b54      	ldr	r3, [pc, #336]	@ (8000868 <MX_GPIO_Init+0x16c>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	4a53      	ldr	r2, [pc, #332]	@ (8000868 <MX_GPIO_Init+0x16c>)
 800071c:	f043 0310 	orr.w	r3, r3, #16
 8000720:	6313      	str	r3, [r2, #48]	@ 0x30
 8000722:	4b51      	ldr	r3, [pc, #324]	@ (8000868 <MX_GPIO_Init+0x16c>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	f003 0310 	and.w	r3, r3, #16
 800072a:	613b      	str	r3, [r7, #16]
 800072c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	60fb      	str	r3, [r7, #12]
 8000732:	4b4d      	ldr	r3, [pc, #308]	@ (8000868 <MX_GPIO_Init+0x16c>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	4a4c      	ldr	r2, [pc, #304]	@ (8000868 <MX_GPIO_Init+0x16c>)
 8000738:	f043 0304 	orr.w	r3, r3, #4
 800073c:	6313      	str	r3, [r2, #48]	@ 0x30
 800073e:	4b4a      	ldr	r3, [pc, #296]	@ (8000868 <MX_GPIO_Init+0x16c>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	f003 0304 	and.w	r3, r3, #4
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	60bb      	str	r3, [r7, #8]
 800074e:	4b46      	ldr	r3, [pc, #280]	@ (8000868 <MX_GPIO_Init+0x16c>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	4a45      	ldr	r2, [pc, #276]	@ (8000868 <MX_GPIO_Init+0x16c>)
 8000754:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000758:	6313      	str	r3, [r2, #48]	@ 0x30
 800075a:	4b43      	ldr	r3, [pc, #268]	@ (8000868 <MX_GPIO_Init+0x16c>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000762:	60bb      	str	r3, [r7, #8]
 8000764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	607b      	str	r3, [r7, #4]
 800076a:	4b3f      	ldr	r3, [pc, #252]	@ (8000868 <MX_GPIO_Init+0x16c>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a3e      	ldr	r2, [pc, #248]	@ (8000868 <MX_GPIO_Init+0x16c>)
 8000770:	f043 0302 	orr.w	r3, r3, #2
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
 8000776:	4b3c      	ldr	r3, [pc, #240]	@ (8000868 <MX_GPIO_Init+0x16c>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f003 0302 	and.w	r3, r3, #2
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	4b38      	ldr	r3, [pc, #224]	@ (8000868 <MX_GPIO_Init+0x16c>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	4a37      	ldr	r2, [pc, #220]	@ (8000868 <MX_GPIO_Init+0x16c>)
 800078c:	f043 0308 	orr.w	r3, r3, #8
 8000790:	6313      	str	r3, [r2, #48]	@ 0x30
 8000792:	4b35      	ldr	r3, [pc, #212]	@ (8000868 <MX_GPIO_Init+0x16c>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	f003 0308 	and.w	r3, r3, #8
 800079a:	603b      	str	r3, [r7, #0]
 800079c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RIGHT_BLUE_Pin|RIGHT_GREEN_Pin, GPIO_PIN_SET);
 800079e:	2201      	movs	r2, #1
 80007a0:	2121      	movs	r1, #33	@ 0x21
 80007a2:	4832      	ldr	r0, [pc, #200]	@ (800086c <MX_GPIO_Init+0x170>)
 80007a4:	f000 fcc8 	bl	8001138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LEFT_RED_Pin|LEFT_GREEN_Pin|LEFT_BLUE_Pin, GPIO_PIN_SET);
 80007a8:	2201      	movs	r2, #1
 80007aa:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 80007ae:	4830      	ldr	r0, [pc, #192]	@ (8000870 <MX_GPIO_Init+0x174>)
 80007b0:	f000 fcc2 	bl	8001138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RIGHT_RED_GPIO_Port, RIGHT_RED_Pin, GPIO_PIN_SET);
 80007b4:	2201      	movs	r2, #1
 80007b6:	2140      	movs	r1, #64	@ 0x40
 80007b8:	482e      	ldr	r0, [pc, #184]	@ (8000874 <MX_GPIO_Init+0x178>)
 80007ba:	f000 fcbd 	bl	8001138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin;
 80007be:	2308      	movs	r3, #8
 80007c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007c2:	2300      	movs	r3, #0
 80007c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_1_GPIO_Port, &GPIO_InitStruct);
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	4619      	mov	r1, r3
 80007d0:	4829      	ldr	r0, [pc, #164]	@ (8000878 <MX_GPIO_Init+0x17c>)
 80007d2:	f000 fafd 	bl	8000dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin;
 80007d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007dc:	2300      	movs	r3, #0
 80007de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_2_GPIO_Port, &GPIO_InitStruct);
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	4619      	mov	r1, r3
 80007ea:	4822      	ldr	r0, [pc, #136]	@ (8000874 <MX_GPIO_Init+0x178>)
 80007ec:	f000 faf0 	bl	8000dd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RIGHT_BLUE_Pin RIGHT_GREEN_Pin */
  GPIO_InitStruct.Pin = RIGHT_BLUE_Pin|RIGHT_GREEN_Pin;
 80007f0:	2321      	movs	r3, #33	@ 0x21
 80007f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f4:	2301      	movs	r3, #1
 80007f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fc:	2300      	movs	r3, #0
 80007fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	4619      	mov	r1, r3
 8000806:	4819      	ldr	r0, [pc, #100]	@ (800086c <MX_GPIO_Init+0x170>)
 8000808:	f000 fae2 	bl	8000dd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_4_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_4_Pin|BUTTON_3_Pin;
 800080c:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8000810:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000812:	2300      	movs	r3, #0
 8000814:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	2300      	movs	r3, #0
 8000818:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	4619      	mov	r1, r3
 8000820:	4813      	ldr	r0, [pc, #76]	@ (8000870 <MX_GPIO_Init+0x174>)
 8000822:	f000 fad5 	bl	8000dd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_RED_Pin LEFT_GREEN_Pin LEFT_BLUE_Pin */
  GPIO_InitStruct.Pin = LEFT_RED_Pin|LEFT_GREEN_Pin|LEFT_BLUE_Pin;
 8000826:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800082a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082c:	2301      	movs	r3, #1
 800082e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000834:	2300      	movs	r3, #0
 8000836:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000838:	f107 0314 	add.w	r3, r7, #20
 800083c:	4619      	mov	r1, r3
 800083e:	480c      	ldr	r0, [pc, #48]	@ (8000870 <MX_GPIO_Init+0x174>)
 8000840:	f000 fac6 	bl	8000dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RIGHT_RED_Pin */
  GPIO_InitStruct.Pin = RIGHT_RED_Pin;
 8000844:	2340      	movs	r3, #64	@ 0x40
 8000846:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000848:	2301      	movs	r3, #1
 800084a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	2300      	movs	r3, #0
 800084e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000850:	2300      	movs	r3, #0
 8000852:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RIGHT_RED_GPIO_Port, &GPIO_InitStruct);
 8000854:	f107 0314 	add.w	r3, r7, #20
 8000858:	4619      	mov	r1, r3
 800085a:	4806      	ldr	r0, [pc, #24]	@ (8000874 <MX_GPIO_Init+0x178>)
 800085c:	f000 fab8 	bl	8000dd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000860:	bf00      	nop
 8000862:	3728      	adds	r7, #40	@ 0x28
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40023800 	.word	0x40023800
 800086c:	40020400 	.word	0x40020400
 8000870:	40020c00 	.word	0x40020c00
 8000874:	40020800 	.word	0x40020800
 8000878:	40021000 	.word	0x40021000

0800087c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000880:	b672      	cpsid	i
}
 8000882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <Error_Handler+0x8>

08000888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	4b10      	ldr	r3, [pc, #64]	@ (80008d4 <HAL_MspInit+0x4c>)
 8000894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000896:	4a0f      	ldr	r2, [pc, #60]	@ (80008d4 <HAL_MspInit+0x4c>)
 8000898:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800089c:	6453      	str	r3, [r2, #68]	@ 0x44
 800089e:	4b0d      	ldr	r3, [pc, #52]	@ (80008d4 <HAL_MspInit+0x4c>)
 80008a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	603b      	str	r3, [r7, #0]
 80008ae:	4b09      	ldr	r3, [pc, #36]	@ (80008d4 <HAL_MspInit+0x4c>)
 80008b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b2:	4a08      	ldr	r2, [pc, #32]	@ (80008d4 <HAL_MspInit+0x4c>)
 80008b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80008ba:	4b06      	ldr	r3, [pc, #24]	@ (80008d4 <HAL_MspInit+0x4c>)
 80008bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008c2:	603b      	str	r3, [r7, #0]
 80008c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c6:	bf00      	nop
 80008c8:	370c      	adds	r7, #12
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	40023800 	.word	0x40023800

080008d8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a0e      	ldr	r2, [pc, #56]	@ (8000920 <HAL_TIM_Base_MspInit+0x48>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d115      	bne.n	8000916 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000924 <HAL_TIM_Base_MspInit+0x4c>)
 80008f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000924 <HAL_TIM_Base_MspInit+0x4c>)
 80008f4:	f043 0310 	orr.w	r3, r3, #16
 80008f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80008fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000924 <HAL_TIM_Base_MspInit+0x4c>)
 80008fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008fe:	f003 0310 	and.w	r3, r3, #16
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000906:	2200      	movs	r2, #0
 8000908:	2100      	movs	r1, #0
 800090a:	2036      	movs	r0, #54	@ 0x36
 800090c:	f000 fa29 	bl	8000d62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000910:	2036      	movs	r0, #54	@ 0x36
 8000912:	f000 fa42 	bl	8000d9a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000916:	bf00      	nop
 8000918:	3710      	adds	r7, #16
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40001000 	.word	0x40001000
 8000924:	40023800 	.word	0x40023800

08000928 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800092c:	bf00      	nop
 800092e:	e7fd      	b.n	800092c <NMI_Handler+0x4>

08000930 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000934:	bf00      	nop
 8000936:	e7fd      	b.n	8000934 <HardFault_Handler+0x4>

08000938 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800093c:	bf00      	nop
 800093e:	e7fd      	b.n	800093c <MemManage_Handler+0x4>

08000940 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000944:	bf00      	nop
 8000946:	e7fd      	b.n	8000944 <BusFault_Handler+0x4>

08000948 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800094c:	bf00      	nop
 800094e:	e7fd      	b.n	800094c <UsageFault_Handler+0x4>

08000950 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000954:	bf00      	nop
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr

0800095e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800095e:	b480      	push	{r7}
 8000960:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000962:	bf00      	nop
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr

0800096c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000970:	bf00      	nop
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr

0800097a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800097e:	f000 f8d1 	bl	8000b24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
	...

08000988 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800098c:	4802      	ldr	r0, [pc, #8]	@ (8000998 <TIM6_DAC_IRQHandler+0x10>)
 800098e:	f001 f911 	bl	8001bb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000992:	bf00      	nop
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	200000cc 	.word	0x200000cc

0800099c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009a4:	4a14      	ldr	r2, [pc, #80]	@ (80009f8 <_sbrk+0x5c>)
 80009a6:	4b15      	ldr	r3, [pc, #84]	@ (80009fc <_sbrk+0x60>)
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b0:	4b13      	ldr	r3, [pc, #76]	@ (8000a00 <_sbrk+0x64>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d102      	bne.n	80009be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b8:	4b11      	ldr	r3, [pc, #68]	@ (8000a00 <_sbrk+0x64>)
 80009ba:	4a12      	ldr	r2, [pc, #72]	@ (8000a04 <_sbrk+0x68>)
 80009bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009be:	4b10      	ldr	r3, [pc, #64]	@ (8000a00 <_sbrk+0x64>)
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4413      	add	r3, r2
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	429a      	cmp	r2, r3
 80009ca:	d207      	bcs.n	80009dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009cc:	f002 fd72 	bl	80034b4 <__errno>
 80009d0:	4603      	mov	r3, r0
 80009d2:	220c      	movs	r2, #12
 80009d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009d6:	f04f 33ff 	mov.w	r3, #4294967295
 80009da:	e009      	b.n	80009f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009dc:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <_sbrk+0x64>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009e2:	4b07      	ldr	r3, [pc, #28]	@ (8000a00 <_sbrk+0x64>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	4a05      	ldr	r2, [pc, #20]	@ (8000a00 <_sbrk+0x64>)
 80009ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ee:	68fb      	ldr	r3, [r7, #12]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3718      	adds	r7, #24
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	20020000 	.word	0x20020000
 80009fc:	00000400 	.word	0x00000400
 8000a00:	20000114 	.word	0x20000114
 8000a04:	20000290 	.word	0x20000290

08000a08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a0c:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <SystemInit+0x20>)
 8000a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a12:	4a05      	ldr	r2, [pc, #20]	@ (8000a28 <SystemInit+0x20>)
 8000a14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	e000ed00 	.word	0xe000ed00

08000a2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a64 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a30:	f7ff ffea 	bl	8000a08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a34:	480c      	ldr	r0, [pc, #48]	@ (8000a68 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a36:	490d      	ldr	r1, [pc, #52]	@ (8000a6c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a38:	4a0d      	ldr	r2, [pc, #52]	@ (8000a70 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a3c:	e002      	b.n	8000a44 <LoopCopyDataInit>

08000a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a42:	3304      	adds	r3, #4

08000a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a48:	d3f9      	bcc.n	8000a3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a74 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a4c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a78 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a50:	e001      	b.n	8000a56 <LoopFillZerobss>

08000a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a54:	3204      	adds	r2, #4

08000a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a58:	d3fb      	bcc.n	8000a52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a5a:	f002 fd31 	bl	80034c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a5e:	f7ff fd9d 	bl	800059c <main>
  bx  lr    
 8000a62:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a6c:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8000a70:	08003e40 	.word	0x08003e40
  ldr r2, =_sbss
 8000a74:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8000a78:	2000028c 	.word	0x2000028c

08000a7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a7c:	e7fe      	b.n	8000a7c <ADC_IRQHandler>
	...

08000a80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a84:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac0 <HAL_Init+0x40>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a0d      	ldr	r2, [pc, #52]	@ (8000ac0 <HAL_Init+0x40>)
 8000a8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a90:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac0 <HAL_Init+0x40>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a0a      	ldr	r2, [pc, #40]	@ (8000ac0 <HAL_Init+0x40>)
 8000a96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a9c:	4b08      	ldr	r3, [pc, #32]	@ (8000ac0 <HAL_Init+0x40>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a07      	ldr	r2, [pc, #28]	@ (8000ac0 <HAL_Init+0x40>)
 8000aa2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000aa6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aa8:	2003      	movs	r0, #3
 8000aaa:	f000 f94f 	bl	8000d4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aae:	200f      	movs	r0, #15
 8000ab0:	f000 f808 	bl	8000ac4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ab4:	f7ff fee8 	bl	8000888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ab8:	2300      	movs	r3, #0
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40023c00 	.word	0x40023c00

08000ac4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000acc:	4b12      	ldr	r3, [pc, #72]	@ (8000b18 <HAL_InitTick+0x54>)
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <HAL_InitTick+0x58>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ada:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f000 f967 	bl	8000db6 <HAL_SYSTICK_Config>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aee:	2301      	movs	r3, #1
 8000af0:	e00e      	b.n	8000b10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2b0f      	cmp	r3, #15
 8000af6:	d80a      	bhi.n	8000b0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000af8:	2200      	movs	r2, #0
 8000afa:	6879      	ldr	r1, [r7, #4]
 8000afc:	f04f 30ff 	mov.w	r0, #4294967295
 8000b00:	f000 f92f 	bl	8000d62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b04:	4a06      	ldr	r2, [pc, #24]	@ (8000b20 <HAL_InitTick+0x5c>)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	e000      	b.n	8000b10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	20000008 	.word	0x20000008
 8000b20:	20000004 	.word	0x20000004

08000b24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b28:	4b06      	ldr	r3, [pc, #24]	@ (8000b44 <HAL_IncTick+0x20>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_IncTick+0x24>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4413      	add	r3, r2
 8000b34:	4a04      	ldr	r2, [pc, #16]	@ (8000b48 <HAL_IncTick+0x24>)
 8000b36:	6013      	str	r3, [r2, #0]
}
 8000b38:	bf00      	nop
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	20000008 	.word	0x20000008
 8000b48:	20000118 	.word	0x20000118

08000b4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b50:	4b03      	ldr	r3, [pc, #12]	@ (8000b60 <HAL_GetTick+0x14>)
 8000b52:	681b      	ldr	r3, [r3, #0]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	20000118 	.word	0x20000118

08000b64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b6c:	f7ff ffee 	bl	8000b4c <HAL_GetTick>
 8000b70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b7c:	d005      	beq.n	8000b8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba8 <HAL_Delay+0x44>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	461a      	mov	r2, r3
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	4413      	add	r3, r2
 8000b88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b8a:	bf00      	nop
 8000b8c:	f7ff ffde 	bl	8000b4c <HAL_GetTick>
 8000b90:	4602      	mov	r2, r0
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	d8f7      	bhi.n	8000b8c <HAL_Delay+0x28>
  {
  }
}
 8000b9c:	bf00      	nop
 8000b9e:	bf00      	nop
 8000ba0:	3710      	adds	r7, #16
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	20000008 	.word	0x20000008

08000bac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bc2:	68ba      	ldr	r2, [r7, #8]
 8000bc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bc8:	4013      	ands	r3, r2
 8000bca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bde:	4a04      	ldr	r2, [pc, #16]	@ (8000bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	60d3      	str	r3, [r2, #12]
}
 8000be4:	bf00      	nop
 8000be6:	3714      	adds	r7, #20
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bf8:	4b04      	ldr	r3, [pc, #16]	@ (8000c0c <__NVIC_GetPriorityGrouping+0x18>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	0a1b      	lsrs	r3, r3, #8
 8000bfe:	f003 0307 	and.w	r3, r3, #7
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	db0b      	blt.n	8000c3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	f003 021f 	and.w	r2, r3, #31
 8000c28:	4907      	ldr	r1, [pc, #28]	@ (8000c48 <__NVIC_EnableIRQ+0x38>)
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	095b      	lsrs	r3, r3, #5
 8000c30:	2001      	movs	r0, #1
 8000c32:	fa00 f202 	lsl.w	r2, r0, r2
 8000c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	e000e100 	.word	0xe000e100

08000c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	6039      	str	r1, [r7, #0]
 8000c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	db0a      	blt.n	8000c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	b2da      	uxtb	r2, r3
 8000c64:	490c      	ldr	r1, [pc, #48]	@ (8000c98 <__NVIC_SetPriority+0x4c>)
 8000c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6a:	0112      	lsls	r2, r2, #4
 8000c6c:	b2d2      	uxtb	r2, r2
 8000c6e:	440b      	add	r3, r1
 8000c70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c74:	e00a      	b.n	8000c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	4908      	ldr	r1, [pc, #32]	@ (8000c9c <__NVIC_SetPriority+0x50>)
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	f003 030f 	and.w	r3, r3, #15
 8000c82:	3b04      	subs	r3, #4
 8000c84:	0112      	lsls	r2, r2, #4
 8000c86:	b2d2      	uxtb	r2, r2
 8000c88:	440b      	add	r3, r1
 8000c8a:	761a      	strb	r2, [r3, #24]
}
 8000c8c:	bf00      	nop
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	e000e100 	.word	0xe000e100
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b089      	sub	sp, #36	@ 0x24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb4:	69fb      	ldr	r3, [r7, #28]
 8000cb6:	f1c3 0307 	rsb	r3, r3, #7
 8000cba:	2b04      	cmp	r3, #4
 8000cbc:	bf28      	it	cs
 8000cbe:	2304      	movcs	r3, #4
 8000cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	3304      	adds	r3, #4
 8000cc6:	2b06      	cmp	r3, #6
 8000cc8:	d902      	bls.n	8000cd0 <NVIC_EncodePriority+0x30>
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	3b03      	subs	r3, #3
 8000cce:	e000      	b.n	8000cd2 <NVIC_EncodePriority+0x32>
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8000cd8:	69bb      	ldr	r3, [r7, #24]
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	43da      	mvns	r2, r3
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	401a      	ands	r2, r3
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf2:	43d9      	mvns	r1, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf8:	4313      	orrs	r3, r2
         );
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3724      	adds	r7, #36	@ 0x24
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
	...

08000d08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d18:	d301      	bcc.n	8000d1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e00f      	b.n	8000d3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <SysTick_Config+0x40>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	3b01      	subs	r3, #1
 8000d24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d26:	210f      	movs	r1, #15
 8000d28:	f04f 30ff 	mov.w	r0, #4294967295
 8000d2c:	f7ff ff8e 	bl	8000c4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d30:	4b05      	ldr	r3, [pc, #20]	@ (8000d48 <SysTick_Config+0x40>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d36:	4b04      	ldr	r3, [pc, #16]	@ (8000d48 <SysTick_Config+0x40>)
 8000d38:	2207      	movs	r2, #7
 8000d3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	e000e010 	.word	0xe000e010

08000d4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ff29 	bl	8000bac <__NVIC_SetPriorityGrouping>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b086      	sub	sp, #24
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	4603      	mov	r3, r0
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
 8000d6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d74:	f7ff ff3e 	bl	8000bf4 <__NVIC_GetPriorityGrouping>
 8000d78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d7a:	687a      	ldr	r2, [r7, #4]
 8000d7c:	68b9      	ldr	r1, [r7, #8]
 8000d7e:	6978      	ldr	r0, [r7, #20]
 8000d80:	f7ff ff8e 	bl	8000ca0 <NVIC_EncodePriority>
 8000d84:	4602      	mov	r2, r0
 8000d86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d8a:	4611      	mov	r1, r2
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff ff5d 	bl	8000c4c <__NVIC_SetPriority>
}
 8000d92:	bf00      	nop
 8000d94:	3718      	adds	r7, #24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b082      	sub	sp, #8
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	4603      	mov	r3, r0
 8000da2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff ff31 	bl	8000c10 <__NVIC_EnableIRQ>
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b082      	sub	sp, #8
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f7ff ffa2 	bl	8000d08 <SysTick_Config>
 8000dc4:	4603      	mov	r3, r0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
	...

08000dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b089      	sub	sp, #36	@ 0x24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dde:	2300      	movs	r3, #0
 8000de0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000de2:	2300      	movs	r3, #0
 8000de4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000de6:	2300      	movs	r3, #0
 8000de8:	61fb      	str	r3, [r7, #28]
 8000dea:	e16b      	b.n	80010c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000dec:	2201      	movs	r2, #1
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	fa02 f303 	lsl.w	r3, r2, r3
 8000df4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	697a      	ldr	r2, [r7, #20]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e00:	693a      	ldr	r2, [r7, #16]
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	f040 815a 	bne.w	80010be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f003 0303 	and.w	r3, r3, #3
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d005      	beq.n	8000e22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d130      	bne.n	8000e84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	689b      	ldr	r3, [r3, #8]
 8000e26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e28:	69fb      	ldr	r3, [r7, #28]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	43db      	mvns	r3, r3
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	4013      	ands	r3, r2
 8000e38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	68da      	ldr	r2, [r3, #12]
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	69ba      	ldr	r2, [r7, #24]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e58:	2201      	movs	r2, #1
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	43db      	mvns	r3, r3
 8000e62:	69ba      	ldr	r2, [r7, #24]
 8000e64:	4013      	ands	r3, r2
 8000e66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	091b      	lsrs	r3, r3, #4
 8000e6e:	f003 0201 	and.w	r2, r3, #1
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 0303 	and.w	r3, r3, #3
 8000e8c:	2b03      	cmp	r3, #3
 8000e8e:	d017      	beq.n	8000ec0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	2203      	movs	r2, #3
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	69ba      	ldr	r2, [r7, #24]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	689a      	ldr	r2, [r3, #8]
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	f003 0303 	and.w	r3, r3, #3
 8000ec8:	2b02      	cmp	r3, #2
 8000eca:	d123      	bne.n	8000f14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	08da      	lsrs	r2, r3, #3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	3208      	adds	r2, #8
 8000ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	f003 0307 	and.w	r3, r3, #7
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	220f      	movs	r2, #15
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	69ba      	ldr	r2, [r7, #24]
 8000eec:	4013      	ands	r3, r2
 8000eee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	691a      	ldr	r2, [r3, #16]
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	08da      	lsrs	r2, r3, #3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	3208      	adds	r2, #8
 8000f0e:	69b9      	ldr	r1, [r7, #24]
 8000f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	005b      	lsls	r3, r3, #1
 8000f1e:	2203      	movs	r2, #3
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f003 0203 	and.w	r2, r3, #3
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	f000 80b4 	beq.w	80010be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	4b60      	ldr	r3, [pc, #384]	@ (80010dc <HAL_GPIO_Init+0x30c>)
 8000f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f5e:	4a5f      	ldr	r2, [pc, #380]	@ (80010dc <HAL_GPIO_Init+0x30c>)
 8000f60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f64:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f66:	4b5d      	ldr	r3, [pc, #372]	@ (80010dc <HAL_GPIO_Init+0x30c>)
 8000f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f72:	4a5b      	ldr	r2, [pc, #364]	@ (80010e0 <HAL_GPIO_Init+0x310>)
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	089b      	lsrs	r3, r3, #2
 8000f78:	3302      	adds	r3, #2
 8000f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	f003 0303 	and.w	r3, r3, #3
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	220f      	movs	r2, #15
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	4013      	ands	r3, r2
 8000f94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a52      	ldr	r2, [pc, #328]	@ (80010e4 <HAL_GPIO_Init+0x314>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d02b      	beq.n	8000ff6 <HAL_GPIO_Init+0x226>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a51      	ldr	r2, [pc, #324]	@ (80010e8 <HAL_GPIO_Init+0x318>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d025      	beq.n	8000ff2 <HAL_GPIO_Init+0x222>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a50      	ldr	r2, [pc, #320]	@ (80010ec <HAL_GPIO_Init+0x31c>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d01f      	beq.n	8000fee <HAL_GPIO_Init+0x21e>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a4f      	ldr	r2, [pc, #316]	@ (80010f0 <HAL_GPIO_Init+0x320>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d019      	beq.n	8000fea <HAL_GPIO_Init+0x21a>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a4e      	ldr	r2, [pc, #312]	@ (80010f4 <HAL_GPIO_Init+0x324>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d013      	beq.n	8000fe6 <HAL_GPIO_Init+0x216>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a4d      	ldr	r2, [pc, #308]	@ (80010f8 <HAL_GPIO_Init+0x328>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d00d      	beq.n	8000fe2 <HAL_GPIO_Init+0x212>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a4c      	ldr	r2, [pc, #304]	@ (80010fc <HAL_GPIO_Init+0x32c>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d007      	beq.n	8000fde <HAL_GPIO_Init+0x20e>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a4b      	ldr	r2, [pc, #300]	@ (8001100 <HAL_GPIO_Init+0x330>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d101      	bne.n	8000fda <HAL_GPIO_Init+0x20a>
 8000fd6:	2307      	movs	r3, #7
 8000fd8:	e00e      	b.n	8000ff8 <HAL_GPIO_Init+0x228>
 8000fda:	2308      	movs	r3, #8
 8000fdc:	e00c      	b.n	8000ff8 <HAL_GPIO_Init+0x228>
 8000fde:	2306      	movs	r3, #6
 8000fe0:	e00a      	b.n	8000ff8 <HAL_GPIO_Init+0x228>
 8000fe2:	2305      	movs	r3, #5
 8000fe4:	e008      	b.n	8000ff8 <HAL_GPIO_Init+0x228>
 8000fe6:	2304      	movs	r3, #4
 8000fe8:	e006      	b.n	8000ff8 <HAL_GPIO_Init+0x228>
 8000fea:	2303      	movs	r3, #3
 8000fec:	e004      	b.n	8000ff8 <HAL_GPIO_Init+0x228>
 8000fee:	2302      	movs	r3, #2
 8000ff0:	e002      	b.n	8000ff8 <HAL_GPIO_Init+0x228>
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e000      	b.n	8000ff8 <HAL_GPIO_Init+0x228>
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	69fa      	ldr	r2, [r7, #28]
 8000ffa:	f002 0203 	and.w	r2, r2, #3
 8000ffe:	0092      	lsls	r2, r2, #2
 8001000:	4093      	lsls	r3, r2
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4313      	orrs	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001008:	4935      	ldr	r1, [pc, #212]	@ (80010e0 <HAL_GPIO_Init+0x310>)
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	089b      	lsrs	r3, r3, #2
 800100e:	3302      	adds	r3, #2
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001016:	4b3b      	ldr	r3, [pc, #236]	@ (8001104 <HAL_GPIO_Init+0x334>)
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	43db      	mvns	r3, r3
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	4013      	ands	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d003      	beq.n	800103a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	4313      	orrs	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800103a:	4a32      	ldr	r2, [pc, #200]	@ (8001104 <HAL_GPIO_Init+0x334>)
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001040:	4b30      	ldr	r3, [pc, #192]	@ (8001104 <HAL_GPIO_Init+0x334>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	43db      	mvns	r3, r3
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	4013      	ands	r3, r2
 800104e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001058:	2b00      	cmp	r3, #0
 800105a:	d003      	beq.n	8001064 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	4313      	orrs	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001064:	4a27      	ldr	r2, [pc, #156]	@ (8001104 <HAL_GPIO_Init+0x334>)
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800106a:	4b26      	ldr	r3, [pc, #152]	@ (8001104 <HAL_GPIO_Init+0x334>)
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	43db      	mvns	r3, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4013      	ands	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d003      	beq.n	800108e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	4313      	orrs	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800108e:	4a1d      	ldr	r2, [pc, #116]	@ (8001104 <HAL_GPIO_Init+0x334>)
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001094:	4b1b      	ldr	r3, [pc, #108]	@ (8001104 <HAL_GPIO_Init+0x334>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	43db      	mvns	r3, r3
 800109e:	69ba      	ldr	r2, [r7, #24]
 80010a0:	4013      	ands	r3, r2
 80010a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d003      	beq.n	80010b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010b8:	4a12      	ldr	r2, [pc, #72]	@ (8001104 <HAL_GPIO_Init+0x334>)
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	3301      	adds	r3, #1
 80010c2:	61fb      	str	r3, [r7, #28]
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	2b0f      	cmp	r3, #15
 80010c8:	f67f ae90 	bls.w	8000dec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010cc:	bf00      	nop
 80010ce:	bf00      	nop
 80010d0:	3724      	adds	r7, #36	@ 0x24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	40023800 	.word	0x40023800
 80010e0:	40013800 	.word	0x40013800
 80010e4:	40020000 	.word	0x40020000
 80010e8:	40020400 	.word	0x40020400
 80010ec:	40020800 	.word	0x40020800
 80010f0:	40020c00 	.word	0x40020c00
 80010f4:	40021000 	.word	0x40021000
 80010f8:	40021400 	.word	0x40021400
 80010fc:	40021800 	.word	0x40021800
 8001100:	40021c00 	.word	0x40021c00
 8001104:	40013c00 	.word	0x40013c00

08001108 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001108:	b480      	push	{r7}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	460b      	mov	r3, r1
 8001112:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	691a      	ldr	r2, [r3, #16]
 8001118:	887b      	ldrh	r3, [r7, #2]
 800111a:	4013      	ands	r3, r2
 800111c:	2b00      	cmp	r3, #0
 800111e:	d002      	beq.n	8001126 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001120:	2301      	movs	r3, #1
 8001122:	73fb      	strb	r3, [r7, #15]
 8001124:	e001      	b.n	800112a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001126:	2300      	movs	r3, #0
 8001128:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800112a:	7bfb      	ldrb	r3, [r7, #15]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3714      	adds	r7, #20
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	460b      	mov	r3, r1
 8001142:	807b      	strh	r3, [r7, #2]
 8001144:	4613      	mov	r3, r2
 8001146:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001148:	787b      	ldrb	r3, [r7, #1]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d003      	beq.n	8001156 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800114e:	887a      	ldrh	r2, [r7, #2]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001154:	e003      	b.n	800115e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001156:	887b      	ldrh	r3, [r7, #2]
 8001158:	041a      	lsls	r2, r3, #16
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	619a      	str	r2, [r3, #24]
}
 800115e:	bf00      	nop
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
	...

0800116c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d101      	bne.n	800117e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e267      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	2b00      	cmp	r3, #0
 8001188:	d075      	beq.n	8001276 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800118a:	4b88      	ldr	r3, [pc, #544]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f003 030c 	and.w	r3, r3, #12
 8001192:	2b04      	cmp	r3, #4
 8001194:	d00c      	beq.n	80011b0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001196:	4b85      	ldr	r3, [pc, #532]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800119e:	2b08      	cmp	r3, #8
 80011a0:	d112      	bne.n	80011c8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011a2:	4b82      	ldr	r3, [pc, #520]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80011ae:	d10b      	bne.n	80011c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011b0:	4b7e      	ldr	r3, [pc, #504]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d05b      	beq.n	8001274 <HAL_RCC_OscConfig+0x108>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d157      	bne.n	8001274 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	e242      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011d0:	d106      	bne.n	80011e0 <HAL_RCC_OscConfig+0x74>
 80011d2:	4b76      	ldr	r3, [pc, #472]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a75      	ldr	r2, [pc, #468]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80011d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011dc:	6013      	str	r3, [r2, #0]
 80011de:	e01d      	b.n	800121c <HAL_RCC_OscConfig+0xb0>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80011e8:	d10c      	bne.n	8001204 <HAL_RCC_OscConfig+0x98>
 80011ea:	4b70      	ldr	r3, [pc, #448]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a6f      	ldr	r2, [pc, #444]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80011f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011f4:	6013      	str	r3, [r2, #0]
 80011f6:	4b6d      	ldr	r3, [pc, #436]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a6c      	ldr	r2, [pc, #432]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80011fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001200:	6013      	str	r3, [r2, #0]
 8001202:	e00b      	b.n	800121c <HAL_RCC_OscConfig+0xb0>
 8001204:	4b69      	ldr	r3, [pc, #420]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a68      	ldr	r2, [pc, #416]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 800120a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800120e:	6013      	str	r3, [r2, #0]
 8001210:	4b66      	ldr	r3, [pc, #408]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a65      	ldr	r2, [pc, #404]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 8001216:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800121a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d013      	beq.n	800124c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001224:	f7ff fc92 	bl	8000b4c <HAL_GetTick>
 8001228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800122a:	e008      	b.n	800123e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800122c:	f7ff fc8e 	bl	8000b4c <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b64      	cmp	r3, #100	@ 0x64
 8001238:	d901      	bls.n	800123e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e207      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800123e:	4b5b      	ldr	r3, [pc, #364]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d0f0      	beq.n	800122c <HAL_RCC_OscConfig+0xc0>
 800124a:	e014      	b.n	8001276 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124c:	f7ff fc7e 	bl	8000b4c <HAL_GetTick>
 8001250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001252:	e008      	b.n	8001266 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001254:	f7ff fc7a 	bl	8000b4c <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b64      	cmp	r3, #100	@ 0x64
 8001260:	d901      	bls.n	8001266 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e1f3      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001266:	4b51      	ldr	r3, [pc, #324]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d1f0      	bne.n	8001254 <HAL_RCC_OscConfig+0xe8>
 8001272:	e000      	b.n	8001276 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001274:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	2b00      	cmp	r3, #0
 8001280:	d063      	beq.n	800134a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001282:	4b4a      	ldr	r3, [pc, #296]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f003 030c 	and.w	r3, r3, #12
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00b      	beq.n	80012a6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800128e:	4b47      	ldr	r3, [pc, #284]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001296:	2b08      	cmp	r3, #8
 8001298:	d11c      	bne.n	80012d4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800129a:	4b44      	ldr	r3, [pc, #272]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d116      	bne.n	80012d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012a6:	4b41      	ldr	r3, [pc, #260]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d005      	beq.n	80012be <HAL_RCC_OscConfig+0x152>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d001      	beq.n	80012be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e1c7      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012be:	4b3b      	ldr	r3, [pc, #236]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	691b      	ldr	r3, [r3, #16]
 80012ca:	00db      	lsls	r3, r3, #3
 80012cc:	4937      	ldr	r1, [pc, #220]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80012ce:	4313      	orrs	r3, r2
 80012d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012d2:	e03a      	b.n	800134a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d020      	beq.n	800131e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012dc:	4b34      	ldr	r3, [pc, #208]	@ (80013b0 <HAL_RCC_OscConfig+0x244>)
 80012de:	2201      	movs	r2, #1
 80012e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012e2:	f7ff fc33 	bl	8000b4c <HAL_GetTick>
 80012e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e8:	e008      	b.n	80012fc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ea:	f7ff fc2f 	bl	8000b4c <HAL_GetTick>
 80012ee:	4602      	mov	r2, r0
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d901      	bls.n	80012fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012f8:	2303      	movs	r3, #3
 80012fa:	e1a8      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012fc:	4b2b      	ldr	r3, [pc, #172]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 0302 	and.w	r3, r3, #2
 8001304:	2b00      	cmp	r3, #0
 8001306:	d0f0      	beq.n	80012ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001308:	4b28      	ldr	r3, [pc, #160]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	691b      	ldr	r3, [r3, #16]
 8001314:	00db      	lsls	r3, r3, #3
 8001316:	4925      	ldr	r1, [pc, #148]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 8001318:	4313      	orrs	r3, r2
 800131a:	600b      	str	r3, [r1, #0]
 800131c:	e015      	b.n	800134a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800131e:	4b24      	ldr	r3, [pc, #144]	@ (80013b0 <HAL_RCC_OscConfig+0x244>)
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001324:	f7ff fc12 	bl	8000b4c <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800132c:	f7ff fc0e 	bl	8000b4c <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e187      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800133e:	4b1b      	ldr	r3, [pc, #108]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f0      	bne.n	800132c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0308 	and.w	r3, r3, #8
 8001352:	2b00      	cmp	r3, #0
 8001354:	d036      	beq.n	80013c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d016      	beq.n	800138c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800135e:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <HAL_RCC_OscConfig+0x248>)
 8001360:	2201      	movs	r2, #1
 8001362:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001364:	f7ff fbf2 	bl	8000b4c <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800136c:	f7ff fbee 	bl	8000b4c <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b02      	cmp	r3, #2
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e167      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800137e:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <HAL_RCC_OscConfig+0x240>)
 8001380:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d0f0      	beq.n	800136c <HAL_RCC_OscConfig+0x200>
 800138a:	e01b      	b.n	80013c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800138c:	4b09      	ldr	r3, [pc, #36]	@ (80013b4 <HAL_RCC_OscConfig+0x248>)
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001392:	f7ff fbdb 	bl	8000b4c <HAL_GetTick>
 8001396:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001398:	e00e      	b.n	80013b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800139a:	f7ff fbd7 	bl	8000b4c <HAL_GetTick>
 800139e:	4602      	mov	r2, r0
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d907      	bls.n	80013b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e150      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
 80013ac:	40023800 	.word	0x40023800
 80013b0:	42470000 	.word	0x42470000
 80013b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b8:	4b88      	ldr	r3, [pc, #544]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 80013ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80013bc:	f003 0302 	and.w	r3, r3, #2
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1ea      	bne.n	800139a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0304 	and.w	r3, r3, #4
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f000 8097 	beq.w	8001500 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013d2:	2300      	movs	r3, #0
 80013d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013d6:	4b81      	ldr	r3, [pc, #516]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d10f      	bne.n	8001402 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	4b7d      	ldr	r3, [pc, #500]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ea:	4a7c      	ldr	r2, [pc, #496]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 80013ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013f2:	4b7a      	ldr	r3, [pc, #488]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 80013f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013fe:	2301      	movs	r3, #1
 8001400:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001402:	4b77      	ldr	r3, [pc, #476]	@ (80015e0 <HAL_RCC_OscConfig+0x474>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800140a:	2b00      	cmp	r3, #0
 800140c:	d118      	bne.n	8001440 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800140e:	4b74      	ldr	r3, [pc, #464]	@ (80015e0 <HAL_RCC_OscConfig+0x474>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a73      	ldr	r2, [pc, #460]	@ (80015e0 <HAL_RCC_OscConfig+0x474>)
 8001414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001418:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800141a:	f7ff fb97 	bl	8000b4c <HAL_GetTick>
 800141e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001420:	e008      	b.n	8001434 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001422:	f7ff fb93 	bl	8000b4c <HAL_GetTick>
 8001426:	4602      	mov	r2, r0
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	2b02      	cmp	r3, #2
 800142e:	d901      	bls.n	8001434 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001430:	2303      	movs	r3, #3
 8001432:	e10c      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001434:	4b6a      	ldr	r3, [pc, #424]	@ (80015e0 <HAL_RCC_OscConfig+0x474>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800143c:	2b00      	cmp	r3, #0
 800143e:	d0f0      	beq.n	8001422 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d106      	bne.n	8001456 <HAL_RCC_OscConfig+0x2ea>
 8001448:	4b64      	ldr	r3, [pc, #400]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 800144a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800144c:	4a63      	ldr	r2, [pc, #396]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 800144e:	f043 0301 	orr.w	r3, r3, #1
 8001452:	6713      	str	r3, [r2, #112]	@ 0x70
 8001454:	e01c      	b.n	8001490 <HAL_RCC_OscConfig+0x324>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	2b05      	cmp	r3, #5
 800145c:	d10c      	bne.n	8001478 <HAL_RCC_OscConfig+0x30c>
 800145e:	4b5f      	ldr	r3, [pc, #380]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 8001460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001462:	4a5e      	ldr	r2, [pc, #376]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 8001464:	f043 0304 	orr.w	r3, r3, #4
 8001468:	6713      	str	r3, [r2, #112]	@ 0x70
 800146a:	4b5c      	ldr	r3, [pc, #368]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 800146c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800146e:	4a5b      	ldr	r2, [pc, #364]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 8001470:	f043 0301 	orr.w	r3, r3, #1
 8001474:	6713      	str	r3, [r2, #112]	@ 0x70
 8001476:	e00b      	b.n	8001490 <HAL_RCC_OscConfig+0x324>
 8001478:	4b58      	ldr	r3, [pc, #352]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 800147a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800147c:	4a57      	ldr	r2, [pc, #348]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 800147e:	f023 0301 	bic.w	r3, r3, #1
 8001482:	6713      	str	r3, [r2, #112]	@ 0x70
 8001484:	4b55      	ldr	r3, [pc, #340]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 8001486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001488:	4a54      	ldr	r2, [pc, #336]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 800148a:	f023 0304 	bic.w	r3, r3, #4
 800148e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d015      	beq.n	80014c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001498:	f7ff fb58 	bl	8000b4c <HAL_GetTick>
 800149c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800149e:	e00a      	b.n	80014b6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014a0:	f7ff fb54 	bl	8000b4c <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d901      	bls.n	80014b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e0cb      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b6:	4b49      	ldr	r3, [pc, #292]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 80014b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d0ee      	beq.n	80014a0 <HAL_RCC_OscConfig+0x334>
 80014c2:	e014      	b.n	80014ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c4:	f7ff fb42 	bl	8000b4c <HAL_GetTick>
 80014c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014ca:	e00a      	b.n	80014e2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014cc:	f7ff fb3e 	bl	8000b4c <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014da:	4293      	cmp	r3, r2
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e0b5      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014e2:	4b3e      	ldr	r3, [pc, #248]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 80014e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d1ee      	bne.n	80014cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80014ee:	7dfb      	ldrb	r3, [r7, #23]
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d105      	bne.n	8001500 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014f4:	4b39      	ldr	r3, [pc, #228]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 80014f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f8:	4a38      	ldr	r2, [pc, #224]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 80014fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	2b00      	cmp	r3, #0
 8001506:	f000 80a1 	beq.w	800164c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800150a:	4b34      	ldr	r3, [pc, #208]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	f003 030c 	and.w	r3, r3, #12
 8001512:	2b08      	cmp	r3, #8
 8001514:	d05c      	beq.n	80015d0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	699b      	ldr	r3, [r3, #24]
 800151a:	2b02      	cmp	r3, #2
 800151c:	d141      	bne.n	80015a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800151e:	4b31      	ldr	r3, [pc, #196]	@ (80015e4 <HAL_RCC_OscConfig+0x478>)
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001524:	f7ff fb12 	bl	8000b4c <HAL_GetTick>
 8001528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800152a:	e008      	b.n	800153e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800152c:	f7ff fb0e 	bl	8000b4c <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b02      	cmp	r3, #2
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e087      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800153e:	4b27      	ldr	r3, [pc, #156]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d1f0      	bne.n	800152c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	69da      	ldr	r2, [r3, #28]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6a1b      	ldr	r3, [r3, #32]
 8001552:	431a      	orrs	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001558:	019b      	lsls	r3, r3, #6
 800155a:	431a      	orrs	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001560:	085b      	lsrs	r3, r3, #1
 8001562:	3b01      	subs	r3, #1
 8001564:	041b      	lsls	r3, r3, #16
 8001566:	431a      	orrs	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800156c:	061b      	lsls	r3, r3, #24
 800156e:	491b      	ldr	r1, [pc, #108]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 8001570:	4313      	orrs	r3, r2
 8001572:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001574:	4b1b      	ldr	r3, [pc, #108]	@ (80015e4 <HAL_RCC_OscConfig+0x478>)
 8001576:	2201      	movs	r2, #1
 8001578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157a:	f7ff fae7 	bl	8000b4c <HAL_GetTick>
 800157e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001580:	e008      	b.n	8001594 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001582:	f7ff fae3 	bl	8000b4c <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	2b02      	cmp	r3, #2
 800158e:	d901      	bls.n	8001594 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e05c      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001594:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800159c:	2b00      	cmp	r3, #0
 800159e:	d0f0      	beq.n	8001582 <HAL_RCC_OscConfig+0x416>
 80015a0:	e054      	b.n	800164c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015a2:	4b10      	ldr	r3, [pc, #64]	@ (80015e4 <HAL_RCC_OscConfig+0x478>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a8:	f7ff fad0 	bl	8000b4c <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ae:	e008      	b.n	80015c2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015b0:	f7ff facc 	bl	8000b4c <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e045      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015c2:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <HAL_RCC_OscConfig+0x470>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d1f0      	bne.n	80015b0 <HAL_RCC_OscConfig+0x444>
 80015ce:	e03d      	b.n	800164c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d107      	bne.n	80015e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e038      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
 80015dc:	40023800 	.word	0x40023800
 80015e0:	40007000 	.word	0x40007000
 80015e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001658 <HAL_RCC_OscConfig+0x4ec>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d028      	beq.n	8001648 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001600:	429a      	cmp	r2, r3
 8001602:	d121      	bne.n	8001648 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800160e:	429a      	cmp	r2, r3
 8001610:	d11a      	bne.n	8001648 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001618:	4013      	ands	r3, r2
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800161e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001620:	4293      	cmp	r3, r2
 8001622:	d111      	bne.n	8001648 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800162e:	085b      	lsrs	r3, r3, #1
 8001630:	3b01      	subs	r3, #1
 8001632:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001634:	429a      	cmp	r2, r3
 8001636:	d107      	bne.n	8001648 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001642:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001644:	429a      	cmp	r2, r3
 8001646:	d001      	beq.n	800164c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e000      	b.n	800164e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40023800 	.word	0x40023800

0800165c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d101      	bne.n	8001670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e0cc      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001670:	4b68      	ldr	r3, [pc, #416]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0307 	and.w	r3, r3, #7
 8001678:	683a      	ldr	r2, [r7, #0]
 800167a:	429a      	cmp	r2, r3
 800167c:	d90c      	bls.n	8001698 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167e:	4b65      	ldr	r3, [pc, #404]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 8001680:	683a      	ldr	r2, [r7, #0]
 8001682:	b2d2      	uxtb	r2, r2
 8001684:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001686:	4b63      	ldr	r3, [pc, #396]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 0307 	and.w	r3, r3, #7
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	429a      	cmp	r2, r3
 8001692:	d001      	beq.n	8001698 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e0b8      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0302 	and.w	r3, r3, #2
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d020      	beq.n	80016e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 0304 	and.w	r3, r3, #4
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d005      	beq.n	80016bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016b0:	4b59      	ldr	r3, [pc, #356]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	4a58      	ldr	r2, [pc, #352]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80016ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0308 	and.w	r3, r3, #8
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d005      	beq.n	80016d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016c8:	4b53      	ldr	r3, [pc, #332]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	4a52      	ldr	r2, [pc, #328]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80016d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016d4:	4b50      	ldr	r3, [pc, #320]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	494d      	ldr	r1, [pc, #308]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d044      	beq.n	800177c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d107      	bne.n	800170a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016fa:	4b47      	ldr	r3, [pc, #284]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d119      	bne.n	800173a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e07f      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	2b02      	cmp	r3, #2
 8001710:	d003      	beq.n	800171a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001716:	2b03      	cmp	r3, #3
 8001718:	d107      	bne.n	800172a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800171a:	4b3f      	ldr	r3, [pc, #252]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d109      	bne.n	800173a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e06f      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800172a:	4b3b      	ldr	r3, [pc, #236]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d101      	bne.n	800173a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e067      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800173a:	4b37      	ldr	r3, [pc, #220]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f023 0203 	bic.w	r2, r3, #3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	4934      	ldr	r1, [pc, #208]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 8001748:	4313      	orrs	r3, r2
 800174a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800174c:	f7ff f9fe 	bl	8000b4c <HAL_GetTick>
 8001750:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001752:	e00a      	b.n	800176a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001754:	f7ff f9fa 	bl	8000b4c <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001762:	4293      	cmp	r3, r2
 8001764:	d901      	bls.n	800176a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e04f      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800176a:	4b2b      	ldr	r3, [pc, #172]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f003 020c 	and.w	r2, r3, #12
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	429a      	cmp	r2, r3
 800177a:	d1eb      	bne.n	8001754 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800177c:	4b25      	ldr	r3, [pc, #148]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	429a      	cmp	r2, r3
 8001788:	d20c      	bcs.n	80017a4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178a:	4b22      	ldr	r3, [pc, #136]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	b2d2      	uxtb	r2, r2
 8001790:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001792:	4b20      	ldr	r3, [pc, #128]	@ (8001814 <HAL_RCC_ClockConfig+0x1b8>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0307 	and.w	r3, r3, #7
 800179a:	683a      	ldr	r2, [r7, #0]
 800179c:	429a      	cmp	r2, r3
 800179e:	d001      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e032      	b.n	800180a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0304 	and.w	r3, r3, #4
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d008      	beq.n	80017c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017b0:	4b19      	ldr	r3, [pc, #100]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	4916      	ldr	r1, [pc, #88]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0308 	and.w	r3, r3, #8
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d009      	beq.n	80017e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017ce:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	490e      	ldr	r1, [pc, #56]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	4313      	orrs	r3, r2
 80017e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017e2:	f000 f821 	bl	8001828 <HAL_RCC_GetSysClockFreq>
 80017e6:	4602      	mov	r2, r0
 80017e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <HAL_RCC_ClockConfig+0x1bc>)
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	091b      	lsrs	r3, r3, #4
 80017ee:	f003 030f 	and.w	r3, r3, #15
 80017f2:	490a      	ldr	r1, [pc, #40]	@ (800181c <HAL_RCC_ClockConfig+0x1c0>)
 80017f4:	5ccb      	ldrb	r3, [r1, r3]
 80017f6:	fa22 f303 	lsr.w	r3, r2, r3
 80017fa:	4a09      	ldr	r2, [pc, #36]	@ (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80017fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80017fe:	4b09      	ldr	r3, [pc, #36]	@ (8001824 <HAL_RCC_ClockConfig+0x1c8>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff f95e 	bl	8000ac4 <HAL_InitTick>

  return HAL_OK;
 8001808:	2300      	movs	r3, #0
}
 800180a:	4618      	mov	r0, r3
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40023c00 	.word	0x40023c00
 8001818:	40023800 	.word	0x40023800
 800181c:	08003dec 	.word	0x08003dec
 8001820:	20000000 	.word	0x20000000
 8001824:	20000004 	.word	0x20000004

08001828 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800182c:	b094      	sub	sp, #80	@ 0x50
 800182e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001830:	2300      	movs	r3, #0
 8001832:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001834:	2300      	movs	r3, #0
 8001836:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001838:	2300      	movs	r3, #0
 800183a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800183c:	2300      	movs	r3, #0
 800183e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001840:	4b79      	ldr	r3, [pc, #484]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x200>)
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f003 030c 	and.w	r3, r3, #12
 8001848:	2b08      	cmp	r3, #8
 800184a:	d00d      	beq.n	8001868 <HAL_RCC_GetSysClockFreq+0x40>
 800184c:	2b08      	cmp	r3, #8
 800184e:	f200 80e1 	bhi.w	8001a14 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001852:	2b00      	cmp	r3, #0
 8001854:	d002      	beq.n	800185c <HAL_RCC_GetSysClockFreq+0x34>
 8001856:	2b04      	cmp	r3, #4
 8001858:	d003      	beq.n	8001862 <HAL_RCC_GetSysClockFreq+0x3a>
 800185a:	e0db      	b.n	8001a14 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800185c:	4b73      	ldr	r3, [pc, #460]	@ (8001a2c <HAL_RCC_GetSysClockFreq+0x204>)
 800185e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001860:	e0db      	b.n	8001a1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001862:	4b73      	ldr	r3, [pc, #460]	@ (8001a30 <HAL_RCC_GetSysClockFreq+0x208>)
 8001864:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001866:	e0d8      	b.n	8001a1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001868:	4b6f      	ldr	r3, [pc, #444]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x200>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001870:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001872:	4b6d      	ldr	r3, [pc, #436]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x200>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d063      	beq.n	8001946 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800187e:	4b6a      	ldr	r3, [pc, #424]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x200>)
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	099b      	lsrs	r3, r3, #6
 8001884:	2200      	movs	r2, #0
 8001886:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001888:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800188a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800188c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001890:	633b      	str	r3, [r7, #48]	@ 0x30
 8001892:	2300      	movs	r3, #0
 8001894:	637b      	str	r3, [r7, #52]	@ 0x34
 8001896:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800189a:	4622      	mov	r2, r4
 800189c:	462b      	mov	r3, r5
 800189e:	f04f 0000 	mov.w	r0, #0
 80018a2:	f04f 0100 	mov.w	r1, #0
 80018a6:	0159      	lsls	r1, r3, #5
 80018a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018ac:	0150      	lsls	r0, r2, #5
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	4621      	mov	r1, r4
 80018b4:	1a51      	subs	r1, r2, r1
 80018b6:	6139      	str	r1, [r7, #16]
 80018b8:	4629      	mov	r1, r5
 80018ba:	eb63 0301 	sbc.w	r3, r3, r1
 80018be:	617b      	str	r3, [r7, #20]
 80018c0:	f04f 0200 	mov.w	r2, #0
 80018c4:	f04f 0300 	mov.w	r3, #0
 80018c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80018cc:	4659      	mov	r1, fp
 80018ce:	018b      	lsls	r3, r1, #6
 80018d0:	4651      	mov	r1, sl
 80018d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018d6:	4651      	mov	r1, sl
 80018d8:	018a      	lsls	r2, r1, #6
 80018da:	4651      	mov	r1, sl
 80018dc:	ebb2 0801 	subs.w	r8, r2, r1
 80018e0:	4659      	mov	r1, fp
 80018e2:	eb63 0901 	sbc.w	r9, r3, r1
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	f04f 0300 	mov.w	r3, #0
 80018ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018fa:	4690      	mov	r8, r2
 80018fc:	4699      	mov	r9, r3
 80018fe:	4623      	mov	r3, r4
 8001900:	eb18 0303 	adds.w	r3, r8, r3
 8001904:	60bb      	str	r3, [r7, #8]
 8001906:	462b      	mov	r3, r5
 8001908:	eb49 0303 	adc.w	r3, r9, r3
 800190c:	60fb      	str	r3, [r7, #12]
 800190e:	f04f 0200 	mov.w	r2, #0
 8001912:	f04f 0300 	mov.w	r3, #0
 8001916:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800191a:	4629      	mov	r1, r5
 800191c:	024b      	lsls	r3, r1, #9
 800191e:	4621      	mov	r1, r4
 8001920:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001924:	4621      	mov	r1, r4
 8001926:	024a      	lsls	r2, r1, #9
 8001928:	4610      	mov	r0, r2
 800192a:	4619      	mov	r1, r3
 800192c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800192e:	2200      	movs	r2, #0
 8001930:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001932:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001934:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001938:	f7fe fc9a 	bl	8000270 <__aeabi_uldivmod>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	4613      	mov	r3, r2
 8001942:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001944:	e058      	b.n	80019f8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001946:	4b38      	ldr	r3, [pc, #224]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x200>)
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	099b      	lsrs	r3, r3, #6
 800194c:	2200      	movs	r2, #0
 800194e:	4618      	mov	r0, r3
 8001950:	4611      	mov	r1, r2
 8001952:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001956:	623b      	str	r3, [r7, #32]
 8001958:	2300      	movs	r3, #0
 800195a:	627b      	str	r3, [r7, #36]	@ 0x24
 800195c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001960:	4642      	mov	r2, r8
 8001962:	464b      	mov	r3, r9
 8001964:	f04f 0000 	mov.w	r0, #0
 8001968:	f04f 0100 	mov.w	r1, #0
 800196c:	0159      	lsls	r1, r3, #5
 800196e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001972:	0150      	lsls	r0, r2, #5
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
 8001978:	4641      	mov	r1, r8
 800197a:	ebb2 0a01 	subs.w	sl, r2, r1
 800197e:	4649      	mov	r1, r9
 8001980:	eb63 0b01 	sbc.w	fp, r3, r1
 8001984:	f04f 0200 	mov.w	r2, #0
 8001988:	f04f 0300 	mov.w	r3, #0
 800198c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001990:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001994:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001998:	ebb2 040a 	subs.w	r4, r2, sl
 800199c:	eb63 050b 	sbc.w	r5, r3, fp
 80019a0:	f04f 0200 	mov.w	r2, #0
 80019a4:	f04f 0300 	mov.w	r3, #0
 80019a8:	00eb      	lsls	r3, r5, #3
 80019aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80019ae:	00e2      	lsls	r2, r4, #3
 80019b0:	4614      	mov	r4, r2
 80019b2:	461d      	mov	r5, r3
 80019b4:	4643      	mov	r3, r8
 80019b6:	18e3      	adds	r3, r4, r3
 80019b8:	603b      	str	r3, [r7, #0]
 80019ba:	464b      	mov	r3, r9
 80019bc:	eb45 0303 	adc.w	r3, r5, r3
 80019c0:	607b      	str	r3, [r7, #4]
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	f04f 0300 	mov.w	r3, #0
 80019ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019ce:	4629      	mov	r1, r5
 80019d0:	028b      	lsls	r3, r1, #10
 80019d2:	4621      	mov	r1, r4
 80019d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019d8:	4621      	mov	r1, r4
 80019da:	028a      	lsls	r2, r1, #10
 80019dc:	4610      	mov	r0, r2
 80019de:	4619      	mov	r1, r3
 80019e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019e2:	2200      	movs	r2, #0
 80019e4:	61bb      	str	r3, [r7, #24]
 80019e6:	61fa      	str	r2, [r7, #28]
 80019e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019ec:	f7fe fc40 	bl	8000270 <__aeabi_uldivmod>
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	4613      	mov	r3, r2
 80019f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80019f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a28 <HAL_RCC_GetSysClockFreq+0x200>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	0c1b      	lsrs	r3, r3, #16
 80019fe:	f003 0303 	and.w	r3, r3, #3
 8001a02:	3301      	adds	r3, #1
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001a08:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001a0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a10:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a12:	e002      	b.n	8001a1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a14:	4b05      	ldr	r3, [pc, #20]	@ (8001a2c <HAL_RCC_GetSysClockFreq+0x204>)
 8001a16:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3750      	adds	r7, #80	@ 0x50
 8001a20:	46bd      	mov	sp, r7
 8001a22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a26:	bf00      	nop
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	00f42400 	.word	0x00f42400
 8001a30:	007a1200 	.word	0x007a1200

08001a34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e041      	b.n	8001aca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d106      	bne.n	8001a60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f7fe ff3c 	bl	80008d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2202      	movs	r2, #2
 8001a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3304      	adds	r3, #4
 8001a70:	4619      	mov	r1, r3
 8001a72:	4610      	mov	r0, r2
 8001a74:	f000 f9b6 	bl	8001de4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2201      	movs	r2, #1
 8001a94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2201      	movs	r2, #1
 8001abc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d001      	beq.n	8001aec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e04e      	b.n	8001b8a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2202      	movs	r2, #2
 8001af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	68da      	ldr	r2, [r3, #12]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f042 0201 	orr.w	r2, r2, #1
 8001b02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a23      	ldr	r2, [pc, #140]	@ (8001b98 <HAL_TIM_Base_Start_IT+0xc4>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d022      	beq.n	8001b54 <HAL_TIM_Base_Start_IT+0x80>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b16:	d01d      	beq.n	8001b54 <HAL_TIM_Base_Start_IT+0x80>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a1f      	ldr	r2, [pc, #124]	@ (8001b9c <HAL_TIM_Base_Start_IT+0xc8>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d018      	beq.n	8001b54 <HAL_TIM_Base_Start_IT+0x80>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a1e      	ldr	r2, [pc, #120]	@ (8001ba0 <HAL_TIM_Base_Start_IT+0xcc>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d013      	beq.n	8001b54 <HAL_TIM_Base_Start_IT+0x80>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a1c      	ldr	r2, [pc, #112]	@ (8001ba4 <HAL_TIM_Base_Start_IT+0xd0>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d00e      	beq.n	8001b54 <HAL_TIM_Base_Start_IT+0x80>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ba8 <HAL_TIM_Base_Start_IT+0xd4>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d009      	beq.n	8001b54 <HAL_TIM_Base_Start_IT+0x80>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a19      	ldr	r2, [pc, #100]	@ (8001bac <HAL_TIM_Base_Start_IT+0xd8>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d004      	beq.n	8001b54 <HAL_TIM_Base_Start_IT+0x80>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a18      	ldr	r2, [pc, #96]	@ (8001bb0 <HAL_TIM_Base_Start_IT+0xdc>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d111      	bne.n	8001b78 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2b06      	cmp	r3, #6
 8001b64:	d010      	beq.n	8001b88 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f042 0201 	orr.w	r2, r2, #1
 8001b74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b76:	e007      	b.n	8001b88 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f042 0201 	orr.w	r2, r2, #1
 8001b86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	40010000 	.word	0x40010000
 8001b9c:	40000400 	.word	0x40000400
 8001ba0:	40000800 	.word	0x40000800
 8001ba4:	40000c00 	.word	0x40000c00
 8001ba8:	40010400 	.word	0x40010400
 8001bac:	40014000 	.word	0x40014000
 8001bb0:	40001800 	.word	0x40001800

08001bb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	68db      	ldr	r3, [r3, #12]
 8001bc2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	691b      	ldr	r3, [r3, #16]
 8001bca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d020      	beq.n	8001c18 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f003 0302 	and.w	r3, r3, #2
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d01b      	beq.n	8001c18 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f06f 0202 	mvn.w	r2, #2
 8001be8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2201      	movs	r2, #1
 8001bee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	f003 0303 	and.w	r3, r3, #3
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d003      	beq.n	8001c06 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 f8d2 	bl	8001da8 <HAL_TIM_IC_CaptureCallback>
 8001c04:	e005      	b.n	8001c12 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 f8c4 	bl	8001d94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f000 f8d5 	bl	8001dbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	f003 0304 	and.w	r3, r3, #4
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d020      	beq.n	8001c64 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f003 0304 	and.w	r3, r3, #4
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d01b      	beq.n	8001c64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f06f 0204 	mvn.w	r2, #4
 8001c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2202      	movs	r2, #2
 8001c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f000 f8ac 	bl	8001da8 <HAL_TIM_IC_CaptureCallback>
 8001c50:	e005      	b.n	8001c5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f000 f89e 	bl	8001d94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f000 f8af 	bl	8001dbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	f003 0308 	and.w	r3, r3, #8
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d020      	beq.n	8001cb0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f003 0308 	and.w	r3, r3, #8
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d01b      	beq.n	8001cb0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f06f 0208 	mvn.w	r2, #8
 8001c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2204      	movs	r2, #4
 8001c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	69db      	ldr	r3, [r3, #28]
 8001c8e:	f003 0303 	and.w	r3, r3, #3
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d003      	beq.n	8001c9e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f000 f886 	bl	8001da8 <HAL_TIM_IC_CaptureCallback>
 8001c9c:	e005      	b.n	8001caa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 f878 	bl	8001d94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f000 f889 	bl	8001dbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	f003 0310 	and.w	r3, r3, #16
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d020      	beq.n	8001cfc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f003 0310 	and.w	r3, r3, #16
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d01b      	beq.n	8001cfc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f06f 0210 	mvn.w	r2, #16
 8001ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2208      	movs	r2, #8
 8001cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d003      	beq.n	8001cea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f000 f860 	bl	8001da8 <HAL_TIM_IC_CaptureCallback>
 8001ce8:	e005      	b.n	8001cf6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f000 f852 	bl	8001d94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f000 f863 	bl	8001dbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d00c      	beq.n	8001d20 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f003 0301 	and.w	r3, r3, #1
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d007      	beq.n	8001d20 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f06f 0201 	mvn.w	r2, #1
 8001d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f001 f96c 	bl	8002ff8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d00c      	beq.n	8001d44 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d007      	beq.n	8001d44 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 f97c 	bl	800203c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d00c      	beq.n	8001d68 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d007      	beq.n	8001d68 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f000 f834 	bl	8001dd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	f003 0320 	and.w	r3, r3, #32
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d00c      	beq.n	8001d8c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f003 0320 	and.w	r3, r3, #32
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d007      	beq.n	8001d8c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f06f 0220 	mvn.w	r2, #32
 8001d84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 f94e 	bl	8002028 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d8c:	bf00      	nop
 8001d8e:	3710      	adds	r7, #16
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a43      	ldr	r2, [pc, #268]	@ (8001f04 <TIM_Base_SetConfig+0x120>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d013      	beq.n	8001e24 <TIM_Base_SetConfig+0x40>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e02:	d00f      	beq.n	8001e24 <TIM_Base_SetConfig+0x40>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a40      	ldr	r2, [pc, #256]	@ (8001f08 <TIM_Base_SetConfig+0x124>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d00b      	beq.n	8001e24 <TIM_Base_SetConfig+0x40>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4a3f      	ldr	r2, [pc, #252]	@ (8001f0c <TIM_Base_SetConfig+0x128>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d007      	beq.n	8001e24 <TIM_Base_SetConfig+0x40>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4a3e      	ldr	r2, [pc, #248]	@ (8001f10 <TIM_Base_SetConfig+0x12c>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d003      	beq.n	8001e24 <TIM_Base_SetConfig+0x40>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	4a3d      	ldr	r2, [pc, #244]	@ (8001f14 <TIM_Base_SetConfig+0x130>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d108      	bne.n	8001e36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	68fa      	ldr	r2, [r7, #12]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a32      	ldr	r2, [pc, #200]	@ (8001f04 <TIM_Base_SetConfig+0x120>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d02b      	beq.n	8001e96 <TIM_Base_SetConfig+0xb2>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e44:	d027      	beq.n	8001e96 <TIM_Base_SetConfig+0xb2>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a2f      	ldr	r2, [pc, #188]	@ (8001f08 <TIM_Base_SetConfig+0x124>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d023      	beq.n	8001e96 <TIM_Base_SetConfig+0xb2>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a2e      	ldr	r2, [pc, #184]	@ (8001f0c <TIM_Base_SetConfig+0x128>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d01f      	beq.n	8001e96 <TIM_Base_SetConfig+0xb2>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a2d      	ldr	r2, [pc, #180]	@ (8001f10 <TIM_Base_SetConfig+0x12c>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d01b      	beq.n	8001e96 <TIM_Base_SetConfig+0xb2>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a2c      	ldr	r2, [pc, #176]	@ (8001f14 <TIM_Base_SetConfig+0x130>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d017      	beq.n	8001e96 <TIM_Base_SetConfig+0xb2>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a2b      	ldr	r2, [pc, #172]	@ (8001f18 <TIM_Base_SetConfig+0x134>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d013      	beq.n	8001e96 <TIM_Base_SetConfig+0xb2>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a2a      	ldr	r2, [pc, #168]	@ (8001f1c <TIM_Base_SetConfig+0x138>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d00f      	beq.n	8001e96 <TIM_Base_SetConfig+0xb2>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a29      	ldr	r2, [pc, #164]	@ (8001f20 <TIM_Base_SetConfig+0x13c>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d00b      	beq.n	8001e96 <TIM_Base_SetConfig+0xb2>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a28      	ldr	r2, [pc, #160]	@ (8001f24 <TIM_Base_SetConfig+0x140>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d007      	beq.n	8001e96 <TIM_Base_SetConfig+0xb2>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a27      	ldr	r2, [pc, #156]	@ (8001f28 <TIM_Base_SetConfig+0x144>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d003      	beq.n	8001e96 <TIM_Base_SetConfig+0xb2>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a26      	ldr	r2, [pc, #152]	@ (8001f2c <TIM_Base_SetConfig+0x148>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d108      	bne.n	8001ea8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	689a      	ldr	r2, [r3, #8]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a0e      	ldr	r2, [pc, #56]	@ (8001f04 <TIM_Base_SetConfig+0x120>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d003      	beq.n	8001ed6 <TIM_Base_SetConfig+0xf2>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a10      	ldr	r2, [pc, #64]	@ (8001f14 <TIM_Base_SetConfig+0x130>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d103      	bne.n	8001ede <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	691a      	ldr	r2, [r3, #16]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f043 0204 	orr.w	r2, r3, #4
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2201      	movs	r2, #1
 8001eee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	601a      	str	r2, [r3, #0]
}
 8001ef6:	bf00      	nop
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	40010000 	.word	0x40010000
 8001f08:	40000400 	.word	0x40000400
 8001f0c:	40000800 	.word	0x40000800
 8001f10:	40000c00 	.word	0x40000c00
 8001f14:	40010400 	.word	0x40010400
 8001f18:	40014000 	.word	0x40014000
 8001f1c:	40014400 	.word	0x40014400
 8001f20:	40014800 	.word	0x40014800
 8001f24:	40001800 	.word	0x40001800
 8001f28:	40001c00 	.word	0x40001c00
 8001f2c:	40002000 	.word	0x40002000

08001f30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d101      	bne.n	8001f48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001f44:	2302      	movs	r3, #2
 8001f46:	e05a      	b.n	8001ffe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2202      	movs	r2, #2
 8001f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a21      	ldr	r2, [pc, #132]	@ (800200c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d022      	beq.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f94:	d01d      	beq.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a1d      	ldr	r2, [pc, #116]	@ (8002010 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d018      	beq.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8002014 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d013      	beq.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a1a      	ldr	r2, [pc, #104]	@ (8002018 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d00e      	beq.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a18      	ldr	r2, [pc, #96]	@ (800201c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d009      	beq.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a17      	ldr	r2, [pc, #92]	@ (8002020 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d004      	beq.n	8001fd2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a15      	ldr	r2, [pc, #84]	@ (8002024 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d10c      	bne.n	8001fec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001fd8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	68ba      	ldr	r2, [r7, #8]
 8001fea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3714      	adds	r7, #20
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	40010000 	.word	0x40010000
 8002010:	40000400 	.word	0x40000400
 8002014:	40000800 	.word	0x40000800
 8002018:	40000c00 	.word	0x40000c00
 800201c:	40010400 	.word	0x40010400
 8002020:	40014000 	.word	0x40014000
 8002024:	40001800 	.word	0x40001800

08002028 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08a      	sub	sp, #40	@ 0x28
 8002054:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	613b      	str	r3, [r7, #16]
 800205a:	4b6b      	ldr	r3, [pc, #428]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	4a6a      	ldr	r2, [pc, #424]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6313      	str	r3, [r2, #48]	@ 0x30
 8002066:	4b68      	ldr	r3, [pc, #416]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	613b      	str	r3, [r7, #16]
 8002070:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	4b64      	ldr	r3, [pc, #400]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207a:	4a63      	ldr	r2, [pc, #396]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 800207c:	f043 0304 	orr.w	r3, r3, #4
 8002080:	6313      	str	r3, [r2, #48]	@ 0x30
 8002082:	4b61      	ldr	r3, [pc, #388]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002086:	f003 0304 	and.w	r3, r3, #4
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	4b5d      	ldr	r3, [pc, #372]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	4a5c      	ldr	r2, [pc, #368]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 8002098:	f043 0308 	orr.w	r3, r3, #8
 800209c:	6313      	str	r3, [r2, #48]	@ 0x30
 800209e:	4b5a      	ldr	r3, [pc, #360]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	f003 0308 	and.w	r3, r3, #8
 80020a6:	60bb      	str	r3, [r7, #8]
 80020a8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	607b      	str	r3, [r7, #4]
 80020ae:	4b56      	ldr	r3, [pc, #344]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	4a55      	ldr	r2, [pc, #340]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 80020b4:	f043 0310 	orr.w	r3, r3, #16
 80020b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ba:	4b53      	ldr	r3, [pc, #332]	@ (8002208 <_7SEG_GPIO_Init+0x1b8>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	f003 0310 	and.w	r3, r3, #16
 80020c2:	607b      	str	r3, [r7, #4]
 80020c4:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80020c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80020ca:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020cc:	2301      	movs	r3, #1
 80020ce:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d4:	2300      	movs	r3, #0
 80020d6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80020d8:	f107 0314 	add.w	r3, r7, #20
 80020dc:	4619      	mov	r1, r3
 80020de:	484b      	ldr	r0, [pc, #300]	@ (800220c <_7SEG_GPIO_Init+0x1bc>)
 80020e0:	f7fe fe76 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 80020e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020e8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 80020ea:	f107 0314 	add.w	r3, r7, #20
 80020ee:	4619      	mov	r1, r3
 80020f0:	4847      	ldr	r0, [pc, #284]	@ (8002210 <_7SEG_GPIO_Init+0x1c0>)
 80020f2:	f7fe fe6d 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 80020f6:	2340      	movs	r3, #64	@ 0x40
 80020f8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 80020fa:	f107 0314 	add.w	r3, r7, #20
 80020fe:	4619      	mov	r1, r3
 8002100:	4842      	ldr	r0, [pc, #264]	@ (800220c <_7SEG_GPIO_Init+0x1bc>)
 8002102:	f7fe fe65 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 8002106:	2320      	movs	r3, #32
 8002108:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800210a:	f107 0314 	add.w	r3, r7, #20
 800210e:	4619      	mov	r1, r3
 8002110:	483e      	ldr	r0, [pc, #248]	@ (800220c <_7SEG_GPIO_Init+0x1bc>)
 8002112:	f7fe fe5d 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8002116:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800211a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	4619      	mov	r1, r3
 8002122:	483c      	ldr	r0, [pc, #240]	@ (8002214 <_7SEG_GPIO_Init+0x1c4>)
 8002124:	f7fe fe54 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8002128:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800212c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	4619      	mov	r1, r3
 8002134:	4837      	ldr	r0, [pc, #220]	@ (8002214 <_7SEG_GPIO_Init+0x1c4>)
 8002136:	f7fe fe4b 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800213a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800213e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8002140:	f107 0314 	add.w	r3, r7, #20
 8002144:	4619      	mov	r1, r3
 8002146:	4831      	ldr	r0, [pc, #196]	@ (800220c <_7SEG_GPIO_Init+0x1bc>)
 8002148:	f7fe fe42 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 800214c:	2380      	movs	r3, #128	@ 0x80
 800214e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	4619      	mov	r1, r3
 8002156:	482d      	ldr	r0, [pc, #180]	@ (800220c <_7SEG_GPIO_Init+0x1bc>)
 8002158:	f7fe fe3a 	bl	8000dd0 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 800215c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002160:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	4619      	mov	r1, r3
 8002168:	482b      	ldr	r0, [pc, #172]	@ (8002218 <_7SEG_GPIO_Init+0x1c8>)
 800216a:	f7fe fe31 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800216e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002172:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	4619      	mov	r1, r3
 800217a:	4827      	ldr	r0, [pc, #156]	@ (8002218 <_7SEG_GPIO_Init+0x1c8>)
 800217c:	f7fe fe28 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8002180:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002184:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8002186:	f107 0314 	add.w	r3, r7, #20
 800218a:	4619      	mov	r1, r3
 800218c:	4822      	ldr	r0, [pc, #136]	@ (8002218 <_7SEG_GPIO_Init+0x1c8>)
 800218e:	f7fe fe1f 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 8002192:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002196:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 8002198:	f107 0314 	add.w	r3, r7, #20
 800219c:	4619      	mov	r1, r3
 800219e:	481e      	ldr	r0, [pc, #120]	@ (8002218 <_7SEG_GPIO_Init+0x1c8>)
 80021a0:	f7fe fe16 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80021a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021a8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80021aa:	f107 0314 	add.w	r3, r7, #20
 80021ae:	4619      	mov	r1, r3
 80021b0:	4819      	ldr	r0, [pc, #100]	@ (8002218 <_7SEG_GPIO_Init+0x1c8>)
 80021b2:	f7fe fe0d 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80021b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021ba:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	4619      	mov	r1, r3
 80021c2:	4815      	ldr	r0, [pc, #84]	@ (8002218 <_7SEG_GPIO_Init+0x1c8>)
 80021c4:	f7fe fe04 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80021c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021cc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80021ce:	f107 0314 	add.w	r3, r7, #20
 80021d2:	4619      	mov	r1, r3
 80021d4:	4810      	ldr	r0, [pc, #64]	@ (8002218 <_7SEG_GPIO_Init+0x1c8>)
 80021d6:	f7fe fdfb 	bl	8000dd0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80021da:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80021de:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80021e0:	f107 0314 	add.w	r3, r7, #20
 80021e4:	4619      	mov	r1, r3
 80021e6:	480c      	ldr	r0, [pc, #48]	@ (8002218 <_7SEG_GPIO_Init+0x1c8>)
 80021e8:	f7fe fdf2 	bl	8000dd0 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 80021ec:	2201      	movs	r2, #1
 80021ee:	2100      	movs	r1, #0
 80021f0:	2000      	movs	r0, #0
 80021f2:	f000 f813 	bl	800221c <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 80021f6:	2201      	movs	r2, #1
 80021f8:	2100      	movs	r1, #0
 80021fa:	2001      	movs	r0, #1
 80021fc:	f000 f80e 	bl	800221c <_7SEG_SetNumber>
}
 8002200:	bf00      	nop
 8002202:	3728      	adds	r7, #40	@ 0x28
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40023800 	.word	0x40023800
 800220c:	40020c00 	.word	0x40020c00
 8002210:	40020000 	.word	0x40020000
 8002214:	40020800 	.word	0x40020800
 8002218:	40021000 	.word	0x40021000

0800221c <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2b00      	cmp	r3, #0
 800222c:	f040 81dc 	bne.w	80025e8 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8002230:	68b9      	ldr	r1, [r7, #8]
 8002232:	4bcb      	ldr	r3, [pc, #812]	@ (8002560 <_7SEG_SetNumber+0x344>)
 8002234:	fb83 2301 	smull	r2, r3, r3, r1
 8002238:	109a      	asrs	r2, r3, #2
 800223a:	17cb      	asrs	r3, r1, #31
 800223c:	1ad2      	subs	r2, r2, r3
 800223e:	4613      	mov	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	1aca      	subs	r2, r1, r3
 8002248:	2a09      	cmp	r2, #9
 800224a:	f200 81ba 	bhi.w	80025c2 <_7SEG_SetNumber+0x3a6>
 800224e:	a301      	add	r3, pc, #4	@ (adr r3, 8002254 <_7SEG_SetNumber+0x38>)
 8002250:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8002254:	0800227d 	.word	0x0800227d
 8002258:	080022cf 	.word	0x080022cf
 800225c:	08002321 	.word	0x08002321
 8002260:	08002373 	.word	0x08002373
 8002264:	080023c5 	.word	0x080023c5
 8002268:	08002417 	.word	0x08002417
 800226c:	08002469 	.word	0x08002469
 8002270:	080024bb 	.word	0x080024bb
 8002274:	0800250d 	.word	0x0800250d
 8002278:	08002571 	.word	0x08002571
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 800227c:	2200      	movs	r2, #0
 800227e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002282:	48b8      	ldr	r0, [pc, #736]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002284:	f7fe ff58 	bl	8001138 <HAL_GPIO_WritePin>
 8002288:	2200      	movs	r2, #0
 800228a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800228e:	48b6      	ldr	r0, [pc, #728]	@ (8002568 <_7SEG_SetNumber+0x34c>)
 8002290:	f7fe ff52 	bl	8001138 <HAL_GPIO_WritePin>
 8002294:	2200      	movs	r2, #0
 8002296:	2140      	movs	r1, #64	@ 0x40
 8002298:	48b2      	ldr	r0, [pc, #712]	@ (8002564 <_7SEG_SetNumber+0x348>)
 800229a:	f7fe ff4d 	bl	8001138 <HAL_GPIO_WritePin>
 800229e:	2200      	movs	r2, #0
 80022a0:	2120      	movs	r1, #32
 80022a2:	48b0      	ldr	r0, [pc, #704]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80022a4:	f7fe ff48 	bl	8001138 <HAL_GPIO_WritePin>
 80022a8:	2200      	movs	r2, #0
 80022aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022ae:	48af      	ldr	r0, [pc, #700]	@ (800256c <_7SEG_SetNumber+0x350>)
 80022b0:	f7fe ff42 	bl	8001138 <HAL_GPIO_WritePin>
 80022b4:	2200      	movs	r2, #0
 80022b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80022ba:	48ac      	ldr	r0, [pc, #688]	@ (800256c <_7SEG_SetNumber+0x350>)
 80022bc:	f7fe ff3c 	bl	8001138 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80022c0:	2201      	movs	r2, #1
 80022c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022c6:	48a7      	ldr	r0, [pc, #668]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80022c8:	f7fe ff36 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 80022cc:	e179      	b.n	80025c2 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80022ce:	2200      	movs	r2, #0
 80022d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80022d4:	48a4      	ldr	r0, [pc, #656]	@ (8002568 <_7SEG_SetNumber+0x34c>)
 80022d6:	f7fe ff2f 	bl	8001138 <HAL_GPIO_WritePin>
 80022da:	2200      	movs	r2, #0
 80022dc:	2140      	movs	r1, #64	@ 0x40
 80022de:	48a1      	ldr	r0, [pc, #644]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80022e0:	f7fe ff2a 	bl	8001138 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80022e4:	2201      	movs	r2, #1
 80022e6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80022ea:	489e      	ldr	r0, [pc, #632]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80022ec:	f7fe ff24 	bl	8001138 <HAL_GPIO_WritePin>
 80022f0:	2201      	movs	r2, #1
 80022f2:	2120      	movs	r1, #32
 80022f4:	489b      	ldr	r0, [pc, #620]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80022f6:	f7fe ff1f 	bl	8001138 <HAL_GPIO_WritePin>
 80022fa:	2201      	movs	r2, #1
 80022fc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002300:	489a      	ldr	r0, [pc, #616]	@ (800256c <_7SEG_SetNumber+0x350>)
 8002302:	f7fe ff19 	bl	8001138 <HAL_GPIO_WritePin>
 8002306:	2201      	movs	r2, #1
 8002308:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800230c:	4897      	ldr	r0, [pc, #604]	@ (800256c <_7SEG_SetNumber+0x350>)
 800230e:	f7fe ff13 	bl	8001138 <HAL_GPIO_WritePin>
 8002312:	2201      	movs	r2, #1
 8002314:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002318:	4892      	ldr	r0, [pc, #584]	@ (8002564 <_7SEG_SetNumber+0x348>)
 800231a:	f7fe ff0d 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 800231e:	e150      	b.n	80025c2 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8002320:	2200      	movs	r2, #0
 8002322:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002326:	488f      	ldr	r0, [pc, #572]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002328:	f7fe ff06 	bl	8001138 <HAL_GPIO_WritePin>
 800232c:	2200      	movs	r2, #0
 800232e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002332:	488d      	ldr	r0, [pc, #564]	@ (8002568 <_7SEG_SetNumber+0x34c>)
 8002334:	f7fe ff00 	bl	8001138 <HAL_GPIO_WritePin>
 8002338:	2200      	movs	r2, #0
 800233a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800233e:	4889      	ldr	r0, [pc, #548]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002340:	f7fe fefa 	bl	8001138 <HAL_GPIO_WritePin>
 8002344:	2200      	movs	r2, #0
 8002346:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800234a:	4888      	ldr	r0, [pc, #544]	@ (800256c <_7SEG_SetNumber+0x350>)
 800234c:	f7fe fef4 	bl	8001138 <HAL_GPIO_WritePin>
 8002350:	2200      	movs	r2, #0
 8002352:	2120      	movs	r1, #32
 8002354:	4883      	ldr	r0, [pc, #524]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002356:	f7fe feef 	bl	8001138 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800235a:	2201      	movs	r2, #1
 800235c:	2140      	movs	r1, #64	@ 0x40
 800235e:	4881      	ldr	r0, [pc, #516]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002360:	f7fe feea 	bl	8001138 <HAL_GPIO_WritePin>
 8002364:	2201      	movs	r2, #1
 8002366:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800236a:	4880      	ldr	r0, [pc, #512]	@ (800256c <_7SEG_SetNumber+0x350>)
 800236c:	f7fe fee4 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 8002370:	e127      	b.n	80025c2 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8002372:	2200      	movs	r2, #0
 8002374:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002378:	487a      	ldr	r0, [pc, #488]	@ (8002564 <_7SEG_SetNumber+0x348>)
 800237a:	f7fe fedd 	bl	8001138 <HAL_GPIO_WritePin>
 800237e:	2200      	movs	r2, #0
 8002380:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002384:	4878      	ldr	r0, [pc, #480]	@ (8002568 <_7SEG_SetNumber+0x34c>)
 8002386:	f7fe fed7 	bl	8001138 <HAL_GPIO_WritePin>
 800238a:	2200      	movs	r2, #0
 800238c:	2140      	movs	r1, #64	@ 0x40
 800238e:	4875      	ldr	r0, [pc, #468]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002390:	f7fe fed2 	bl	8001138 <HAL_GPIO_WritePin>
 8002394:	2200      	movs	r2, #0
 8002396:	2120      	movs	r1, #32
 8002398:	4872      	ldr	r0, [pc, #456]	@ (8002564 <_7SEG_SetNumber+0x348>)
 800239a:	f7fe fecd 	bl	8001138 <HAL_GPIO_WritePin>
 800239e:	2200      	movs	r2, #0
 80023a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023a4:	486f      	ldr	r0, [pc, #444]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80023a6:	f7fe fec7 	bl	8001138 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80023aa:	2201      	movs	r2, #1
 80023ac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023b0:	486e      	ldr	r0, [pc, #440]	@ (800256c <_7SEG_SetNumber+0x350>)
 80023b2:	f7fe fec1 	bl	8001138 <HAL_GPIO_WritePin>
 80023b6:	2201      	movs	r2, #1
 80023b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023bc:	486b      	ldr	r0, [pc, #428]	@ (800256c <_7SEG_SetNumber+0x350>)
 80023be:	f7fe febb 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 80023c2:	e0fe      	b.n	80025c2 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80023c4:	2200      	movs	r2, #0
 80023c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023ca:	4868      	ldr	r0, [pc, #416]	@ (800256c <_7SEG_SetNumber+0x350>)
 80023cc:	f7fe feb4 	bl	8001138 <HAL_GPIO_WritePin>
 80023d0:	2200      	movs	r2, #0
 80023d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023d6:	4863      	ldr	r0, [pc, #396]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80023d8:	f7fe feae 	bl	8001138 <HAL_GPIO_WritePin>
 80023dc:	2200      	movs	r2, #0
 80023de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023e2:	4861      	ldr	r0, [pc, #388]	@ (8002568 <_7SEG_SetNumber+0x34c>)
 80023e4:	f7fe fea8 	bl	8001138 <HAL_GPIO_WritePin>
 80023e8:	2200      	movs	r2, #0
 80023ea:	2140      	movs	r1, #64	@ 0x40
 80023ec:	485d      	ldr	r0, [pc, #372]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80023ee:	f7fe fea3 	bl	8001138 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 80023f2:	2201      	movs	r2, #1
 80023f4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80023f8:	485a      	ldr	r0, [pc, #360]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80023fa:	f7fe fe9d 	bl	8001138 <HAL_GPIO_WritePin>
 80023fe:	2201      	movs	r2, #1
 8002400:	2120      	movs	r1, #32
 8002402:	4858      	ldr	r0, [pc, #352]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002404:	f7fe fe98 	bl	8001138 <HAL_GPIO_WritePin>
 8002408:	2201      	movs	r2, #1
 800240a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800240e:	4857      	ldr	r0, [pc, #348]	@ (800256c <_7SEG_SetNumber+0x350>)
 8002410:	f7fe fe92 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 8002414:	e0d5      	b.n	80025c2 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8002416:	2200      	movs	r2, #0
 8002418:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800241c:	4851      	ldr	r0, [pc, #324]	@ (8002564 <_7SEG_SetNumber+0x348>)
 800241e:	f7fe fe8b 	bl	8001138 <HAL_GPIO_WritePin>
 8002422:	2200      	movs	r2, #0
 8002424:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002428:	4850      	ldr	r0, [pc, #320]	@ (800256c <_7SEG_SetNumber+0x350>)
 800242a:	f7fe fe85 	bl	8001138 <HAL_GPIO_WritePin>
 800242e:	2200      	movs	r2, #0
 8002430:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002434:	484b      	ldr	r0, [pc, #300]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002436:	f7fe fe7f 	bl	8001138 <HAL_GPIO_WritePin>
 800243a:	2200      	movs	r2, #0
 800243c:	2140      	movs	r1, #64	@ 0x40
 800243e:	4849      	ldr	r0, [pc, #292]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002440:	f7fe fe7a 	bl	8001138 <HAL_GPIO_WritePin>
 8002444:	2200      	movs	r2, #0
 8002446:	2120      	movs	r1, #32
 8002448:	4846      	ldr	r0, [pc, #280]	@ (8002564 <_7SEG_SetNumber+0x348>)
 800244a:	f7fe fe75 	bl	8001138 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 800244e:	2201      	movs	r2, #1
 8002450:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002454:	4844      	ldr	r0, [pc, #272]	@ (8002568 <_7SEG_SetNumber+0x34c>)
 8002456:	f7fe fe6f 	bl	8001138 <HAL_GPIO_WritePin>
 800245a:	2201      	movs	r2, #1
 800245c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002460:	4842      	ldr	r0, [pc, #264]	@ (800256c <_7SEG_SetNumber+0x350>)
 8002462:	f7fe fe69 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 8002466:	e0ac      	b.n	80025c2 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8002468:	2200      	movs	r2, #0
 800246a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800246e:	483d      	ldr	r0, [pc, #244]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002470:	f7fe fe62 	bl	8001138 <HAL_GPIO_WritePin>
 8002474:	2200      	movs	r2, #0
 8002476:	2140      	movs	r1, #64	@ 0x40
 8002478:	483a      	ldr	r0, [pc, #232]	@ (8002564 <_7SEG_SetNumber+0x348>)
 800247a:	f7fe fe5d 	bl	8001138 <HAL_GPIO_WritePin>
 800247e:	2200      	movs	r2, #0
 8002480:	2120      	movs	r1, #32
 8002482:	4838      	ldr	r0, [pc, #224]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002484:	f7fe fe58 	bl	8001138 <HAL_GPIO_WritePin>
 8002488:	2200      	movs	r2, #0
 800248a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800248e:	4837      	ldr	r0, [pc, #220]	@ (800256c <_7SEG_SetNumber+0x350>)
 8002490:	f7fe fe52 	bl	8001138 <HAL_GPIO_WritePin>
 8002494:	2200      	movs	r2, #0
 8002496:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800249a:	4834      	ldr	r0, [pc, #208]	@ (800256c <_7SEG_SetNumber+0x350>)
 800249c:	f7fe fe4c 	bl	8001138 <HAL_GPIO_WritePin>
 80024a0:	2200      	movs	r2, #0
 80024a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024a6:	482f      	ldr	r0, [pc, #188]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80024a8:	f7fe fe46 	bl	8001138 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80024ac:	2201      	movs	r2, #1
 80024ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024b2:	482d      	ldr	r0, [pc, #180]	@ (8002568 <_7SEG_SetNumber+0x34c>)
 80024b4:	f7fe fe40 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 80024b8:	e083      	b.n	80025c2 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80024ba:	2200      	movs	r2, #0
 80024bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80024c0:	482a      	ldr	r0, [pc, #168]	@ (800256c <_7SEG_SetNumber+0x350>)
 80024c2:	f7fe fe39 	bl	8001138 <HAL_GPIO_WritePin>
 80024c6:	2200      	movs	r2, #0
 80024c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024cc:	4825      	ldr	r0, [pc, #148]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80024ce:	f7fe fe33 	bl	8001138 <HAL_GPIO_WritePin>
 80024d2:	2200      	movs	r2, #0
 80024d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024d8:	4823      	ldr	r0, [pc, #140]	@ (8002568 <_7SEG_SetNumber+0x34c>)
 80024da:	f7fe fe2d 	bl	8001138 <HAL_GPIO_WritePin>
 80024de:	2200      	movs	r2, #0
 80024e0:	2140      	movs	r1, #64	@ 0x40
 80024e2:	4820      	ldr	r0, [pc, #128]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80024e4:	f7fe fe28 	bl	8001138 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 80024e8:	2201      	movs	r2, #1
 80024ea:	2120      	movs	r1, #32
 80024ec:	481d      	ldr	r0, [pc, #116]	@ (8002564 <_7SEG_SetNumber+0x348>)
 80024ee:	f7fe fe23 	bl	8001138 <HAL_GPIO_WritePin>
 80024f2:	2201      	movs	r2, #1
 80024f4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024f8:	481c      	ldr	r0, [pc, #112]	@ (800256c <_7SEG_SetNumber+0x350>)
 80024fa:	f7fe fe1d 	bl	8001138 <HAL_GPIO_WritePin>
 80024fe:	2201      	movs	r2, #1
 8002500:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002504:	4817      	ldr	r0, [pc, #92]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002506:	f7fe fe17 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 800250a:	e05a      	b.n	80025c2 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 800250c:	2200      	movs	r2, #0
 800250e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002512:	4814      	ldr	r0, [pc, #80]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002514:	f7fe fe10 	bl	8001138 <HAL_GPIO_WritePin>
 8002518:	2200      	movs	r2, #0
 800251a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800251e:	4812      	ldr	r0, [pc, #72]	@ (8002568 <_7SEG_SetNumber+0x34c>)
 8002520:	f7fe fe0a 	bl	8001138 <HAL_GPIO_WritePin>
 8002524:	2200      	movs	r2, #0
 8002526:	2140      	movs	r1, #64	@ 0x40
 8002528:	480e      	ldr	r0, [pc, #56]	@ (8002564 <_7SEG_SetNumber+0x348>)
 800252a:	f7fe fe05 	bl	8001138 <HAL_GPIO_WritePin>
 800252e:	2200      	movs	r2, #0
 8002530:	2120      	movs	r1, #32
 8002532:	480c      	ldr	r0, [pc, #48]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002534:	f7fe fe00 	bl	8001138 <HAL_GPIO_WritePin>
 8002538:	2200      	movs	r2, #0
 800253a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800253e:	480b      	ldr	r0, [pc, #44]	@ (800256c <_7SEG_SetNumber+0x350>)
 8002540:	f7fe fdfa 	bl	8001138 <HAL_GPIO_WritePin>
 8002544:	2200      	movs	r2, #0
 8002546:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800254a:	4808      	ldr	r0, [pc, #32]	@ (800256c <_7SEG_SetNumber+0x350>)
 800254c:	f7fe fdf4 	bl	8001138 <HAL_GPIO_WritePin>
 8002550:	2200      	movs	r2, #0
 8002552:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002556:	4803      	ldr	r0, [pc, #12]	@ (8002564 <_7SEG_SetNumber+0x348>)
 8002558:	f7fe fdee 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 800255c:	e031      	b.n	80025c2 <_7SEG_SetNumber+0x3a6>
 800255e:	bf00      	nop
 8002560:	66666667 	.word	0x66666667
 8002564:	40020c00 	.word	0x40020c00
 8002568:	40020000 	.word	0x40020000
 800256c:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8002570:	2200      	movs	r2, #0
 8002572:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002576:	48c8      	ldr	r0, [pc, #800]	@ (8002898 <_7SEG_SetNumber+0x67c>)
 8002578:	f7fe fdde 	bl	8001138 <HAL_GPIO_WritePin>
 800257c:	2200      	movs	r2, #0
 800257e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002582:	48c6      	ldr	r0, [pc, #792]	@ (800289c <_7SEG_SetNumber+0x680>)
 8002584:	f7fe fdd8 	bl	8001138 <HAL_GPIO_WritePin>
 8002588:	2200      	movs	r2, #0
 800258a:	2140      	movs	r1, #64	@ 0x40
 800258c:	48c2      	ldr	r0, [pc, #776]	@ (8002898 <_7SEG_SetNumber+0x67c>)
 800258e:	f7fe fdd3 	bl	8001138 <HAL_GPIO_WritePin>
 8002592:	2200      	movs	r2, #0
 8002594:	2120      	movs	r1, #32
 8002596:	48c0      	ldr	r0, [pc, #768]	@ (8002898 <_7SEG_SetNumber+0x67c>)
 8002598:	f7fe fdce 	bl	8001138 <HAL_GPIO_WritePin>
 800259c:	2200      	movs	r2, #0
 800259e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025a2:	48bf      	ldr	r0, [pc, #764]	@ (80028a0 <_7SEG_SetNumber+0x684>)
 80025a4:	f7fe fdc8 	bl	8001138 <HAL_GPIO_WritePin>
 80025a8:	2200      	movs	r2, #0
 80025aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025ae:	48ba      	ldr	r0, [pc, #744]	@ (8002898 <_7SEG_SetNumber+0x67c>)
 80025b0:	f7fe fdc2 	bl	8001138 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 80025b4:	2201      	movs	r2, #1
 80025b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80025ba:	48b9      	ldr	r0, [pc, #740]	@ (80028a0 <_7SEG_SetNumber+0x684>)
 80025bc:	f7fe fdbc 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 80025c0:	bf00      	nop
		}

		if(dp == ON)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d105      	bne.n	80025d4 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 80025c8:	2200      	movs	r2, #0
 80025ca:	2180      	movs	r1, #128	@ 0x80
 80025cc:	48b2      	ldr	r0, [pc, #712]	@ (8002898 <_7SEG_SetNumber+0x67c>)
 80025ce:	f7fe fdb3 	bl	8001138 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 80025d2:	e1ff      	b.n	80029d4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f040 81fc 	bne.w	80029d4 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 80025dc:	2201      	movs	r2, #1
 80025de:	2180      	movs	r1, #128	@ 0x80
 80025e0:	48ad      	ldr	r0, [pc, #692]	@ (8002898 <_7SEG_SetNumber+0x67c>)
 80025e2:	f7fe fda9 	bl	8001138 <HAL_GPIO_WritePin>
}
 80025e6:	e1f5      	b.n	80029d4 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	f040 81f2 	bne.w	80029d4 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 80025f0:	68b9      	ldr	r1, [r7, #8]
 80025f2:	4bac      	ldr	r3, [pc, #688]	@ (80028a4 <_7SEG_SetNumber+0x688>)
 80025f4:	fb83 2301 	smull	r2, r3, r3, r1
 80025f8:	109a      	asrs	r2, r3, #2
 80025fa:	17cb      	asrs	r3, r1, #31
 80025fc:	1ad2      	subs	r2, r2, r3
 80025fe:	4613      	mov	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	4413      	add	r3, r2
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	1aca      	subs	r2, r1, r3
 8002608:	2a09      	cmp	r2, #9
 800260a:	f200 81d0 	bhi.w	80029ae <_7SEG_SetNumber+0x792>
 800260e:	a301      	add	r3, pc, #4	@ (adr r3, 8002614 <_7SEG_SetNumber+0x3f8>)
 8002610:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8002614:	0800263d 	.word	0x0800263d
 8002618:	08002693 	.word	0x08002693
 800261c:	080026e9 	.word	0x080026e9
 8002620:	0800273f 	.word	0x0800273f
 8002624:	08002795 	.word	0x08002795
 8002628:	080027eb 	.word	0x080027eb
 800262c:	08002841 	.word	0x08002841
 8002630:	080028ad 	.word	0x080028ad
 8002634:	08002903 	.word	0x08002903
 8002638:	08002959 	.word	0x08002959
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 800263c:	2200      	movs	r2, #0
 800263e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002642:	4899      	ldr	r0, [pc, #612]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002644:	f7fe fd78 	bl	8001138 <HAL_GPIO_WritePin>
 8002648:	2200      	movs	r2, #0
 800264a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800264e:	4896      	ldr	r0, [pc, #600]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002650:	f7fe fd72 	bl	8001138 <HAL_GPIO_WritePin>
 8002654:	2200      	movs	r2, #0
 8002656:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800265a:	4893      	ldr	r0, [pc, #588]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800265c:	f7fe fd6c 	bl	8001138 <HAL_GPIO_WritePin>
 8002660:	2200      	movs	r2, #0
 8002662:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002666:	4890      	ldr	r0, [pc, #576]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002668:	f7fe fd66 	bl	8001138 <HAL_GPIO_WritePin>
 800266c:	2200      	movs	r2, #0
 800266e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002672:	488d      	ldr	r0, [pc, #564]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002674:	f7fe fd60 	bl	8001138 <HAL_GPIO_WritePin>
 8002678:	2200      	movs	r2, #0
 800267a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800267e:	488a      	ldr	r0, [pc, #552]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002680:	f7fe fd5a 	bl	8001138 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8002684:	2201      	movs	r2, #1
 8002686:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800268a:	4887      	ldr	r0, [pc, #540]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800268c:	f7fe fd54 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 8002690:	e18d      	b.n	80029ae <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8002692:	2200      	movs	r2, #0
 8002694:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002698:	4883      	ldr	r0, [pc, #524]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800269a:	f7fe fd4d 	bl	8001138 <HAL_GPIO_WritePin>
 800269e:	2200      	movs	r2, #0
 80026a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80026a4:	4880      	ldr	r0, [pc, #512]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80026a6:	f7fe fd47 	bl	8001138 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 80026aa:	2201      	movs	r2, #1
 80026ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026b0:	487d      	ldr	r0, [pc, #500]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80026b2:	f7fe fd41 	bl	8001138 <HAL_GPIO_WritePin>
 80026b6:	2201      	movs	r2, #1
 80026b8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80026bc:	487a      	ldr	r0, [pc, #488]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80026be:	f7fe fd3b 	bl	8001138 <HAL_GPIO_WritePin>
 80026c2:	2201      	movs	r2, #1
 80026c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026c8:	4877      	ldr	r0, [pc, #476]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80026ca:	f7fe fd35 	bl	8001138 <HAL_GPIO_WritePin>
 80026ce:	2201      	movs	r2, #1
 80026d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026d4:	4874      	ldr	r0, [pc, #464]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80026d6:	f7fe fd2f 	bl	8001138 <HAL_GPIO_WritePin>
 80026da:	2201      	movs	r2, #1
 80026dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80026e0:	4871      	ldr	r0, [pc, #452]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80026e2:	f7fe fd29 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 80026e6:	e162      	b.n	80029ae <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 80026e8:	2200      	movs	r2, #0
 80026ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026ee:	486e      	ldr	r0, [pc, #440]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80026f0:	f7fe fd22 	bl	8001138 <HAL_GPIO_WritePin>
 80026f4:	2200      	movs	r2, #0
 80026f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026fa:	486b      	ldr	r0, [pc, #428]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80026fc:	f7fe fd1c 	bl	8001138 <HAL_GPIO_WritePin>
 8002700:	2200      	movs	r2, #0
 8002702:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002706:	4868      	ldr	r0, [pc, #416]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002708:	f7fe fd16 	bl	8001138 <HAL_GPIO_WritePin>
 800270c:	2200      	movs	r2, #0
 800270e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002712:	4865      	ldr	r0, [pc, #404]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002714:	f7fe fd10 	bl	8001138 <HAL_GPIO_WritePin>
 8002718:	2200      	movs	r2, #0
 800271a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800271e:	4862      	ldr	r0, [pc, #392]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002720:	f7fe fd0a 	bl	8001138 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8002724:	2201      	movs	r2, #1
 8002726:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800272a:	485f      	ldr	r0, [pc, #380]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800272c:	f7fe fd04 	bl	8001138 <HAL_GPIO_WritePin>
 8002730:	2201      	movs	r2, #1
 8002732:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002736:	485c      	ldr	r0, [pc, #368]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002738:	f7fe fcfe 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 800273c:	e137      	b.n	80029ae <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 800273e:	2200      	movs	r2, #0
 8002740:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002744:	4858      	ldr	r0, [pc, #352]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002746:	f7fe fcf7 	bl	8001138 <HAL_GPIO_WritePin>
 800274a:	2200      	movs	r2, #0
 800274c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002750:	4855      	ldr	r0, [pc, #340]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002752:	f7fe fcf1 	bl	8001138 <HAL_GPIO_WritePin>
 8002756:	2200      	movs	r2, #0
 8002758:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800275c:	4852      	ldr	r0, [pc, #328]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800275e:	f7fe fceb 	bl	8001138 <HAL_GPIO_WritePin>
 8002762:	2200      	movs	r2, #0
 8002764:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002768:	484f      	ldr	r0, [pc, #316]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800276a:	f7fe fce5 	bl	8001138 <HAL_GPIO_WritePin>
 800276e:	2200      	movs	r2, #0
 8002770:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002774:	484c      	ldr	r0, [pc, #304]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002776:	f7fe fcdf 	bl	8001138 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 800277a:	2201      	movs	r2, #1
 800277c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002780:	4849      	ldr	r0, [pc, #292]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002782:	f7fe fcd9 	bl	8001138 <HAL_GPIO_WritePin>
 8002786:	2201      	movs	r2, #1
 8002788:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800278c:	4846      	ldr	r0, [pc, #280]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800278e:	f7fe fcd3 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 8002792:	e10c      	b.n	80029ae <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8002794:	2200      	movs	r2, #0
 8002796:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800279a:	4843      	ldr	r0, [pc, #268]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800279c:	f7fe fccc 	bl	8001138 <HAL_GPIO_WritePin>
 80027a0:	2200      	movs	r2, #0
 80027a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027a6:	4840      	ldr	r0, [pc, #256]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80027a8:	f7fe fcc6 	bl	8001138 <HAL_GPIO_WritePin>
 80027ac:	2200      	movs	r2, #0
 80027ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027b2:	483d      	ldr	r0, [pc, #244]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80027b4:	f7fe fcc0 	bl	8001138 <HAL_GPIO_WritePin>
 80027b8:	2200      	movs	r2, #0
 80027ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80027be:	483a      	ldr	r0, [pc, #232]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80027c0:	f7fe fcba 	bl	8001138 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 80027c4:	2201      	movs	r2, #1
 80027c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027ca:	4837      	ldr	r0, [pc, #220]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80027cc:	f7fe fcb4 	bl	8001138 <HAL_GPIO_WritePin>
 80027d0:	2201      	movs	r2, #1
 80027d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80027d6:	4834      	ldr	r0, [pc, #208]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80027d8:	f7fe fcae 	bl	8001138 <HAL_GPIO_WritePin>
 80027dc:	2201      	movs	r2, #1
 80027de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027e2:	4831      	ldr	r0, [pc, #196]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80027e4:	f7fe fca8 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 80027e8:	e0e1      	b.n	80029ae <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 80027ea:	2200      	movs	r2, #0
 80027ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027f0:	482d      	ldr	r0, [pc, #180]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80027f2:	f7fe fca1 	bl	8001138 <HAL_GPIO_WritePin>
 80027f6:	2200      	movs	r2, #0
 80027f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80027fc:	482a      	ldr	r0, [pc, #168]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 80027fe:	f7fe fc9b 	bl	8001138 <HAL_GPIO_WritePin>
 8002802:	2200      	movs	r2, #0
 8002804:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002808:	4827      	ldr	r0, [pc, #156]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800280a:	f7fe fc95 	bl	8001138 <HAL_GPIO_WritePin>
 800280e:	2200      	movs	r2, #0
 8002810:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002814:	4824      	ldr	r0, [pc, #144]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002816:	f7fe fc8f 	bl	8001138 <HAL_GPIO_WritePin>
 800281a:	2200      	movs	r2, #0
 800281c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002820:	4821      	ldr	r0, [pc, #132]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002822:	f7fe fc89 	bl	8001138 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8002826:	2201      	movs	r2, #1
 8002828:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800282c:	481e      	ldr	r0, [pc, #120]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800282e:	f7fe fc83 	bl	8001138 <HAL_GPIO_WritePin>
 8002832:	2201      	movs	r2, #1
 8002834:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002838:	481b      	ldr	r0, [pc, #108]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800283a:	f7fe fc7d 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 800283e:	e0b6      	b.n	80029ae <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8002840:	2200      	movs	r2, #0
 8002842:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002846:	4818      	ldr	r0, [pc, #96]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002848:	f7fe fc76 	bl	8001138 <HAL_GPIO_WritePin>
 800284c:	2200      	movs	r2, #0
 800284e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002852:	4815      	ldr	r0, [pc, #84]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002854:	f7fe fc70 	bl	8001138 <HAL_GPIO_WritePin>
 8002858:	2200      	movs	r2, #0
 800285a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800285e:	4812      	ldr	r0, [pc, #72]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002860:	f7fe fc6a 	bl	8001138 <HAL_GPIO_WritePin>
 8002864:	2200      	movs	r2, #0
 8002866:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800286a:	480f      	ldr	r0, [pc, #60]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 800286c:	f7fe fc64 	bl	8001138 <HAL_GPIO_WritePin>
 8002870:	2200      	movs	r2, #0
 8002872:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002876:	480c      	ldr	r0, [pc, #48]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002878:	f7fe fc5e 	bl	8001138 <HAL_GPIO_WritePin>
 800287c:	2200      	movs	r2, #0
 800287e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002882:	4809      	ldr	r0, [pc, #36]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002884:	f7fe fc58 	bl	8001138 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8002888:	2201      	movs	r2, #1
 800288a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800288e:	4806      	ldr	r0, [pc, #24]	@ (80028a8 <_7SEG_SetNumber+0x68c>)
 8002890:	f7fe fc52 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 8002894:	e08b      	b.n	80029ae <_7SEG_SetNumber+0x792>
 8002896:	bf00      	nop
 8002898:	40020c00 	.word	0x40020c00
 800289c:	40020000 	.word	0x40020000
 80028a0:	40020800 	.word	0x40020800
 80028a4:	66666667 	.word	0x66666667
 80028a8:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 80028ac:	2200      	movs	r2, #0
 80028ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028b2:	484a      	ldr	r0, [pc, #296]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 80028b4:	f7fe fc40 	bl	8001138 <HAL_GPIO_WritePin>
 80028b8:	2200      	movs	r2, #0
 80028ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80028be:	4847      	ldr	r0, [pc, #284]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 80028c0:	f7fe fc3a 	bl	8001138 <HAL_GPIO_WritePin>
 80028c4:	2200      	movs	r2, #0
 80028c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80028ca:	4844      	ldr	r0, [pc, #272]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 80028cc:	f7fe fc34 	bl	8001138 <HAL_GPIO_WritePin>
 80028d0:	2200      	movs	r2, #0
 80028d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80028d6:	4841      	ldr	r0, [pc, #260]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 80028d8:	f7fe fc2e 	bl	8001138 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 80028dc:	2201      	movs	r2, #1
 80028de:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80028e2:	483e      	ldr	r0, [pc, #248]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 80028e4:	f7fe fc28 	bl	8001138 <HAL_GPIO_WritePin>
 80028e8:	2201      	movs	r2, #1
 80028ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028ee:	483b      	ldr	r0, [pc, #236]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 80028f0:	f7fe fc22 	bl	8001138 <HAL_GPIO_WritePin>
 80028f4:	2201      	movs	r2, #1
 80028f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80028fa:	4838      	ldr	r0, [pc, #224]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 80028fc:	f7fe fc1c 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 8002900:	e055      	b.n	80029ae <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8002902:	2200      	movs	r2, #0
 8002904:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002908:	4834      	ldr	r0, [pc, #208]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 800290a:	f7fe fc15 	bl	8001138 <HAL_GPIO_WritePin>
 800290e:	2200      	movs	r2, #0
 8002910:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002914:	4831      	ldr	r0, [pc, #196]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 8002916:	f7fe fc0f 	bl	8001138 <HAL_GPIO_WritePin>
 800291a:	2200      	movs	r2, #0
 800291c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002920:	482e      	ldr	r0, [pc, #184]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 8002922:	f7fe fc09 	bl	8001138 <HAL_GPIO_WritePin>
 8002926:	2200      	movs	r2, #0
 8002928:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800292c:	482b      	ldr	r0, [pc, #172]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 800292e:	f7fe fc03 	bl	8001138 <HAL_GPIO_WritePin>
 8002932:	2200      	movs	r2, #0
 8002934:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002938:	4828      	ldr	r0, [pc, #160]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 800293a:	f7fe fbfd 	bl	8001138 <HAL_GPIO_WritePin>
 800293e:	2200      	movs	r2, #0
 8002940:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002944:	4825      	ldr	r0, [pc, #148]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 8002946:	f7fe fbf7 	bl	8001138 <HAL_GPIO_WritePin>
 800294a:	2200      	movs	r2, #0
 800294c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002950:	4822      	ldr	r0, [pc, #136]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 8002952:	f7fe fbf1 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 8002956:	e02a      	b.n	80029ae <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8002958:	2200      	movs	r2, #0
 800295a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800295e:	481f      	ldr	r0, [pc, #124]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 8002960:	f7fe fbea 	bl	8001138 <HAL_GPIO_WritePin>
 8002964:	2200      	movs	r2, #0
 8002966:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800296a:	481c      	ldr	r0, [pc, #112]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 800296c:	f7fe fbe4 	bl	8001138 <HAL_GPIO_WritePin>
 8002970:	2200      	movs	r2, #0
 8002972:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002976:	4819      	ldr	r0, [pc, #100]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 8002978:	f7fe fbde 	bl	8001138 <HAL_GPIO_WritePin>
 800297c:	2200      	movs	r2, #0
 800297e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002982:	4816      	ldr	r0, [pc, #88]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 8002984:	f7fe fbd8 	bl	8001138 <HAL_GPIO_WritePin>
 8002988:	2200      	movs	r2, #0
 800298a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800298e:	4813      	ldr	r0, [pc, #76]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 8002990:	f7fe fbd2 	bl	8001138 <HAL_GPIO_WritePin>
 8002994:	2200      	movs	r2, #0
 8002996:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800299a:	4810      	ldr	r0, [pc, #64]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 800299c:	f7fe fbcc 	bl	8001138 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 80029a0:	2201      	movs	r2, #1
 80029a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80029a6:	480d      	ldr	r0, [pc, #52]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 80029a8:	f7fe fbc6 	bl	8001138 <HAL_GPIO_WritePin>
				break;
 80029ac:	bf00      	nop
		if(dp == ON)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d106      	bne.n	80029c2 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 80029b4:	2200      	movs	r2, #0
 80029b6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80029ba:	4808      	ldr	r0, [pc, #32]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 80029bc:	f7fe fbbc 	bl	8001138 <HAL_GPIO_WritePin>
}
 80029c0:	e008      	b.n	80029d4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d105      	bne.n	80029d4 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 80029c8:	2201      	movs	r2, #1
 80029ca:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80029ce:	4803      	ldr	r0, [pc, #12]	@ (80029dc <_7SEG_SetNumber+0x7c0>)
 80029d0:	f7fe fbb2 	bl	8001138 <HAL_GPIO_WritePin>
}
 80029d4:	bf00      	nop
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40021000 	.word	0x40021000

080029e0 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80029e6:	2300      	movs	r3, #0
 80029e8:	603b      	str	r3, [r7, #0]
 80029ea:	4b23      	ldr	r3, [pc, #140]	@ (8002a78 <CLCD_GPIO_Init+0x98>)
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	4a22      	ldr	r2, [pc, #136]	@ (8002a78 <CLCD_GPIO_Init+0x98>)
 80029f0:	f043 0310 	orr.w	r3, r3, #16
 80029f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029f6:	4b20      	ldr	r3, [pc, #128]	@ (8002a78 <CLCD_GPIO_Init+0x98>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	f003 0310 	and.w	r3, r3, #16
 80029fe:	603b      	str	r3, [r7, #0]
 8002a00:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8002a02:	2301      	movs	r3, #1
 8002a04:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a06:	2301      	movs	r3, #1
 8002a08:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8002a12:	1d3b      	adds	r3, r7, #4
 8002a14:	4619      	mov	r1, r3
 8002a16:	4819      	ldr	r0, [pc, #100]	@ (8002a7c <CLCD_GPIO_Init+0x9c>)
 8002a18:	f7fe f9da 	bl	8000dd0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8002a20:	1d3b      	adds	r3, r7, #4
 8002a22:	4619      	mov	r1, r3
 8002a24:	4815      	ldr	r0, [pc, #84]	@ (8002a7c <CLCD_GPIO_Init+0x9c>)
 8002a26:	f7fe f9d3 	bl	8000dd0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8002a2a:	2304      	movs	r3, #4
 8002a2c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8002a2e:	1d3b      	adds	r3, r7, #4
 8002a30:	4619      	mov	r1, r3
 8002a32:	4812      	ldr	r0, [pc, #72]	@ (8002a7c <CLCD_GPIO_Init+0x9c>)
 8002a34:	f7fe f9cc 	bl	8000dd0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8002a38:	2310      	movs	r3, #16
 8002a3a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8002a3c:	1d3b      	adds	r3, r7, #4
 8002a3e:	4619      	mov	r1, r3
 8002a40:	480e      	ldr	r0, [pc, #56]	@ (8002a7c <CLCD_GPIO_Init+0x9c>)
 8002a42:	f7fe f9c5 	bl	8000dd0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8002a46:	2320      	movs	r3, #32
 8002a48:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8002a4a:	1d3b      	adds	r3, r7, #4
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	480b      	ldr	r0, [pc, #44]	@ (8002a7c <CLCD_GPIO_Init+0x9c>)
 8002a50:	f7fe f9be 	bl	8000dd0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8002a54:	2340      	movs	r3, #64	@ 0x40
 8002a56:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8002a58:	1d3b      	adds	r3, r7, #4
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	4807      	ldr	r0, [pc, #28]	@ (8002a7c <CLCD_GPIO_Init+0x9c>)
 8002a5e:	f7fe f9b7 	bl	8000dd0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8002a62:	2380      	movs	r3, #128	@ 0x80
 8002a64:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8002a66:	1d3b      	adds	r3, r7, #4
 8002a68:	4619      	mov	r1, r3
 8002a6a:	4804      	ldr	r0, [pc, #16]	@ (8002a7c <CLCD_GPIO_Init+0x9c>)
 8002a6c:	f7fe f9b0 	bl	8000dd0 <HAL_GPIO_Init>
}
 8002a70:	bf00      	nop
 8002a72:	3718      	adds	r7, #24
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40021000 	.word	0x40021000

08002a80 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8002a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	da04      	bge.n	8002a9c <CLCD_Write_Instruction+0x1c>
 8002a92:	4b5f      	ldr	r3, [pc, #380]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a9a:	e003      	b.n	8002aa4 <CLCD_Write_Instruction+0x24>
 8002a9c:	4b5c      	ldr	r3, [pc, #368]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002aa4:	4a5a      	ldr	r2, [pc, #360]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002aa6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d004      	beq.n	8002abc <CLCD_Write_Instruction+0x3c>
 8002ab2:	4b57      	ldr	r3, [pc, #348]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002aba:	e003      	b.n	8002ac4 <CLCD_Write_Instruction+0x44>
 8002abc:	4b54      	ldr	r3, [pc, #336]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ac4:	4a52      	ldr	r2, [pc, #328]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002ac6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	f003 0320 	and.w	r3, r3, #32
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d004      	beq.n	8002adc <CLCD_Write_Instruction+0x5c>
 8002ad2:	4b4f      	ldr	r3, [pc, #316]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	f043 0320 	orr.w	r3, r3, #32
 8002ada:	e003      	b.n	8002ae4 <CLCD_Write_Instruction+0x64>
 8002adc:	4b4c      	ldr	r3, [pc, #304]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002ade:	695b      	ldr	r3, [r3, #20]
 8002ae0:	f023 0320 	bic.w	r3, r3, #32
 8002ae4:	4a4a      	ldr	r2, [pc, #296]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002ae6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8002ae8:	79fb      	ldrb	r3, [r7, #7]
 8002aea:	f003 0310 	and.w	r3, r3, #16
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d004      	beq.n	8002afc <CLCD_Write_Instruction+0x7c>
 8002af2:	4b47      	ldr	r3, [pc, #284]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	f043 0310 	orr.w	r3, r3, #16
 8002afa:	e003      	b.n	8002b04 <CLCD_Write_Instruction+0x84>
 8002afc:	4b44      	ldr	r3, [pc, #272]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	f023 0310 	bic.w	r3, r3, #16
 8002b04:	4a42      	ldr	r2, [pc, #264]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b06:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8002b08:	4b41      	ldr	r3, [pc, #260]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b0a:	695b      	ldr	r3, [r3, #20]
 8002b0c:	4a40      	ldr	r2, [pc, #256]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b0e:	f023 0301 	bic.w	r3, r3, #1
 8002b12:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8002b14:	4b3e      	ldr	r3, [pc, #248]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b16:	695b      	ldr	r3, [r3, #20]
 8002b18:	4a3d      	ldr	r2, [pc, #244]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b1a:	f023 0302 	bic.w	r3, r3, #2
 8002b1e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002b20:	4b3b      	ldr	r3, [pc, #236]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b22:	695b      	ldr	r3, [r3, #20]
 8002b24:	4a3a      	ldr	r2, [pc, #232]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b26:	f023 0304 	bic.w	r3, r3, #4
 8002b2a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8002b2c:	4b38      	ldr	r3, [pc, #224]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b2e:	695b      	ldr	r3, [r3, #20]
 8002b30:	4a37      	ldr	r2, [pc, #220]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b32:	f043 0304 	orr.w	r3, r3, #4
 8002b36:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002b38:	4b35      	ldr	r3, [pc, #212]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	4a34      	ldr	r2, [pc, #208]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b3e:	f023 0304 	bic.w	r3, r3, #4
 8002b42:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8002b44:	79fb      	ldrb	r3, [r7, #7]
 8002b46:	f003 0308 	and.w	r3, r3, #8
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d004      	beq.n	8002b58 <CLCD_Write_Instruction+0xd8>
 8002b4e:	4b30      	ldr	r3, [pc, #192]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b56:	e003      	b.n	8002b60 <CLCD_Write_Instruction+0xe0>
 8002b58:	4b2d      	ldr	r3, [pc, #180]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b5a:	695b      	ldr	r3, [r3, #20]
 8002b5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b60:	4a2b      	ldr	r2, [pc, #172]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b62:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8002b64:	79fb      	ldrb	r3, [r7, #7]
 8002b66:	f003 0304 	and.w	r3, r3, #4
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d004      	beq.n	8002b78 <CLCD_Write_Instruction+0xf8>
 8002b6e:	4b28      	ldr	r3, [pc, #160]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b76:	e003      	b.n	8002b80 <CLCD_Write_Instruction+0x100>
 8002b78:	4b25      	ldr	r3, [pc, #148]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b7a:	695b      	ldr	r3, [r3, #20]
 8002b7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b80:	4a23      	ldr	r2, [pc, #140]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b82:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d004      	beq.n	8002b98 <CLCD_Write_Instruction+0x118>
 8002b8e:	4b20      	ldr	r3, [pc, #128]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	f043 0320 	orr.w	r3, r3, #32
 8002b96:	e003      	b.n	8002ba0 <CLCD_Write_Instruction+0x120>
 8002b98:	4b1d      	ldr	r3, [pc, #116]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002b9a:	695b      	ldr	r3, [r3, #20]
 8002b9c:	f023 0320 	bic.w	r3, r3, #32
 8002ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002ba2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8002ba4:	79fb      	ldrb	r3, [r7, #7]
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d004      	beq.n	8002bb8 <CLCD_Write_Instruction+0x138>
 8002bae:	4b18      	ldr	r3, [pc, #96]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	f043 0310 	orr.w	r3, r3, #16
 8002bb6:	e003      	b.n	8002bc0 <CLCD_Write_Instruction+0x140>
 8002bb8:	4b15      	ldr	r3, [pc, #84]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bba:	695b      	ldr	r3, [r3, #20]
 8002bbc:	f023 0310 	bic.w	r3, r3, #16
 8002bc0:	4a13      	ldr	r2, [pc, #76]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bc2:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8002bc4:	4b12      	ldr	r3, [pc, #72]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	4a11      	ldr	r2, [pc, #68]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bca:	f023 0301 	bic.w	r3, r3, #1
 8002bce:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8002bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	4a0e      	ldr	r2, [pc, #56]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bd6:	f023 0302 	bic.w	r3, r3, #2
 8002bda:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bde:	695b      	ldr	r3, [r3, #20]
 8002be0:	4a0b      	ldr	r2, [pc, #44]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002be2:	f023 0304 	bic.w	r3, r3, #4
 8002be6:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8002be8:	4b09      	ldr	r3, [pc, #36]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	4a08      	ldr	r2, [pc, #32]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bee:	f043 0304 	orr.w	r3, r3, #4
 8002bf2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002bf4:	4b06      	ldr	r3, [pc, #24]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	4a05      	ldr	r2, [pc, #20]	@ (8002c10 <CLCD_Write_Instruction+0x190>)
 8002bfa:	f023 0304 	bic.w	r3, r3, #4
 8002bfe:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8002c00:	2001      	movs	r0, #1
 8002c02:	f7fd ffaf 	bl	8000b64 <HAL_Delay>
}
 8002c06:	bf00      	nop
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	40021000 	.word	0x40021000

08002c14 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8002c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	da04      	bge.n	8002c30 <CLCD_Write_Display+0x1c>
 8002c26:	4b5f      	ldr	r3, [pc, #380]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c2e:	e003      	b.n	8002c38 <CLCD_Write_Display+0x24>
 8002c30:	4b5c      	ldr	r3, [pc, #368]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c32:	695b      	ldr	r3, [r3, #20]
 8002c34:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c38:	4a5a      	ldr	r2, [pc, #360]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c3a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d004      	beq.n	8002c50 <CLCD_Write_Display+0x3c>
 8002c46:	4b57      	ldr	r3, [pc, #348]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c4e:	e003      	b.n	8002c58 <CLCD_Write_Display+0x44>
 8002c50:	4b54      	ldr	r3, [pc, #336]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c58:	4a52      	ldr	r2, [pc, #328]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c5a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8002c5c:	79fb      	ldrb	r3, [r7, #7]
 8002c5e:	f003 0320 	and.w	r3, r3, #32
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d004      	beq.n	8002c70 <CLCD_Write_Display+0x5c>
 8002c66:	4b4f      	ldr	r3, [pc, #316]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	f043 0320 	orr.w	r3, r3, #32
 8002c6e:	e003      	b.n	8002c78 <CLCD_Write_Display+0x64>
 8002c70:	4b4c      	ldr	r3, [pc, #304]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c72:	695b      	ldr	r3, [r3, #20]
 8002c74:	f023 0320 	bic.w	r3, r3, #32
 8002c78:	4a4a      	ldr	r2, [pc, #296]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c7a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8002c7c:	79fb      	ldrb	r3, [r7, #7]
 8002c7e:	f003 0310 	and.w	r3, r3, #16
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d004      	beq.n	8002c90 <CLCD_Write_Display+0x7c>
 8002c86:	4b47      	ldr	r3, [pc, #284]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	f043 0310 	orr.w	r3, r3, #16
 8002c8e:	e003      	b.n	8002c98 <CLCD_Write_Display+0x84>
 8002c90:	4b44      	ldr	r3, [pc, #272]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c92:	695b      	ldr	r3, [r3, #20]
 8002c94:	f023 0310 	bic.w	r3, r3, #16
 8002c98:	4a42      	ldr	r2, [pc, #264]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c9a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8002c9c:	4b41      	ldr	r3, [pc, #260]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002c9e:	695b      	ldr	r3, [r3, #20]
 8002ca0:	4a40      	ldr	r2, [pc, #256]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002ca2:	f043 0301 	orr.w	r3, r3, #1
 8002ca6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8002ca8:	4b3e      	ldr	r3, [pc, #248]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	4a3d      	ldr	r2, [pc, #244]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002cae:	f023 0302 	bic.w	r3, r3, #2
 8002cb2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002cb4:	4b3b      	ldr	r3, [pc, #236]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002cb6:	695b      	ldr	r3, [r3, #20]
 8002cb8:	4a3a      	ldr	r2, [pc, #232]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002cba:	f023 0304 	bic.w	r3, r3, #4
 8002cbe:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8002cc0:	4b38      	ldr	r3, [pc, #224]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002cc2:	695b      	ldr	r3, [r3, #20]
 8002cc4:	4a37      	ldr	r2, [pc, #220]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002cc6:	f043 0304 	orr.w	r3, r3, #4
 8002cca:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002ccc:	4b35      	ldr	r3, [pc, #212]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	4a34      	ldr	r2, [pc, #208]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002cd2:	f023 0304 	bic.w	r3, r3, #4
 8002cd6:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8002cd8:	79fb      	ldrb	r3, [r7, #7]
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d004      	beq.n	8002cec <CLCD_Write_Display+0xd8>
 8002ce2:	4b30      	ldr	r3, [pc, #192]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cea:	e003      	b.n	8002cf4 <CLCD_Write_Display+0xe0>
 8002cec:	4b2d      	ldr	r3, [pc, #180]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002cee:	695b      	ldr	r3, [r3, #20]
 8002cf0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cf4:	4a2b      	ldr	r2, [pc, #172]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002cf6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8002cf8:	79fb      	ldrb	r3, [r7, #7]
 8002cfa:	f003 0304 	and.w	r3, r3, #4
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d004      	beq.n	8002d0c <CLCD_Write_Display+0xf8>
 8002d02:	4b28      	ldr	r3, [pc, #160]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d04:	695b      	ldr	r3, [r3, #20]
 8002d06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d0a:	e003      	b.n	8002d14 <CLCD_Write_Display+0x100>
 8002d0c:	4b25      	ldr	r3, [pc, #148]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d0e:	695b      	ldr	r3, [r3, #20]
 8002d10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d14:	4a23      	ldr	r2, [pc, #140]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d16:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8002d18:	79fb      	ldrb	r3, [r7, #7]
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d004      	beq.n	8002d2c <CLCD_Write_Display+0x118>
 8002d22:	4b20      	ldr	r3, [pc, #128]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	f043 0320 	orr.w	r3, r3, #32
 8002d2a:	e003      	b.n	8002d34 <CLCD_Write_Display+0x120>
 8002d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d2e:	695b      	ldr	r3, [r3, #20]
 8002d30:	f023 0320 	bic.w	r3, r3, #32
 8002d34:	4a1b      	ldr	r2, [pc, #108]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d36:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d004      	beq.n	8002d4c <CLCD_Write_Display+0x138>
 8002d42:	4b18      	ldr	r3, [pc, #96]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	f043 0310 	orr.w	r3, r3, #16
 8002d4a:	e003      	b.n	8002d54 <CLCD_Write_Display+0x140>
 8002d4c:	4b15      	ldr	r3, [pc, #84]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	f023 0310 	bic.w	r3, r3, #16
 8002d54:	4a13      	ldr	r2, [pc, #76]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d56:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8002d58:	4b12      	ldr	r3, [pc, #72]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	4a11      	ldr	r2, [pc, #68]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d5e:	f043 0301 	orr.w	r3, r3, #1
 8002d62:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8002d64:	4b0f      	ldr	r3, [pc, #60]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	4a0e      	ldr	r2, [pc, #56]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d6a:	f023 0302 	bic.w	r3, r3, #2
 8002d6e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002d70:	4b0c      	ldr	r3, [pc, #48]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d72:	695b      	ldr	r3, [r3, #20]
 8002d74:	4a0b      	ldr	r2, [pc, #44]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d76:	f023 0304 	bic.w	r3, r3, #4
 8002d7a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8002d7c:	4b09      	ldr	r3, [pc, #36]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	4a08      	ldr	r2, [pc, #32]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d82:	f043 0304 	orr.w	r3, r3, #4
 8002d86:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8002d88:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d8a:	695b      	ldr	r3, [r3, #20]
 8002d8c:	4a05      	ldr	r2, [pc, #20]	@ (8002da4 <CLCD_Write_Display+0x190>)
 8002d8e:	f023 0304 	bic.w	r3, r3, #4
 8002d92:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8002d94:	2001      	movs	r0, #1
 8002d96:	f7fd fee5 	bl	8000b64 <HAL_Delay>
}
 8002d9a:	bf00      	nop
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40021000 	.word	0x40021000

08002da8 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	460a      	mov	r2, r1
 8002db2:	71fb      	strb	r3, [r7, #7]
 8002db4:	4613      	mov	r3, r2
 8002db6:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 8002db8:	79bb      	ldrb	r3, [r7, #6]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d002      	beq.n	8002dc4 <CLCD_Gotoxy+0x1c>
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d007      	beq.n	8002dd2 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 8002dc2:	e00d      	b.n	8002de0 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	3b80      	subs	r3, #128	@ 0x80
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff fe58 	bl	8002a80 <CLCD_Write_Instruction>
 8002dd0:	e006      	b.n	8002de0 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 8002dd2:	79fb      	ldrb	r3, [r7, #7]
 8002dd4:	3b40      	subs	r3, #64	@ 0x40
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff fe51 	bl	8002a80 <CLCD_Write_Instruction>
 8002dde:	bf00      	nop
}
 8002de0:	bf00      	nop
 8002de2:	3708      	adds	r7, #8
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	603a      	str	r2, [r7, #0]
 8002df2:	71fb      	strb	r3, [r7, #7]
 8002df4:	460b      	mov	r3, r1
 8002df6:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 8002dfc:	79ba      	ldrb	r2, [r7, #6]
 8002dfe:	79fb      	ldrb	r3, [r7, #7]
 8002e00:	4611      	mov	r1, r2
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff ffd0 	bl	8002da8 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8002e08:	683a      	ldr	r2, [r7, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff feff 	bl	8002c14 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	4413      	add	r3, r2
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1ef      	bne.n	8002e08 <CLCD_Puts+0x20>
}
 8002e28:	bf00      	nop
 8002e2a:	bf00      	nop
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <CLCD_Init>:

void CLCD_Init(void)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8002e36:	2064      	movs	r0, #100	@ 0x64
 8002e38:	f7fd fe94 	bl	8000b64 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8002e3c:	2028      	movs	r0, #40	@ 0x28
 8002e3e:	f7ff fe1f 	bl	8002a80 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8002e42:	200a      	movs	r0, #10
 8002e44:	f7fd fe8e 	bl	8000b64 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8002e48:	2028      	movs	r0, #40	@ 0x28
 8002e4a:	f7ff fe19 	bl	8002a80 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8002e4e:	200a      	movs	r0, #10
 8002e50:	f7fd fe88 	bl	8000b64 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8002e54:	200c      	movs	r0, #12
 8002e56:	f7ff fe13 	bl	8002a80 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8002e5a:	2006      	movs	r0, #6
 8002e5c:	f7ff fe10 	bl	8002a80 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8002e60:	2002      	movs	r0, #2
 8002e62:	f7ff fe0d 	bl	8002a80 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8002e66:	2001      	movs	r0, #1
 8002e68:	f7ff fe0a 	bl	8002a80 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	f7ff fe07 	bl	8002a80 <CLCD_Write_Instruction>
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <app_init>:

void operation_clock(void);
void operate_stopwatch(void);

void app_init(void)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 8002e7c:	4805      	ldr	r0, [pc, #20]	@ (8002e94 <app_init+0x1c>)
 8002e7e:	f7fe fe29 	bl	8001ad4 <HAL_TIM_Base_Start_IT>
	_7SEG_GPIO_Init();
 8002e82:	f7ff f8e5 	bl	8002050 <_7SEG_GPIO_Init>
	CLCD_GPIO_Init();
 8002e86:	f7ff fdab 	bl	80029e0 <CLCD_GPIO_Init>
	CLCD_Init();
 8002e8a:	f7ff ffd2 	bl	8002e32 <CLCD_Init>
}
 8002e8e:	bf00      	nop
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	200000cc 	.word	0x200000cc

08002e98 <app_loop>:

void app_loop(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
	update(BUTTON_1);
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	f000 f8c3 	bl	8003028 <update>
	update(BUTTON_2);
 8002ea2:	2001      	movs	r0, #1
 8002ea4:	f000 f8c0 	bl	8003028 <update>
	update(BUTTON_3);
 8002ea8:	2002      	movs	r0, #2
 8002eaa:	f000 f8bd 	bl	8003028 <update>

	if(is_pressed(BUTTON_1)) toggle(LEFT_RED);
 8002eae:	2000      	movs	r0, #0
 8002eb0:	f000 f8de 	bl	8003070 <is_pressed>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d002      	beq.n	8002ec0 <app_loop+0x28>
 8002eba:	2000      	movs	r0, #0
 8002ebc:	f000 fa10 	bl	80032e0 <toggle>
	if(is_pressed(BUTTON_2)) toggle(LEFT_GREEN);
 8002ec0:	2001      	movs	r0, #1
 8002ec2:	f000 f8d5 	bl	8003070 <is_pressed>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d002      	beq.n	8002ed2 <app_loop+0x3a>
 8002ecc:	2001      	movs	r0, #1
 8002ece:	f000 fa07 	bl	80032e0 <toggle>
	if(is_pressed(BUTTON_3)) toggle(LEFT_BLUE);
 8002ed2:	2002      	movs	r0, #2
 8002ed4:	f000 f8cc 	bl	8003070 <is_pressed>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d002      	beq.n	8002ee4 <app_loop+0x4c>
 8002ede:	2002      	movs	r0, #2
 8002ee0:	f000 f9fe 	bl	80032e0 <toggle>

	if(is_released(BUTTON_1)) toggle(RIGHT_RED);
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	f000 f8e7 	bl	80030b8 <is_released>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d002      	beq.n	8002ef6 <app_loop+0x5e>
 8002ef0:	2003      	movs	r0, #3
 8002ef2:	f000 f9f5 	bl	80032e0 <toggle>
	if(is_released(BUTTON_2)) toggle(RIGHT_GREEN);
 8002ef6:	2001      	movs	r0, #1
 8002ef8:	f000 f8de 	bl	80030b8 <is_released>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d002      	beq.n	8002f08 <app_loop+0x70>
 8002f02:	2004      	movs	r0, #4
 8002f04:	f000 f9ec 	bl	80032e0 <toggle>
	if(is_released(BUTTON_3)) toggle(RIGHT_BLUE);
 8002f08:	2002      	movs	r0, #2
 8002f0a:	f000 f8d5 	bl	80030b8 <is_released>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d002      	beq.n	8002f1a <app_loop+0x82>
 8002f14:	2005      	movs	r0, #5
 8002f16:	f000 f9e3 	bl	80032e0 <toggle>

	operate_segment(state != STOPPED);
 8002f1a:	4b11      	ldr	r3, [pc, #68]	@ (8002f60 <app_loop+0xc8>)
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	bf14      	ite	ne
 8002f22:	2301      	movne	r3, #1
 8002f24:	2300      	moveq	r3, #0
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f000 f9f7 	bl	800331c <operate_segment>
	operate_lcd();
 8002f2e:	f000 f8e7 	bl	8003100 <operate_lcd>

	switch (mode)
 8002f32:	4b0c      	ldr	r3, [pc, #48]	@ (8002f64 <app_loop+0xcc>)
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	d80f      	bhi.n	8002f5a <app_loop+0xc2>
 8002f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f40 <app_loop+0xa8>)
 8002f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f40:	08002f5b 	.word	0x08002f5b
 8002f44:	08002f5b 	.word	0x08002f5b
 8002f48:	08002f55 	.word	0x08002f55
 8002f4c:	08002f5b 	.word	0x08002f5b
 8002f50:	08002f5b 	.word	0x08002f5b
	case CLOCK:
		return;
	case TIMER:
		return;
	case STOPWATCH:
		operate_stopwatch();
 8002f54:	f000 f808 	bl	8002f68 <operate_stopwatch>
		return;
 8002f58:	e000      	b.n	8002f5c <app_loop+0xc4>
	case ALARM:
		return;
	case MUSIC_PLAYER:
		return;
	default:
		return;
 8002f5a:	bf00      	nop
	}
}
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	2000011c 	.word	0x2000011c
 8002f64:	20000009 	.word	0x20000009

08002f68 <operate_stopwatch>:

void operate_stopwatch(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
	switch (state)
 8002f6c:	4b21      	ldr	r3, [pc, #132]	@ (8002ff4 <operate_stopwatch+0x8c>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d012      	beq.n	8002f9a <operate_stopwatch+0x32>
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	dc35      	bgt.n	8002fe4 <operate_stopwatch+0x7c>
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d002      	beq.n	8002f82 <operate_stopwatch+0x1a>
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d01e      	beq.n	8002fbe <operate_stopwatch+0x56>
	case PAUSED:
		if (is_released(BUTTON_2)) state = RUNNING;
		if (is_released(BUTTON_3)) state = STOPPED;
		return;
	default:
		return;
 8002f80:	e030      	b.n	8002fe4 <operate_stopwatch+0x7c>
		set_current_time_zero();
 8002f82:	f000 fa1d 	bl	80033c0 <set_current_time_zero>
		if (is_released(BUTTON_2)) state = RUNNING;
 8002f86:	2001      	movs	r0, #1
 8002f88:	f000 f896 	bl	80030b8 <is_released>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d02a      	beq.n	8002fe8 <operate_stopwatch+0x80>
 8002f92:	4b18      	ldr	r3, [pc, #96]	@ (8002ff4 <operate_stopwatch+0x8c>)
 8002f94:	2202      	movs	r2, #2
 8002f96:	701a      	strb	r2, [r3, #0]
		return;
 8002f98:	e026      	b.n	8002fe8 <operate_stopwatch+0x80>
		if (is_released(BUTTON_2)) state = PAUSED;
 8002f9a:	2001      	movs	r0, #1
 8002f9c:	f000 f88c 	bl	80030b8 <is_released>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d002      	beq.n	8002fac <operate_stopwatch+0x44>
 8002fa6:	4b13      	ldr	r3, [pc, #76]	@ (8002ff4 <operate_stopwatch+0x8c>)
 8002fa8:	2201      	movs	r2, #1
 8002faa:	701a      	strb	r2, [r3, #0]
		if (is_released(BUTTON_4)) set_lap_time();
 8002fac:	2003      	movs	r0, #3
 8002fae:	f000 f883 	bl	80030b8 <is_released>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d019      	beq.n	8002fec <operate_stopwatch+0x84>
 8002fb8:	f000 fa1a 	bl	80033f0 <set_lap_time>
		return;
 8002fbc:	e016      	b.n	8002fec <operate_stopwatch+0x84>
		if (is_released(BUTTON_2)) state = RUNNING;
 8002fbe:	2001      	movs	r0, #1
 8002fc0:	f000 f87a 	bl	80030b8 <is_released>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d002      	beq.n	8002fd0 <operate_stopwatch+0x68>
 8002fca:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff4 <operate_stopwatch+0x8c>)
 8002fcc:	2202      	movs	r2, #2
 8002fce:	701a      	strb	r2, [r3, #0]
		if (is_released(BUTTON_3)) state = STOPPED;
 8002fd0:	2002      	movs	r0, #2
 8002fd2:	f000 f871 	bl	80030b8 <is_released>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d009      	beq.n	8002ff0 <operate_stopwatch+0x88>
 8002fdc:	4b05      	ldr	r3, [pc, #20]	@ (8002ff4 <operate_stopwatch+0x8c>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	701a      	strb	r2, [r3, #0]
		return;
 8002fe2:	e005      	b.n	8002ff0 <operate_stopwatch+0x88>
		return;
 8002fe4:	bf00      	nop
 8002fe6:	e004      	b.n	8002ff2 <operate_stopwatch+0x8a>
		return;
 8002fe8:	bf00      	nop
 8002fea:	e002      	b.n	8002ff2 <operate_stopwatch+0x8a>
		return;
 8002fec:	bf00      	nop
 8002fee:	e000      	b.n	8002ff2 <operate_stopwatch+0x8a>
		return;
 8002ff0:	bf00      	nop
	}
}
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	2000011c 	.word	0x2000011c

08002ff8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a06      	ldr	r2, [pc, #24]	@ (8003020 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d105      	bne.n	8003016 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		if (state == RUNNING) increase_current_time();
 800300a:	4b06      	ldr	r3, [pc, #24]	@ (8003024 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b02      	cmp	r3, #2
 8003010:	d101      	bne.n	8003016 <HAL_TIM_PeriodElapsedCallback+0x1e>
 8003012:	f000 f9c7 	bl	80033a4 <increase_current_time>
	}
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40001000 	.word	0x40001000
 8003024:	2000011c 	.word	0x2000011c

08003028 <update>:
		{ BUTTON_3_GPIO_Port, BUTTON_3_Pin },
		{ BUTTON_4_GPIO_Port, BUTTON_4_Pin }
};

void update(InputIndex index)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	71fb      	strb	r3, [r7, #7]
	InputConfig* config = &input_config[index];
 8003032:	79fb      	ldrb	r3, [r7, #7]
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	4a0d      	ldr	r2, [pc, #52]	@ (800306c <update+0x44>)
 8003038:	4413      	add	r3, r2
 800303a:	60fb      	str	r3, [r7, #12]
	config->last_state = config->state;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	79da      	ldrb	r2, [r3, #7]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	719a      	strb	r2, [r3, #6]
	config->state = HAL_GPIO_ReadPin(config->port, config->pin);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	889b      	ldrh	r3, [r3, #4]
 800304c:	4619      	mov	r1, r3
 800304e:	4610      	mov	r0, r2
 8003050:	f7fe f85a 	bl	8001108 <HAL_GPIO_ReadPin>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	bf14      	ite	ne
 800305a:	2301      	movne	r3, #1
 800305c:	2300      	moveq	r3, #0
 800305e:	b2da      	uxtb	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	71da      	strb	r2, [r3, #7]
}
 8003064:	bf00      	nop
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	2000000c 	.word	0x2000000c

08003070 <is_pressed>:

	return config->state;
}

bool is_pressed(InputIndex index)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	4603      	mov	r3, r0
 8003078:	71fb      	strb	r3, [r7, #7]
	InputConfig* config = &input_config[index];
 800307a:	79fb      	ldrb	r3, [r7, #7]
 800307c:	00db      	lsls	r3, r3, #3
 800307e:	4a0d      	ldr	r2, [pc, #52]	@ (80030b4 <is_pressed+0x44>)
 8003080:	4413      	add	r3, r2
 8003082:	60fb      	str	r3, [r7, #12]

	return !config->last_state && config->state;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	799b      	ldrb	r3, [r3, #6]
 8003088:	f083 0301 	eor.w	r3, r3, #1
 800308c:	b2db      	uxtb	r3, r3
 800308e:	2b00      	cmp	r3, #0
 8003090:	d005      	beq.n	800309e <is_pressed+0x2e>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	79db      	ldrb	r3, [r3, #7]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <is_pressed+0x2e>
 800309a:	2301      	movs	r3, #1
 800309c:	e000      	b.n	80030a0 <is_pressed+0x30>
 800309e:	2300      	movs	r3, #0
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	b2db      	uxtb	r3, r3
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3714      	adds	r7, #20
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	2000000c 	.word	0x2000000c

080030b8 <is_released>:

bool is_released(InputIndex index)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
 80030be:	4603      	mov	r3, r0
 80030c0:	71fb      	strb	r3, [r7, #7]
	InputConfig* config = &input_config[index];
 80030c2:	79fb      	ldrb	r3, [r7, #7]
 80030c4:	00db      	lsls	r3, r3, #3
 80030c6:	4a0d      	ldr	r2, [pc, #52]	@ (80030fc <is_released+0x44>)
 80030c8:	4413      	add	r3, r2
 80030ca:	60fb      	str	r3, [r7, #12]

	return config->last_state && !config->state;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	799b      	ldrb	r3, [r3, #6]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d008      	beq.n	80030e6 <is_released+0x2e>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	79db      	ldrb	r3, [r3, #7]
 80030d8:	f083 0301 	eor.w	r3, r3, #1
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <is_released+0x2e>
 80030e2:	2301      	movs	r3, #1
 80030e4:	e000      	b.n	80030e8 <is_released+0x30>
 80030e6:	2300      	movs	r3, #0
 80030e8:	f003 0301 	and.w	r3, r3, #1
 80030ec:	b2db      	uxtb	r3, r3
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3714      	adds	r7, #20
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	2000000c 	.word	0x2000000c

08003100 <operate_lcd>:


#include <lcd.h>

void operate_lcd(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b090      	sub	sp, #64	@ 0x40
 8003104:	af04      	add	r7, sp, #16
	char buffer[16];
	uint32_t current_time = get_current_time();
 8003106:	f000 f967 	bl	80033d8 <get_current_time>
 800310a:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uint32_t miliseconds  = (current_time /    1)           % 1000;
 800310c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800310e:	4a51      	ldr	r2, [pc, #324]	@ (8003254 <operate_lcd+0x154>)
 8003110:	fba2 1203 	umull	r1, r2, r2, r3
 8003114:	0992      	lsrs	r2, r2, #6
 8003116:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800311a:	fb01 f202 	mul.w	r2, r1, r2
 800311e:	1a9b      	subs	r3, r3, r2
 8003120:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t seconds      = (current_time / 1000)           %   60;
 8003122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003124:	4a4b      	ldr	r2, [pc, #300]	@ (8003254 <operate_lcd+0x154>)
 8003126:	fba2 2303 	umull	r2, r3, r2, r3
 800312a:	099a      	lsrs	r2, r3, #6
 800312c:	4b4a      	ldr	r3, [pc, #296]	@ (8003258 <operate_lcd+0x158>)
 800312e:	fba3 1302 	umull	r1, r3, r3, r2
 8003132:	0959      	lsrs	r1, r3, #5
 8003134:	460b      	mov	r3, r1
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	1a5b      	subs	r3, r3, r1
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t minutes      = (current_time / 1000 / 60)      %   60;
 8003140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003142:	4a46      	ldr	r2, [pc, #280]	@ (800325c <operate_lcd+0x15c>)
 8003144:	fba2 2303 	umull	r2, r3, r2, r3
 8003148:	0b9a      	lsrs	r2, r3, #14
 800314a:	4b43      	ldr	r3, [pc, #268]	@ (8003258 <operate_lcd+0x158>)
 800314c:	fba3 1302 	umull	r1, r3, r3, r2
 8003150:	0959      	lsrs	r1, r3, #5
 8003152:	460b      	mov	r3, r1
 8003154:	011b      	lsls	r3, r3, #4
 8003156:	1a5b      	subs	r3, r3, r1
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	623b      	str	r3, [r7, #32]
	uint32_t hours        = (current_time / 1000 / 60 / 60) %  100;
 800315e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003160:	4a3f      	ldr	r2, [pc, #252]	@ (8003260 <operate_lcd+0x160>)
 8003162:	fba2 2303 	umull	r2, r3, r2, r3
 8003166:	0d5b      	lsrs	r3, r3, #21
 8003168:	4a3e      	ldr	r2, [pc, #248]	@ (8003264 <operate_lcd+0x164>)
 800316a:	fba2 1203 	umull	r1, r2, r2, r3
 800316e:	0952      	lsrs	r2, r2, #5
 8003170:	2164      	movs	r1, #100	@ 0x64
 8003172:	fb01 f202 	mul.w	r2, r1, r2
 8003176:	1a9b      	subs	r3, r3, r2
 8003178:	61fb      	str	r3, [r7, #28]

	sprintf(buffer, "STW %02d:%02d:%02d.%03d", hours, minutes, seconds, miliseconds);
 800317a:	1d38      	adds	r0, r7, #4
 800317c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800317e:	9301      	str	r3, [sp, #4]
 8003180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	6a3b      	ldr	r3, [r7, #32]
 8003186:	69fa      	ldr	r2, [r7, #28]
 8003188:	4937      	ldr	r1, [pc, #220]	@ (8003268 <operate_lcd+0x168>)
 800318a:	f000 f969 	bl	8003460 <siprintf>
	CLCD_Puts(0, 0, (unsigned char *) buffer);
 800318e:	1d3b      	adds	r3, r7, #4
 8003190:	461a      	mov	r2, r3
 8003192:	2100      	movs	r1, #0
 8003194:	2000      	movs	r0, #0
 8003196:	f7ff fe27 	bl	8002de8 <CLCD_Puts>





	uint8_t lap_count = get_lap_count();
 800319a:	f000 f955 	bl	8003448 <get_lap_count>
 800319e:	4603      	mov	r3, r0
 80031a0:	76fb      	strb	r3, [r7, #27]
	if (lap_count == 0) return;
 80031a2:	7efb      	ldrb	r3, [r7, #27]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d050      	beq.n	800324a <operate_lcd+0x14a>

	uint32_t lap_time = get_lap_time(lap_count - 1);
 80031a8:	7efb      	ldrb	r3, [r7, #27]
 80031aa:	3b01      	subs	r3, #1
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	4618      	mov	r0, r3
 80031b0:	f000 f938 	bl	8003424 <get_lap_time>
 80031b4:	6178      	str	r0, [r7, #20]
	miliseconds       = (lap_time /    1)           % 1000;
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	4a26      	ldr	r2, [pc, #152]	@ (8003254 <operate_lcd+0x154>)
 80031ba:	fba2 1203 	umull	r1, r2, r2, r3
 80031be:	0992      	lsrs	r2, r2, #6
 80031c0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80031c4:	fb01 f202 	mul.w	r2, r1, r2
 80031c8:	1a9b      	subs	r3, r3, r2
 80031ca:	62bb      	str	r3, [r7, #40]	@ 0x28
	seconds           = (lap_time / 1000)           %   60;
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	4a21      	ldr	r2, [pc, #132]	@ (8003254 <operate_lcd+0x154>)
 80031d0:	fba2 2303 	umull	r2, r3, r2, r3
 80031d4:	099a      	lsrs	r2, r3, #6
 80031d6:	4b20      	ldr	r3, [pc, #128]	@ (8003258 <operate_lcd+0x158>)
 80031d8:	fba3 1302 	umull	r1, r3, r3, r2
 80031dc:	0959      	lsrs	r1, r3, #5
 80031de:	460b      	mov	r3, r1
 80031e0:	011b      	lsls	r3, r3, #4
 80031e2:	1a5b      	subs	r3, r3, r1
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	627b      	str	r3, [r7, #36]	@ 0x24
	minutes           = (lap_time / 1000 / 60)      %   60;
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	4a1b      	ldr	r2, [pc, #108]	@ (800325c <operate_lcd+0x15c>)
 80031ee:	fba2 2303 	umull	r2, r3, r2, r3
 80031f2:	0b9a      	lsrs	r2, r3, #14
 80031f4:	4b18      	ldr	r3, [pc, #96]	@ (8003258 <operate_lcd+0x158>)
 80031f6:	fba3 1302 	umull	r1, r3, r3, r2
 80031fa:	0959      	lsrs	r1, r3, #5
 80031fc:	460b      	mov	r3, r1
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	1a5b      	subs	r3, r3, r1
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	623b      	str	r3, [r7, #32]
	hours             = (lap_time / 1000 / 60 / 60) %  100;
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	4a15      	ldr	r2, [pc, #84]	@ (8003260 <operate_lcd+0x160>)
 800320c:	fba2 2303 	umull	r2, r3, r2, r3
 8003210:	0d5b      	lsrs	r3, r3, #21
 8003212:	4a14      	ldr	r2, [pc, #80]	@ (8003264 <operate_lcd+0x164>)
 8003214:	fba2 1203 	umull	r1, r2, r2, r3
 8003218:	0952      	lsrs	r2, r2, #5
 800321a:	2164      	movs	r1, #100	@ 0x64
 800321c:	fb01 f202 	mul.w	r2, r1, r2
 8003220:	1a9b      	subs	r3, r3, r2
 8003222:	61fb      	str	r3, [r7, #28]

	sprintf(buffer, "LP%d %02d:%02d:%02d.%03d", lap_count, hours, minutes, seconds, miliseconds);
 8003224:	7efa      	ldrb	r2, [r7, #27]
 8003226:	1d38      	adds	r0, r7, #4
 8003228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800322a:	9302      	str	r3, [sp, #8]
 800322c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322e:	9301      	str	r3, [sp, #4]
 8003230:	6a3b      	ldr	r3, [r7, #32]
 8003232:	9300      	str	r3, [sp, #0]
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	490d      	ldr	r1, [pc, #52]	@ (800326c <operate_lcd+0x16c>)
 8003238:	f000 f912 	bl	8003460 <siprintf>
	CLCD_Puts(0, 1, (unsigned char *) buffer);
 800323c:	1d3b      	adds	r3, r7, #4
 800323e:	461a      	mov	r2, r3
 8003240:	2101      	movs	r1, #1
 8003242:	2000      	movs	r0, #0
 8003244:	f7ff fdd0 	bl	8002de8 <CLCD_Puts>
 8003248:	e000      	b.n	800324c <operate_lcd+0x14c>
	if (lap_count == 0) return;
 800324a:	bf00      	nop
}
 800324c:	3730      	adds	r7, #48	@ 0x30
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	10624dd3 	.word	0x10624dd3
 8003258:	88888889 	.word	0x88888889
 800325c:	45e7b273 	.word	0x45e7b273
 8003260:	95217cb1 	.word	0x95217cb1
 8003264:	51eb851f 	.word	0x51eb851f
 8003268:	08003db8 	.word	0x08003db8
 800326c:	08003dd0 	.word	0x08003dd0

08003270 <turn_on>:
		{ RIGHT_GREEN_GPIO_Port, RIGHT_GREEN_Pin },
		{ RIGHT_BLUE_GPIO_Port,  RIGHT_BLUE_Pin  }
};

void turn_on(OutputIndex index)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	71fb      	strb	r3, [r7, #7]
	OutputConfig* config = &output_config[index];
 800327a:	79fb      	ldrb	r3, [r7, #7]
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	4a09      	ldr	r2, [pc, #36]	@ (80032a4 <turn_on+0x34>)
 8003280:	4413      	add	r3, r2
 8003282:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(config->port, config->pin, GPIO_PIN_RESET);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6818      	ldr	r0, [r3, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	889b      	ldrh	r3, [r3, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	4619      	mov	r1, r3
 8003290:	f7fd ff52 	bl	8001138 <HAL_GPIO_WritePin>
	config->state = true;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2201      	movs	r2, #1
 8003298:	719a      	strb	r2, [r3, #6]
}
 800329a:	bf00      	nop
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	2000002c 	.word	0x2000002c

080032a8 <turn_off>:

void turn_off(OutputIndex index)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	71fb      	strb	r3, [r7, #7]
	OutputConfig* config = &output_config[index];
 80032b2:	79fb      	ldrb	r3, [r7, #7]
 80032b4:	00db      	lsls	r3, r3, #3
 80032b6:	4a09      	ldr	r2, [pc, #36]	@ (80032dc <turn_off+0x34>)
 80032b8:	4413      	add	r3, r2
 80032ba:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(config->port, config->pin, GPIO_PIN_SET);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6818      	ldr	r0, [r3, #0]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	889b      	ldrh	r3, [r3, #4]
 80032c4:	2201      	movs	r2, #1
 80032c6:	4619      	mov	r1, r3
 80032c8:	f7fd ff36 	bl	8001138 <HAL_GPIO_WritePin>
	config->state = false;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2200      	movs	r2, #0
 80032d0:	719a      	strb	r2, [r3, #6]
}
 80032d2:	bf00      	nop
 80032d4:	3710      	adds	r7, #16
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	2000002c 	.word	0x2000002c

080032e0 <toggle>:

void toggle(OutputIndex index)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	4603      	mov	r3, r0
 80032e8:	71fb      	strb	r3, [r7, #7]
	OutputConfig* config = &output_config[index];
 80032ea:	79fb      	ldrb	r3, [r7, #7]
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003318 <toggle+0x38>)
 80032f0:	4413      	add	r3, r2
 80032f2:	60fb      	str	r3, [r7, #12]

	config->state ? turn_off(index) : turn_on(index);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	799b      	ldrb	r3, [r3, #6]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d004      	beq.n	8003306 <toggle+0x26>
 80032fc:	79fb      	ldrb	r3, [r7, #7]
 80032fe:	4618      	mov	r0, r3
 8003300:	f7ff ffd2 	bl	80032a8 <turn_off>
}
 8003304:	e003      	b.n	800330e <toggle+0x2e>
	config->state ? turn_off(index) : turn_on(index);
 8003306:	79fb      	ldrb	r3, [r7, #7]
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff ffb1 	bl	8003270 <turn_on>
}
 800330e:	bf00      	nop
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	2000002c 	.word	0x2000002c

0800331c <operate_segment>:


#include <segment.h>

void operate_segment(bool is_held)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b086      	sub	sp, #24
 8003320:	af00      	add	r7, sp, #0
 8003322:	4603      	mov	r3, r0
 8003324:	71fb      	strb	r3, [r7, #7]
	uint32_t current_time = get_current_time();
 8003326:	f000 f857 	bl	80033d8 <get_current_time>
 800332a:	6178      	str	r0, [r7, #20]
	uint32_t seconds = (current_time / 1000) % 10;
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	4a1a      	ldr	r2, [pc, #104]	@ (8003398 <operate_segment+0x7c>)
 8003330:	fba2 2303 	umull	r2, r3, r2, r3
 8003334:	099a      	lsrs	r2, r3, #6
 8003336:	4b19      	ldr	r3, [pc, #100]	@ (800339c <operate_segment+0x80>)
 8003338:	fba3 1302 	umull	r1, r3, r3, r2
 800333c:	08d9      	lsrs	r1, r3, #3
 800333e:	460b      	mov	r3, r1
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	440b      	add	r3, r1
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	613b      	str	r3, [r7, #16]
	uint32_t _100_ms = (current_time /  100) % 10;
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	4a14      	ldr	r2, [pc, #80]	@ (80033a0 <operate_segment+0x84>)
 800334e:	fba2 2303 	umull	r2, r3, r2, r3
 8003352:	095a      	lsrs	r2, r3, #5
 8003354:	4b11      	ldr	r3, [pc, #68]	@ (800339c <operate_segment+0x80>)
 8003356:	fba3 1302 	umull	r1, r3, r3, r2
 800335a:	08d9      	lsrs	r1, r3, #3
 800335c:	460b      	mov	r3, r1
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	60fb      	str	r3, [r7, #12]

	_7SEG_SetNumber(DGT1, seconds, (is_held && _100_ms < 5) ? OFF : ON);
 8003368:	6939      	ldr	r1, [r7, #16]
 800336a:	79fb      	ldrb	r3, [r7, #7]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d002      	beq.n	8003376 <operate_segment+0x5a>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2b04      	cmp	r3, #4
 8003374:	d901      	bls.n	800337a <operate_segment+0x5e>
 8003376:	2301      	movs	r3, #1
 8003378:	e000      	b.n	800337c <operate_segment+0x60>
 800337a:	2300      	movs	r3, #0
 800337c:	461a      	mov	r2, r3
 800337e:	2000      	movs	r0, #0
 8003380:	f7fe ff4c 	bl	800221c <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, _100_ms, OFF);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	4619      	mov	r1, r3
 800338a:	2001      	movs	r0, #1
 800338c:	f7fe ff46 	bl	800221c <_7SEG_SetNumber>
}
 8003390:	bf00      	nop
 8003392:	3718      	adds	r7, #24
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	10624dd3 	.word	0x10624dd3
 800339c:	cccccccd 	.word	0xcccccccd
 80033a0:	51eb851f 	.word	0x51eb851f

080033a4 <increase_current_time>:
static uint32_t current_time;
static uint32_t lap_time[8];
static uint8_t  lap_count = 1;

void increase_current_time(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
	current_time++;
 80033a8:	4b04      	ldr	r3, [pc, #16]	@ (80033bc <increase_current_time+0x18>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	3301      	adds	r3, #1
 80033ae:	4a03      	ldr	r2, [pc, #12]	@ (80033bc <increase_current_time+0x18>)
 80033b0:	6013      	str	r3, [r2, #0]
}
 80033b2:	bf00      	nop
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr
 80033bc:	20000120 	.word	0x20000120

080033c0 <set_current_time_zero>:

void set_current_time_zero(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
	current_time = 0;
 80033c4:	4b03      	ldr	r3, [pc, #12]	@ (80033d4 <set_current_time_zero+0x14>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	601a      	str	r2, [r3, #0]
}
 80033ca:	bf00      	nop
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	20000120 	.word	0x20000120

080033d8 <get_current_time>:

uint32_t get_current_time(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
	return current_time;
 80033dc:	4b03      	ldr	r3, [pc, #12]	@ (80033ec <get_current_time+0x14>)
 80033de:	681b      	ldr	r3, [r3, #0]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	20000120 	.word	0x20000120

080033f0 <set_lap_time>:

void set_lap_time(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
	lap_time[lap_count++] = current_time;
 80033f4:	4b08      	ldr	r3, [pc, #32]	@ (8003418 <set_lap_time+0x28>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	1c5a      	adds	r2, r3, #1
 80033fa:	b2d1      	uxtb	r1, r2
 80033fc:	4a06      	ldr	r2, [pc, #24]	@ (8003418 <set_lap_time+0x28>)
 80033fe:	7011      	strb	r1, [r2, #0]
 8003400:	4619      	mov	r1, r3
 8003402:	4b06      	ldr	r3, [pc, #24]	@ (800341c <set_lap_time+0x2c>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a06      	ldr	r2, [pc, #24]	@ (8003420 <set_lap_time+0x30>)
 8003408:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 800340c:	bf00      	nop
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	2000005c 	.word	0x2000005c
 800341c:	20000120 	.word	0x20000120
 8003420:	20000124 	.word	0x20000124

08003424 <get_lap_time>:

uint32_t get_lap_time(uint8_t index)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	71fb      	strb	r3, [r7, #7]
	return lap_time[index];
 800342e:	79fb      	ldrb	r3, [r7, #7]
 8003430:	4a04      	ldr	r2, [pc, #16]	@ (8003444 <get_lap_time+0x20>)
 8003432:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8003436:	4618      	mov	r0, r3
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	20000124 	.word	0x20000124

08003448 <get_lap_count>:

uint8_t get_lap_count(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
	return lap_count;
 800344c:	4b03      	ldr	r3, [pc, #12]	@ (800345c <get_lap_count+0x14>)
 800344e:	781b      	ldrb	r3, [r3, #0]
}
 8003450:	4618      	mov	r0, r3
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	2000005c 	.word	0x2000005c

08003460 <siprintf>:
 8003460:	b40e      	push	{r1, r2, r3}
 8003462:	b510      	push	{r4, lr}
 8003464:	b09d      	sub	sp, #116	@ 0x74
 8003466:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003468:	9002      	str	r0, [sp, #8]
 800346a:	9006      	str	r0, [sp, #24]
 800346c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003470:	480a      	ldr	r0, [pc, #40]	@ (800349c <siprintf+0x3c>)
 8003472:	9107      	str	r1, [sp, #28]
 8003474:	9104      	str	r1, [sp, #16]
 8003476:	490a      	ldr	r1, [pc, #40]	@ (80034a0 <siprintf+0x40>)
 8003478:	f853 2b04 	ldr.w	r2, [r3], #4
 800347c:	9105      	str	r1, [sp, #20]
 800347e:	2400      	movs	r4, #0
 8003480:	a902      	add	r1, sp, #8
 8003482:	6800      	ldr	r0, [r0, #0]
 8003484:	9301      	str	r3, [sp, #4]
 8003486:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003488:	f000 f994 	bl	80037b4 <_svfiprintf_r>
 800348c:	9b02      	ldr	r3, [sp, #8]
 800348e:	701c      	strb	r4, [r3, #0]
 8003490:	b01d      	add	sp, #116	@ 0x74
 8003492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003496:	b003      	add	sp, #12
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	20000060 	.word	0x20000060
 80034a0:	ffff0208 	.word	0xffff0208

080034a4 <memset>:
 80034a4:	4402      	add	r2, r0
 80034a6:	4603      	mov	r3, r0
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d100      	bne.n	80034ae <memset+0xa>
 80034ac:	4770      	bx	lr
 80034ae:	f803 1b01 	strb.w	r1, [r3], #1
 80034b2:	e7f9      	b.n	80034a8 <memset+0x4>

080034b4 <__errno>:
 80034b4:	4b01      	ldr	r3, [pc, #4]	@ (80034bc <__errno+0x8>)
 80034b6:	6818      	ldr	r0, [r3, #0]
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	20000060 	.word	0x20000060

080034c0 <__libc_init_array>:
 80034c0:	b570      	push	{r4, r5, r6, lr}
 80034c2:	4d0d      	ldr	r5, [pc, #52]	@ (80034f8 <__libc_init_array+0x38>)
 80034c4:	4c0d      	ldr	r4, [pc, #52]	@ (80034fc <__libc_init_array+0x3c>)
 80034c6:	1b64      	subs	r4, r4, r5
 80034c8:	10a4      	asrs	r4, r4, #2
 80034ca:	2600      	movs	r6, #0
 80034cc:	42a6      	cmp	r6, r4
 80034ce:	d109      	bne.n	80034e4 <__libc_init_array+0x24>
 80034d0:	4d0b      	ldr	r5, [pc, #44]	@ (8003500 <__libc_init_array+0x40>)
 80034d2:	4c0c      	ldr	r4, [pc, #48]	@ (8003504 <__libc_init_array+0x44>)
 80034d4:	f000 fc64 	bl	8003da0 <_init>
 80034d8:	1b64      	subs	r4, r4, r5
 80034da:	10a4      	asrs	r4, r4, #2
 80034dc:	2600      	movs	r6, #0
 80034de:	42a6      	cmp	r6, r4
 80034e0:	d105      	bne.n	80034ee <__libc_init_array+0x2e>
 80034e2:	bd70      	pop	{r4, r5, r6, pc}
 80034e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80034e8:	4798      	blx	r3
 80034ea:	3601      	adds	r6, #1
 80034ec:	e7ee      	b.n	80034cc <__libc_init_array+0xc>
 80034ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80034f2:	4798      	blx	r3
 80034f4:	3601      	adds	r6, #1
 80034f6:	e7f2      	b.n	80034de <__libc_init_array+0x1e>
 80034f8:	08003e38 	.word	0x08003e38
 80034fc:	08003e38 	.word	0x08003e38
 8003500:	08003e38 	.word	0x08003e38
 8003504:	08003e3c 	.word	0x08003e3c

08003508 <__retarget_lock_acquire_recursive>:
 8003508:	4770      	bx	lr

0800350a <__retarget_lock_release_recursive>:
 800350a:	4770      	bx	lr

0800350c <_free_r>:
 800350c:	b538      	push	{r3, r4, r5, lr}
 800350e:	4605      	mov	r5, r0
 8003510:	2900      	cmp	r1, #0
 8003512:	d041      	beq.n	8003598 <_free_r+0x8c>
 8003514:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003518:	1f0c      	subs	r4, r1, #4
 800351a:	2b00      	cmp	r3, #0
 800351c:	bfb8      	it	lt
 800351e:	18e4      	addlt	r4, r4, r3
 8003520:	f000 f8e0 	bl	80036e4 <__malloc_lock>
 8003524:	4a1d      	ldr	r2, [pc, #116]	@ (800359c <_free_r+0x90>)
 8003526:	6813      	ldr	r3, [r2, #0]
 8003528:	b933      	cbnz	r3, 8003538 <_free_r+0x2c>
 800352a:	6063      	str	r3, [r4, #4]
 800352c:	6014      	str	r4, [r2, #0]
 800352e:	4628      	mov	r0, r5
 8003530:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003534:	f000 b8dc 	b.w	80036f0 <__malloc_unlock>
 8003538:	42a3      	cmp	r3, r4
 800353a:	d908      	bls.n	800354e <_free_r+0x42>
 800353c:	6820      	ldr	r0, [r4, #0]
 800353e:	1821      	adds	r1, r4, r0
 8003540:	428b      	cmp	r3, r1
 8003542:	bf01      	itttt	eq
 8003544:	6819      	ldreq	r1, [r3, #0]
 8003546:	685b      	ldreq	r3, [r3, #4]
 8003548:	1809      	addeq	r1, r1, r0
 800354a:	6021      	streq	r1, [r4, #0]
 800354c:	e7ed      	b.n	800352a <_free_r+0x1e>
 800354e:	461a      	mov	r2, r3
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	b10b      	cbz	r3, 8003558 <_free_r+0x4c>
 8003554:	42a3      	cmp	r3, r4
 8003556:	d9fa      	bls.n	800354e <_free_r+0x42>
 8003558:	6811      	ldr	r1, [r2, #0]
 800355a:	1850      	adds	r0, r2, r1
 800355c:	42a0      	cmp	r0, r4
 800355e:	d10b      	bne.n	8003578 <_free_r+0x6c>
 8003560:	6820      	ldr	r0, [r4, #0]
 8003562:	4401      	add	r1, r0
 8003564:	1850      	adds	r0, r2, r1
 8003566:	4283      	cmp	r3, r0
 8003568:	6011      	str	r1, [r2, #0]
 800356a:	d1e0      	bne.n	800352e <_free_r+0x22>
 800356c:	6818      	ldr	r0, [r3, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	6053      	str	r3, [r2, #4]
 8003572:	4408      	add	r0, r1
 8003574:	6010      	str	r0, [r2, #0]
 8003576:	e7da      	b.n	800352e <_free_r+0x22>
 8003578:	d902      	bls.n	8003580 <_free_r+0x74>
 800357a:	230c      	movs	r3, #12
 800357c:	602b      	str	r3, [r5, #0]
 800357e:	e7d6      	b.n	800352e <_free_r+0x22>
 8003580:	6820      	ldr	r0, [r4, #0]
 8003582:	1821      	adds	r1, r4, r0
 8003584:	428b      	cmp	r3, r1
 8003586:	bf04      	itt	eq
 8003588:	6819      	ldreq	r1, [r3, #0]
 800358a:	685b      	ldreq	r3, [r3, #4]
 800358c:	6063      	str	r3, [r4, #4]
 800358e:	bf04      	itt	eq
 8003590:	1809      	addeq	r1, r1, r0
 8003592:	6021      	streq	r1, [r4, #0]
 8003594:	6054      	str	r4, [r2, #4]
 8003596:	e7ca      	b.n	800352e <_free_r+0x22>
 8003598:	bd38      	pop	{r3, r4, r5, pc}
 800359a:	bf00      	nop
 800359c:	20000288 	.word	0x20000288

080035a0 <sbrk_aligned>:
 80035a0:	b570      	push	{r4, r5, r6, lr}
 80035a2:	4e0f      	ldr	r6, [pc, #60]	@ (80035e0 <sbrk_aligned+0x40>)
 80035a4:	460c      	mov	r4, r1
 80035a6:	6831      	ldr	r1, [r6, #0]
 80035a8:	4605      	mov	r5, r0
 80035aa:	b911      	cbnz	r1, 80035b2 <sbrk_aligned+0x12>
 80035ac:	f000 fba4 	bl	8003cf8 <_sbrk_r>
 80035b0:	6030      	str	r0, [r6, #0]
 80035b2:	4621      	mov	r1, r4
 80035b4:	4628      	mov	r0, r5
 80035b6:	f000 fb9f 	bl	8003cf8 <_sbrk_r>
 80035ba:	1c43      	adds	r3, r0, #1
 80035bc:	d103      	bne.n	80035c6 <sbrk_aligned+0x26>
 80035be:	f04f 34ff 	mov.w	r4, #4294967295
 80035c2:	4620      	mov	r0, r4
 80035c4:	bd70      	pop	{r4, r5, r6, pc}
 80035c6:	1cc4      	adds	r4, r0, #3
 80035c8:	f024 0403 	bic.w	r4, r4, #3
 80035cc:	42a0      	cmp	r0, r4
 80035ce:	d0f8      	beq.n	80035c2 <sbrk_aligned+0x22>
 80035d0:	1a21      	subs	r1, r4, r0
 80035d2:	4628      	mov	r0, r5
 80035d4:	f000 fb90 	bl	8003cf8 <_sbrk_r>
 80035d8:	3001      	adds	r0, #1
 80035da:	d1f2      	bne.n	80035c2 <sbrk_aligned+0x22>
 80035dc:	e7ef      	b.n	80035be <sbrk_aligned+0x1e>
 80035de:	bf00      	nop
 80035e0:	20000284 	.word	0x20000284

080035e4 <_malloc_r>:
 80035e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035e8:	1ccd      	adds	r5, r1, #3
 80035ea:	f025 0503 	bic.w	r5, r5, #3
 80035ee:	3508      	adds	r5, #8
 80035f0:	2d0c      	cmp	r5, #12
 80035f2:	bf38      	it	cc
 80035f4:	250c      	movcc	r5, #12
 80035f6:	2d00      	cmp	r5, #0
 80035f8:	4606      	mov	r6, r0
 80035fa:	db01      	blt.n	8003600 <_malloc_r+0x1c>
 80035fc:	42a9      	cmp	r1, r5
 80035fe:	d904      	bls.n	800360a <_malloc_r+0x26>
 8003600:	230c      	movs	r3, #12
 8003602:	6033      	str	r3, [r6, #0]
 8003604:	2000      	movs	r0, #0
 8003606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800360a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80036e0 <_malloc_r+0xfc>
 800360e:	f000 f869 	bl	80036e4 <__malloc_lock>
 8003612:	f8d8 3000 	ldr.w	r3, [r8]
 8003616:	461c      	mov	r4, r3
 8003618:	bb44      	cbnz	r4, 800366c <_malloc_r+0x88>
 800361a:	4629      	mov	r1, r5
 800361c:	4630      	mov	r0, r6
 800361e:	f7ff ffbf 	bl	80035a0 <sbrk_aligned>
 8003622:	1c43      	adds	r3, r0, #1
 8003624:	4604      	mov	r4, r0
 8003626:	d158      	bne.n	80036da <_malloc_r+0xf6>
 8003628:	f8d8 4000 	ldr.w	r4, [r8]
 800362c:	4627      	mov	r7, r4
 800362e:	2f00      	cmp	r7, #0
 8003630:	d143      	bne.n	80036ba <_malloc_r+0xd6>
 8003632:	2c00      	cmp	r4, #0
 8003634:	d04b      	beq.n	80036ce <_malloc_r+0xea>
 8003636:	6823      	ldr	r3, [r4, #0]
 8003638:	4639      	mov	r1, r7
 800363a:	4630      	mov	r0, r6
 800363c:	eb04 0903 	add.w	r9, r4, r3
 8003640:	f000 fb5a 	bl	8003cf8 <_sbrk_r>
 8003644:	4581      	cmp	r9, r0
 8003646:	d142      	bne.n	80036ce <_malloc_r+0xea>
 8003648:	6821      	ldr	r1, [r4, #0]
 800364a:	1a6d      	subs	r5, r5, r1
 800364c:	4629      	mov	r1, r5
 800364e:	4630      	mov	r0, r6
 8003650:	f7ff ffa6 	bl	80035a0 <sbrk_aligned>
 8003654:	3001      	adds	r0, #1
 8003656:	d03a      	beq.n	80036ce <_malloc_r+0xea>
 8003658:	6823      	ldr	r3, [r4, #0]
 800365a:	442b      	add	r3, r5
 800365c:	6023      	str	r3, [r4, #0]
 800365e:	f8d8 3000 	ldr.w	r3, [r8]
 8003662:	685a      	ldr	r2, [r3, #4]
 8003664:	bb62      	cbnz	r2, 80036c0 <_malloc_r+0xdc>
 8003666:	f8c8 7000 	str.w	r7, [r8]
 800366a:	e00f      	b.n	800368c <_malloc_r+0xa8>
 800366c:	6822      	ldr	r2, [r4, #0]
 800366e:	1b52      	subs	r2, r2, r5
 8003670:	d420      	bmi.n	80036b4 <_malloc_r+0xd0>
 8003672:	2a0b      	cmp	r2, #11
 8003674:	d917      	bls.n	80036a6 <_malloc_r+0xc2>
 8003676:	1961      	adds	r1, r4, r5
 8003678:	42a3      	cmp	r3, r4
 800367a:	6025      	str	r5, [r4, #0]
 800367c:	bf18      	it	ne
 800367e:	6059      	strne	r1, [r3, #4]
 8003680:	6863      	ldr	r3, [r4, #4]
 8003682:	bf08      	it	eq
 8003684:	f8c8 1000 	streq.w	r1, [r8]
 8003688:	5162      	str	r2, [r4, r5]
 800368a:	604b      	str	r3, [r1, #4]
 800368c:	4630      	mov	r0, r6
 800368e:	f000 f82f 	bl	80036f0 <__malloc_unlock>
 8003692:	f104 000b 	add.w	r0, r4, #11
 8003696:	1d23      	adds	r3, r4, #4
 8003698:	f020 0007 	bic.w	r0, r0, #7
 800369c:	1ac2      	subs	r2, r0, r3
 800369e:	bf1c      	itt	ne
 80036a0:	1a1b      	subne	r3, r3, r0
 80036a2:	50a3      	strne	r3, [r4, r2]
 80036a4:	e7af      	b.n	8003606 <_malloc_r+0x22>
 80036a6:	6862      	ldr	r2, [r4, #4]
 80036a8:	42a3      	cmp	r3, r4
 80036aa:	bf0c      	ite	eq
 80036ac:	f8c8 2000 	streq.w	r2, [r8]
 80036b0:	605a      	strne	r2, [r3, #4]
 80036b2:	e7eb      	b.n	800368c <_malloc_r+0xa8>
 80036b4:	4623      	mov	r3, r4
 80036b6:	6864      	ldr	r4, [r4, #4]
 80036b8:	e7ae      	b.n	8003618 <_malloc_r+0x34>
 80036ba:	463c      	mov	r4, r7
 80036bc:	687f      	ldr	r7, [r7, #4]
 80036be:	e7b6      	b.n	800362e <_malloc_r+0x4a>
 80036c0:	461a      	mov	r2, r3
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	42a3      	cmp	r3, r4
 80036c6:	d1fb      	bne.n	80036c0 <_malloc_r+0xdc>
 80036c8:	2300      	movs	r3, #0
 80036ca:	6053      	str	r3, [r2, #4]
 80036cc:	e7de      	b.n	800368c <_malloc_r+0xa8>
 80036ce:	230c      	movs	r3, #12
 80036d0:	6033      	str	r3, [r6, #0]
 80036d2:	4630      	mov	r0, r6
 80036d4:	f000 f80c 	bl	80036f0 <__malloc_unlock>
 80036d8:	e794      	b.n	8003604 <_malloc_r+0x20>
 80036da:	6005      	str	r5, [r0, #0]
 80036dc:	e7d6      	b.n	800368c <_malloc_r+0xa8>
 80036de:	bf00      	nop
 80036e0:	20000288 	.word	0x20000288

080036e4 <__malloc_lock>:
 80036e4:	4801      	ldr	r0, [pc, #4]	@ (80036ec <__malloc_lock+0x8>)
 80036e6:	f7ff bf0f 	b.w	8003508 <__retarget_lock_acquire_recursive>
 80036ea:	bf00      	nop
 80036ec:	20000280 	.word	0x20000280

080036f0 <__malloc_unlock>:
 80036f0:	4801      	ldr	r0, [pc, #4]	@ (80036f8 <__malloc_unlock+0x8>)
 80036f2:	f7ff bf0a 	b.w	800350a <__retarget_lock_release_recursive>
 80036f6:	bf00      	nop
 80036f8:	20000280 	.word	0x20000280

080036fc <__ssputs_r>:
 80036fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003700:	688e      	ldr	r6, [r1, #8]
 8003702:	461f      	mov	r7, r3
 8003704:	42be      	cmp	r6, r7
 8003706:	680b      	ldr	r3, [r1, #0]
 8003708:	4682      	mov	sl, r0
 800370a:	460c      	mov	r4, r1
 800370c:	4690      	mov	r8, r2
 800370e:	d82d      	bhi.n	800376c <__ssputs_r+0x70>
 8003710:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003714:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003718:	d026      	beq.n	8003768 <__ssputs_r+0x6c>
 800371a:	6965      	ldr	r5, [r4, #20]
 800371c:	6909      	ldr	r1, [r1, #16]
 800371e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003722:	eba3 0901 	sub.w	r9, r3, r1
 8003726:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800372a:	1c7b      	adds	r3, r7, #1
 800372c:	444b      	add	r3, r9
 800372e:	106d      	asrs	r5, r5, #1
 8003730:	429d      	cmp	r5, r3
 8003732:	bf38      	it	cc
 8003734:	461d      	movcc	r5, r3
 8003736:	0553      	lsls	r3, r2, #21
 8003738:	d527      	bpl.n	800378a <__ssputs_r+0x8e>
 800373a:	4629      	mov	r1, r5
 800373c:	f7ff ff52 	bl	80035e4 <_malloc_r>
 8003740:	4606      	mov	r6, r0
 8003742:	b360      	cbz	r0, 800379e <__ssputs_r+0xa2>
 8003744:	6921      	ldr	r1, [r4, #16]
 8003746:	464a      	mov	r2, r9
 8003748:	f000 fae6 	bl	8003d18 <memcpy>
 800374c:	89a3      	ldrh	r3, [r4, #12]
 800374e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003756:	81a3      	strh	r3, [r4, #12]
 8003758:	6126      	str	r6, [r4, #16]
 800375a:	6165      	str	r5, [r4, #20]
 800375c:	444e      	add	r6, r9
 800375e:	eba5 0509 	sub.w	r5, r5, r9
 8003762:	6026      	str	r6, [r4, #0]
 8003764:	60a5      	str	r5, [r4, #8]
 8003766:	463e      	mov	r6, r7
 8003768:	42be      	cmp	r6, r7
 800376a:	d900      	bls.n	800376e <__ssputs_r+0x72>
 800376c:	463e      	mov	r6, r7
 800376e:	6820      	ldr	r0, [r4, #0]
 8003770:	4632      	mov	r2, r6
 8003772:	4641      	mov	r1, r8
 8003774:	f000 faa6 	bl	8003cc4 <memmove>
 8003778:	68a3      	ldr	r3, [r4, #8]
 800377a:	1b9b      	subs	r3, r3, r6
 800377c:	60a3      	str	r3, [r4, #8]
 800377e:	6823      	ldr	r3, [r4, #0]
 8003780:	4433      	add	r3, r6
 8003782:	6023      	str	r3, [r4, #0]
 8003784:	2000      	movs	r0, #0
 8003786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800378a:	462a      	mov	r2, r5
 800378c:	f000 fad2 	bl	8003d34 <_realloc_r>
 8003790:	4606      	mov	r6, r0
 8003792:	2800      	cmp	r0, #0
 8003794:	d1e0      	bne.n	8003758 <__ssputs_r+0x5c>
 8003796:	6921      	ldr	r1, [r4, #16]
 8003798:	4650      	mov	r0, sl
 800379a:	f7ff feb7 	bl	800350c <_free_r>
 800379e:	230c      	movs	r3, #12
 80037a0:	f8ca 3000 	str.w	r3, [sl]
 80037a4:	89a3      	ldrh	r3, [r4, #12]
 80037a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037aa:	81a3      	strh	r3, [r4, #12]
 80037ac:	f04f 30ff 	mov.w	r0, #4294967295
 80037b0:	e7e9      	b.n	8003786 <__ssputs_r+0x8a>
	...

080037b4 <_svfiprintf_r>:
 80037b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037b8:	4698      	mov	r8, r3
 80037ba:	898b      	ldrh	r3, [r1, #12]
 80037bc:	061b      	lsls	r3, r3, #24
 80037be:	b09d      	sub	sp, #116	@ 0x74
 80037c0:	4607      	mov	r7, r0
 80037c2:	460d      	mov	r5, r1
 80037c4:	4614      	mov	r4, r2
 80037c6:	d510      	bpl.n	80037ea <_svfiprintf_r+0x36>
 80037c8:	690b      	ldr	r3, [r1, #16]
 80037ca:	b973      	cbnz	r3, 80037ea <_svfiprintf_r+0x36>
 80037cc:	2140      	movs	r1, #64	@ 0x40
 80037ce:	f7ff ff09 	bl	80035e4 <_malloc_r>
 80037d2:	6028      	str	r0, [r5, #0]
 80037d4:	6128      	str	r0, [r5, #16]
 80037d6:	b930      	cbnz	r0, 80037e6 <_svfiprintf_r+0x32>
 80037d8:	230c      	movs	r3, #12
 80037da:	603b      	str	r3, [r7, #0]
 80037dc:	f04f 30ff 	mov.w	r0, #4294967295
 80037e0:	b01d      	add	sp, #116	@ 0x74
 80037e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037e6:	2340      	movs	r3, #64	@ 0x40
 80037e8:	616b      	str	r3, [r5, #20]
 80037ea:	2300      	movs	r3, #0
 80037ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80037ee:	2320      	movs	r3, #32
 80037f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80037f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80037f8:	2330      	movs	r3, #48	@ 0x30
 80037fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003998 <_svfiprintf_r+0x1e4>
 80037fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003802:	f04f 0901 	mov.w	r9, #1
 8003806:	4623      	mov	r3, r4
 8003808:	469a      	mov	sl, r3
 800380a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800380e:	b10a      	cbz	r2, 8003814 <_svfiprintf_r+0x60>
 8003810:	2a25      	cmp	r2, #37	@ 0x25
 8003812:	d1f9      	bne.n	8003808 <_svfiprintf_r+0x54>
 8003814:	ebba 0b04 	subs.w	fp, sl, r4
 8003818:	d00b      	beq.n	8003832 <_svfiprintf_r+0x7e>
 800381a:	465b      	mov	r3, fp
 800381c:	4622      	mov	r2, r4
 800381e:	4629      	mov	r1, r5
 8003820:	4638      	mov	r0, r7
 8003822:	f7ff ff6b 	bl	80036fc <__ssputs_r>
 8003826:	3001      	adds	r0, #1
 8003828:	f000 80a7 	beq.w	800397a <_svfiprintf_r+0x1c6>
 800382c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800382e:	445a      	add	r2, fp
 8003830:	9209      	str	r2, [sp, #36]	@ 0x24
 8003832:	f89a 3000 	ldrb.w	r3, [sl]
 8003836:	2b00      	cmp	r3, #0
 8003838:	f000 809f 	beq.w	800397a <_svfiprintf_r+0x1c6>
 800383c:	2300      	movs	r3, #0
 800383e:	f04f 32ff 	mov.w	r2, #4294967295
 8003842:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003846:	f10a 0a01 	add.w	sl, sl, #1
 800384a:	9304      	str	r3, [sp, #16]
 800384c:	9307      	str	r3, [sp, #28]
 800384e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003852:	931a      	str	r3, [sp, #104]	@ 0x68
 8003854:	4654      	mov	r4, sl
 8003856:	2205      	movs	r2, #5
 8003858:	f814 1b01 	ldrb.w	r1, [r4], #1
 800385c:	484e      	ldr	r0, [pc, #312]	@ (8003998 <_svfiprintf_r+0x1e4>)
 800385e:	f7fc fcb7 	bl	80001d0 <memchr>
 8003862:	9a04      	ldr	r2, [sp, #16]
 8003864:	b9d8      	cbnz	r0, 800389e <_svfiprintf_r+0xea>
 8003866:	06d0      	lsls	r0, r2, #27
 8003868:	bf44      	itt	mi
 800386a:	2320      	movmi	r3, #32
 800386c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003870:	0711      	lsls	r1, r2, #28
 8003872:	bf44      	itt	mi
 8003874:	232b      	movmi	r3, #43	@ 0x2b
 8003876:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800387a:	f89a 3000 	ldrb.w	r3, [sl]
 800387e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003880:	d015      	beq.n	80038ae <_svfiprintf_r+0xfa>
 8003882:	9a07      	ldr	r2, [sp, #28]
 8003884:	4654      	mov	r4, sl
 8003886:	2000      	movs	r0, #0
 8003888:	f04f 0c0a 	mov.w	ip, #10
 800388c:	4621      	mov	r1, r4
 800388e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003892:	3b30      	subs	r3, #48	@ 0x30
 8003894:	2b09      	cmp	r3, #9
 8003896:	d94b      	bls.n	8003930 <_svfiprintf_r+0x17c>
 8003898:	b1b0      	cbz	r0, 80038c8 <_svfiprintf_r+0x114>
 800389a:	9207      	str	r2, [sp, #28]
 800389c:	e014      	b.n	80038c8 <_svfiprintf_r+0x114>
 800389e:	eba0 0308 	sub.w	r3, r0, r8
 80038a2:	fa09 f303 	lsl.w	r3, r9, r3
 80038a6:	4313      	orrs	r3, r2
 80038a8:	9304      	str	r3, [sp, #16]
 80038aa:	46a2      	mov	sl, r4
 80038ac:	e7d2      	b.n	8003854 <_svfiprintf_r+0xa0>
 80038ae:	9b03      	ldr	r3, [sp, #12]
 80038b0:	1d19      	adds	r1, r3, #4
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	9103      	str	r1, [sp, #12]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	bfbb      	ittet	lt
 80038ba:	425b      	neglt	r3, r3
 80038bc:	f042 0202 	orrlt.w	r2, r2, #2
 80038c0:	9307      	strge	r3, [sp, #28]
 80038c2:	9307      	strlt	r3, [sp, #28]
 80038c4:	bfb8      	it	lt
 80038c6:	9204      	strlt	r2, [sp, #16]
 80038c8:	7823      	ldrb	r3, [r4, #0]
 80038ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80038cc:	d10a      	bne.n	80038e4 <_svfiprintf_r+0x130>
 80038ce:	7863      	ldrb	r3, [r4, #1]
 80038d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80038d2:	d132      	bne.n	800393a <_svfiprintf_r+0x186>
 80038d4:	9b03      	ldr	r3, [sp, #12]
 80038d6:	1d1a      	adds	r2, r3, #4
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	9203      	str	r2, [sp, #12]
 80038dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80038e0:	3402      	adds	r4, #2
 80038e2:	9305      	str	r3, [sp, #20]
 80038e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80039a8 <_svfiprintf_r+0x1f4>
 80038e8:	7821      	ldrb	r1, [r4, #0]
 80038ea:	2203      	movs	r2, #3
 80038ec:	4650      	mov	r0, sl
 80038ee:	f7fc fc6f 	bl	80001d0 <memchr>
 80038f2:	b138      	cbz	r0, 8003904 <_svfiprintf_r+0x150>
 80038f4:	9b04      	ldr	r3, [sp, #16]
 80038f6:	eba0 000a 	sub.w	r0, r0, sl
 80038fa:	2240      	movs	r2, #64	@ 0x40
 80038fc:	4082      	lsls	r2, r0
 80038fe:	4313      	orrs	r3, r2
 8003900:	3401      	adds	r4, #1
 8003902:	9304      	str	r3, [sp, #16]
 8003904:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003908:	4824      	ldr	r0, [pc, #144]	@ (800399c <_svfiprintf_r+0x1e8>)
 800390a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800390e:	2206      	movs	r2, #6
 8003910:	f7fc fc5e 	bl	80001d0 <memchr>
 8003914:	2800      	cmp	r0, #0
 8003916:	d036      	beq.n	8003986 <_svfiprintf_r+0x1d2>
 8003918:	4b21      	ldr	r3, [pc, #132]	@ (80039a0 <_svfiprintf_r+0x1ec>)
 800391a:	bb1b      	cbnz	r3, 8003964 <_svfiprintf_r+0x1b0>
 800391c:	9b03      	ldr	r3, [sp, #12]
 800391e:	3307      	adds	r3, #7
 8003920:	f023 0307 	bic.w	r3, r3, #7
 8003924:	3308      	adds	r3, #8
 8003926:	9303      	str	r3, [sp, #12]
 8003928:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800392a:	4433      	add	r3, r6
 800392c:	9309      	str	r3, [sp, #36]	@ 0x24
 800392e:	e76a      	b.n	8003806 <_svfiprintf_r+0x52>
 8003930:	fb0c 3202 	mla	r2, ip, r2, r3
 8003934:	460c      	mov	r4, r1
 8003936:	2001      	movs	r0, #1
 8003938:	e7a8      	b.n	800388c <_svfiprintf_r+0xd8>
 800393a:	2300      	movs	r3, #0
 800393c:	3401      	adds	r4, #1
 800393e:	9305      	str	r3, [sp, #20]
 8003940:	4619      	mov	r1, r3
 8003942:	f04f 0c0a 	mov.w	ip, #10
 8003946:	4620      	mov	r0, r4
 8003948:	f810 2b01 	ldrb.w	r2, [r0], #1
 800394c:	3a30      	subs	r2, #48	@ 0x30
 800394e:	2a09      	cmp	r2, #9
 8003950:	d903      	bls.n	800395a <_svfiprintf_r+0x1a6>
 8003952:	2b00      	cmp	r3, #0
 8003954:	d0c6      	beq.n	80038e4 <_svfiprintf_r+0x130>
 8003956:	9105      	str	r1, [sp, #20]
 8003958:	e7c4      	b.n	80038e4 <_svfiprintf_r+0x130>
 800395a:	fb0c 2101 	mla	r1, ip, r1, r2
 800395e:	4604      	mov	r4, r0
 8003960:	2301      	movs	r3, #1
 8003962:	e7f0      	b.n	8003946 <_svfiprintf_r+0x192>
 8003964:	ab03      	add	r3, sp, #12
 8003966:	9300      	str	r3, [sp, #0]
 8003968:	462a      	mov	r2, r5
 800396a:	4b0e      	ldr	r3, [pc, #56]	@ (80039a4 <_svfiprintf_r+0x1f0>)
 800396c:	a904      	add	r1, sp, #16
 800396e:	4638      	mov	r0, r7
 8003970:	f3af 8000 	nop.w
 8003974:	1c42      	adds	r2, r0, #1
 8003976:	4606      	mov	r6, r0
 8003978:	d1d6      	bne.n	8003928 <_svfiprintf_r+0x174>
 800397a:	89ab      	ldrh	r3, [r5, #12]
 800397c:	065b      	lsls	r3, r3, #25
 800397e:	f53f af2d 	bmi.w	80037dc <_svfiprintf_r+0x28>
 8003982:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003984:	e72c      	b.n	80037e0 <_svfiprintf_r+0x2c>
 8003986:	ab03      	add	r3, sp, #12
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	462a      	mov	r2, r5
 800398c:	4b05      	ldr	r3, [pc, #20]	@ (80039a4 <_svfiprintf_r+0x1f0>)
 800398e:	a904      	add	r1, sp, #16
 8003990:	4638      	mov	r0, r7
 8003992:	f000 f879 	bl	8003a88 <_printf_i>
 8003996:	e7ed      	b.n	8003974 <_svfiprintf_r+0x1c0>
 8003998:	08003dfc 	.word	0x08003dfc
 800399c:	08003e06 	.word	0x08003e06
 80039a0:	00000000 	.word	0x00000000
 80039a4:	080036fd 	.word	0x080036fd
 80039a8:	08003e02 	.word	0x08003e02

080039ac <_printf_common>:
 80039ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039b0:	4616      	mov	r6, r2
 80039b2:	4698      	mov	r8, r3
 80039b4:	688a      	ldr	r2, [r1, #8]
 80039b6:	690b      	ldr	r3, [r1, #16]
 80039b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80039bc:	4293      	cmp	r3, r2
 80039be:	bfb8      	it	lt
 80039c0:	4613      	movlt	r3, r2
 80039c2:	6033      	str	r3, [r6, #0]
 80039c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80039c8:	4607      	mov	r7, r0
 80039ca:	460c      	mov	r4, r1
 80039cc:	b10a      	cbz	r2, 80039d2 <_printf_common+0x26>
 80039ce:	3301      	adds	r3, #1
 80039d0:	6033      	str	r3, [r6, #0]
 80039d2:	6823      	ldr	r3, [r4, #0]
 80039d4:	0699      	lsls	r1, r3, #26
 80039d6:	bf42      	ittt	mi
 80039d8:	6833      	ldrmi	r3, [r6, #0]
 80039da:	3302      	addmi	r3, #2
 80039dc:	6033      	strmi	r3, [r6, #0]
 80039de:	6825      	ldr	r5, [r4, #0]
 80039e0:	f015 0506 	ands.w	r5, r5, #6
 80039e4:	d106      	bne.n	80039f4 <_printf_common+0x48>
 80039e6:	f104 0a19 	add.w	sl, r4, #25
 80039ea:	68e3      	ldr	r3, [r4, #12]
 80039ec:	6832      	ldr	r2, [r6, #0]
 80039ee:	1a9b      	subs	r3, r3, r2
 80039f0:	42ab      	cmp	r3, r5
 80039f2:	dc26      	bgt.n	8003a42 <_printf_common+0x96>
 80039f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80039f8:	6822      	ldr	r2, [r4, #0]
 80039fa:	3b00      	subs	r3, #0
 80039fc:	bf18      	it	ne
 80039fe:	2301      	movne	r3, #1
 8003a00:	0692      	lsls	r2, r2, #26
 8003a02:	d42b      	bmi.n	8003a5c <_printf_common+0xb0>
 8003a04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003a08:	4641      	mov	r1, r8
 8003a0a:	4638      	mov	r0, r7
 8003a0c:	47c8      	blx	r9
 8003a0e:	3001      	adds	r0, #1
 8003a10:	d01e      	beq.n	8003a50 <_printf_common+0xa4>
 8003a12:	6823      	ldr	r3, [r4, #0]
 8003a14:	6922      	ldr	r2, [r4, #16]
 8003a16:	f003 0306 	and.w	r3, r3, #6
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	bf02      	ittt	eq
 8003a1e:	68e5      	ldreq	r5, [r4, #12]
 8003a20:	6833      	ldreq	r3, [r6, #0]
 8003a22:	1aed      	subeq	r5, r5, r3
 8003a24:	68a3      	ldr	r3, [r4, #8]
 8003a26:	bf0c      	ite	eq
 8003a28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a2c:	2500      	movne	r5, #0
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	bfc4      	itt	gt
 8003a32:	1a9b      	subgt	r3, r3, r2
 8003a34:	18ed      	addgt	r5, r5, r3
 8003a36:	2600      	movs	r6, #0
 8003a38:	341a      	adds	r4, #26
 8003a3a:	42b5      	cmp	r5, r6
 8003a3c:	d11a      	bne.n	8003a74 <_printf_common+0xc8>
 8003a3e:	2000      	movs	r0, #0
 8003a40:	e008      	b.n	8003a54 <_printf_common+0xa8>
 8003a42:	2301      	movs	r3, #1
 8003a44:	4652      	mov	r2, sl
 8003a46:	4641      	mov	r1, r8
 8003a48:	4638      	mov	r0, r7
 8003a4a:	47c8      	blx	r9
 8003a4c:	3001      	adds	r0, #1
 8003a4e:	d103      	bne.n	8003a58 <_printf_common+0xac>
 8003a50:	f04f 30ff 	mov.w	r0, #4294967295
 8003a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a58:	3501      	adds	r5, #1
 8003a5a:	e7c6      	b.n	80039ea <_printf_common+0x3e>
 8003a5c:	18e1      	adds	r1, r4, r3
 8003a5e:	1c5a      	adds	r2, r3, #1
 8003a60:	2030      	movs	r0, #48	@ 0x30
 8003a62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003a66:	4422      	add	r2, r4
 8003a68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003a6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003a70:	3302      	adds	r3, #2
 8003a72:	e7c7      	b.n	8003a04 <_printf_common+0x58>
 8003a74:	2301      	movs	r3, #1
 8003a76:	4622      	mov	r2, r4
 8003a78:	4641      	mov	r1, r8
 8003a7a:	4638      	mov	r0, r7
 8003a7c:	47c8      	blx	r9
 8003a7e:	3001      	adds	r0, #1
 8003a80:	d0e6      	beq.n	8003a50 <_printf_common+0xa4>
 8003a82:	3601      	adds	r6, #1
 8003a84:	e7d9      	b.n	8003a3a <_printf_common+0x8e>
	...

08003a88 <_printf_i>:
 8003a88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a8c:	7e0f      	ldrb	r7, [r1, #24]
 8003a8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003a90:	2f78      	cmp	r7, #120	@ 0x78
 8003a92:	4691      	mov	r9, r2
 8003a94:	4680      	mov	r8, r0
 8003a96:	460c      	mov	r4, r1
 8003a98:	469a      	mov	sl, r3
 8003a9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003a9e:	d807      	bhi.n	8003ab0 <_printf_i+0x28>
 8003aa0:	2f62      	cmp	r7, #98	@ 0x62
 8003aa2:	d80a      	bhi.n	8003aba <_printf_i+0x32>
 8003aa4:	2f00      	cmp	r7, #0
 8003aa6:	f000 80d1 	beq.w	8003c4c <_printf_i+0x1c4>
 8003aaa:	2f58      	cmp	r7, #88	@ 0x58
 8003aac:	f000 80b8 	beq.w	8003c20 <_printf_i+0x198>
 8003ab0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ab4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003ab8:	e03a      	b.n	8003b30 <_printf_i+0xa8>
 8003aba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003abe:	2b15      	cmp	r3, #21
 8003ac0:	d8f6      	bhi.n	8003ab0 <_printf_i+0x28>
 8003ac2:	a101      	add	r1, pc, #4	@ (adr r1, 8003ac8 <_printf_i+0x40>)
 8003ac4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ac8:	08003b21 	.word	0x08003b21
 8003acc:	08003b35 	.word	0x08003b35
 8003ad0:	08003ab1 	.word	0x08003ab1
 8003ad4:	08003ab1 	.word	0x08003ab1
 8003ad8:	08003ab1 	.word	0x08003ab1
 8003adc:	08003ab1 	.word	0x08003ab1
 8003ae0:	08003b35 	.word	0x08003b35
 8003ae4:	08003ab1 	.word	0x08003ab1
 8003ae8:	08003ab1 	.word	0x08003ab1
 8003aec:	08003ab1 	.word	0x08003ab1
 8003af0:	08003ab1 	.word	0x08003ab1
 8003af4:	08003c33 	.word	0x08003c33
 8003af8:	08003b5f 	.word	0x08003b5f
 8003afc:	08003bed 	.word	0x08003bed
 8003b00:	08003ab1 	.word	0x08003ab1
 8003b04:	08003ab1 	.word	0x08003ab1
 8003b08:	08003c55 	.word	0x08003c55
 8003b0c:	08003ab1 	.word	0x08003ab1
 8003b10:	08003b5f 	.word	0x08003b5f
 8003b14:	08003ab1 	.word	0x08003ab1
 8003b18:	08003ab1 	.word	0x08003ab1
 8003b1c:	08003bf5 	.word	0x08003bf5
 8003b20:	6833      	ldr	r3, [r6, #0]
 8003b22:	1d1a      	adds	r2, r3, #4
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	6032      	str	r2, [r6, #0]
 8003b28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003b30:	2301      	movs	r3, #1
 8003b32:	e09c      	b.n	8003c6e <_printf_i+0x1e6>
 8003b34:	6833      	ldr	r3, [r6, #0]
 8003b36:	6820      	ldr	r0, [r4, #0]
 8003b38:	1d19      	adds	r1, r3, #4
 8003b3a:	6031      	str	r1, [r6, #0]
 8003b3c:	0606      	lsls	r6, r0, #24
 8003b3e:	d501      	bpl.n	8003b44 <_printf_i+0xbc>
 8003b40:	681d      	ldr	r5, [r3, #0]
 8003b42:	e003      	b.n	8003b4c <_printf_i+0xc4>
 8003b44:	0645      	lsls	r5, r0, #25
 8003b46:	d5fb      	bpl.n	8003b40 <_printf_i+0xb8>
 8003b48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003b4c:	2d00      	cmp	r5, #0
 8003b4e:	da03      	bge.n	8003b58 <_printf_i+0xd0>
 8003b50:	232d      	movs	r3, #45	@ 0x2d
 8003b52:	426d      	negs	r5, r5
 8003b54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b58:	4858      	ldr	r0, [pc, #352]	@ (8003cbc <_printf_i+0x234>)
 8003b5a:	230a      	movs	r3, #10
 8003b5c:	e011      	b.n	8003b82 <_printf_i+0xfa>
 8003b5e:	6821      	ldr	r1, [r4, #0]
 8003b60:	6833      	ldr	r3, [r6, #0]
 8003b62:	0608      	lsls	r0, r1, #24
 8003b64:	f853 5b04 	ldr.w	r5, [r3], #4
 8003b68:	d402      	bmi.n	8003b70 <_printf_i+0xe8>
 8003b6a:	0649      	lsls	r1, r1, #25
 8003b6c:	bf48      	it	mi
 8003b6e:	b2ad      	uxthmi	r5, r5
 8003b70:	2f6f      	cmp	r7, #111	@ 0x6f
 8003b72:	4852      	ldr	r0, [pc, #328]	@ (8003cbc <_printf_i+0x234>)
 8003b74:	6033      	str	r3, [r6, #0]
 8003b76:	bf14      	ite	ne
 8003b78:	230a      	movne	r3, #10
 8003b7a:	2308      	moveq	r3, #8
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003b82:	6866      	ldr	r6, [r4, #4]
 8003b84:	60a6      	str	r6, [r4, #8]
 8003b86:	2e00      	cmp	r6, #0
 8003b88:	db05      	blt.n	8003b96 <_printf_i+0x10e>
 8003b8a:	6821      	ldr	r1, [r4, #0]
 8003b8c:	432e      	orrs	r6, r5
 8003b8e:	f021 0104 	bic.w	r1, r1, #4
 8003b92:	6021      	str	r1, [r4, #0]
 8003b94:	d04b      	beq.n	8003c2e <_printf_i+0x1a6>
 8003b96:	4616      	mov	r6, r2
 8003b98:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b9c:	fb03 5711 	mls	r7, r3, r1, r5
 8003ba0:	5dc7      	ldrb	r7, [r0, r7]
 8003ba2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ba6:	462f      	mov	r7, r5
 8003ba8:	42bb      	cmp	r3, r7
 8003baa:	460d      	mov	r5, r1
 8003bac:	d9f4      	bls.n	8003b98 <_printf_i+0x110>
 8003bae:	2b08      	cmp	r3, #8
 8003bb0:	d10b      	bne.n	8003bca <_printf_i+0x142>
 8003bb2:	6823      	ldr	r3, [r4, #0]
 8003bb4:	07df      	lsls	r7, r3, #31
 8003bb6:	d508      	bpl.n	8003bca <_printf_i+0x142>
 8003bb8:	6923      	ldr	r3, [r4, #16]
 8003bba:	6861      	ldr	r1, [r4, #4]
 8003bbc:	4299      	cmp	r1, r3
 8003bbe:	bfde      	ittt	le
 8003bc0:	2330      	movle	r3, #48	@ 0x30
 8003bc2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003bc6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003bca:	1b92      	subs	r2, r2, r6
 8003bcc:	6122      	str	r2, [r4, #16]
 8003bce:	f8cd a000 	str.w	sl, [sp]
 8003bd2:	464b      	mov	r3, r9
 8003bd4:	aa03      	add	r2, sp, #12
 8003bd6:	4621      	mov	r1, r4
 8003bd8:	4640      	mov	r0, r8
 8003bda:	f7ff fee7 	bl	80039ac <_printf_common>
 8003bde:	3001      	adds	r0, #1
 8003be0:	d14a      	bne.n	8003c78 <_printf_i+0x1f0>
 8003be2:	f04f 30ff 	mov.w	r0, #4294967295
 8003be6:	b004      	add	sp, #16
 8003be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bec:	6823      	ldr	r3, [r4, #0]
 8003bee:	f043 0320 	orr.w	r3, r3, #32
 8003bf2:	6023      	str	r3, [r4, #0]
 8003bf4:	4832      	ldr	r0, [pc, #200]	@ (8003cc0 <_printf_i+0x238>)
 8003bf6:	2778      	movs	r7, #120	@ 0x78
 8003bf8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003bfc:	6823      	ldr	r3, [r4, #0]
 8003bfe:	6831      	ldr	r1, [r6, #0]
 8003c00:	061f      	lsls	r7, r3, #24
 8003c02:	f851 5b04 	ldr.w	r5, [r1], #4
 8003c06:	d402      	bmi.n	8003c0e <_printf_i+0x186>
 8003c08:	065f      	lsls	r7, r3, #25
 8003c0a:	bf48      	it	mi
 8003c0c:	b2ad      	uxthmi	r5, r5
 8003c0e:	6031      	str	r1, [r6, #0]
 8003c10:	07d9      	lsls	r1, r3, #31
 8003c12:	bf44      	itt	mi
 8003c14:	f043 0320 	orrmi.w	r3, r3, #32
 8003c18:	6023      	strmi	r3, [r4, #0]
 8003c1a:	b11d      	cbz	r5, 8003c24 <_printf_i+0x19c>
 8003c1c:	2310      	movs	r3, #16
 8003c1e:	e7ad      	b.n	8003b7c <_printf_i+0xf4>
 8003c20:	4826      	ldr	r0, [pc, #152]	@ (8003cbc <_printf_i+0x234>)
 8003c22:	e7e9      	b.n	8003bf8 <_printf_i+0x170>
 8003c24:	6823      	ldr	r3, [r4, #0]
 8003c26:	f023 0320 	bic.w	r3, r3, #32
 8003c2a:	6023      	str	r3, [r4, #0]
 8003c2c:	e7f6      	b.n	8003c1c <_printf_i+0x194>
 8003c2e:	4616      	mov	r6, r2
 8003c30:	e7bd      	b.n	8003bae <_printf_i+0x126>
 8003c32:	6833      	ldr	r3, [r6, #0]
 8003c34:	6825      	ldr	r5, [r4, #0]
 8003c36:	6961      	ldr	r1, [r4, #20]
 8003c38:	1d18      	adds	r0, r3, #4
 8003c3a:	6030      	str	r0, [r6, #0]
 8003c3c:	062e      	lsls	r6, r5, #24
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	d501      	bpl.n	8003c46 <_printf_i+0x1be>
 8003c42:	6019      	str	r1, [r3, #0]
 8003c44:	e002      	b.n	8003c4c <_printf_i+0x1c4>
 8003c46:	0668      	lsls	r0, r5, #25
 8003c48:	d5fb      	bpl.n	8003c42 <_printf_i+0x1ba>
 8003c4a:	8019      	strh	r1, [r3, #0]
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	6123      	str	r3, [r4, #16]
 8003c50:	4616      	mov	r6, r2
 8003c52:	e7bc      	b.n	8003bce <_printf_i+0x146>
 8003c54:	6833      	ldr	r3, [r6, #0]
 8003c56:	1d1a      	adds	r2, r3, #4
 8003c58:	6032      	str	r2, [r6, #0]
 8003c5a:	681e      	ldr	r6, [r3, #0]
 8003c5c:	6862      	ldr	r2, [r4, #4]
 8003c5e:	2100      	movs	r1, #0
 8003c60:	4630      	mov	r0, r6
 8003c62:	f7fc fab5 	bl	80001d0 <memchr>
 8003c66:	b108      	cbz	r0, 8003c6c <_printf_i+0x1e4>
 8003c68:	1b80      	subs	r0, r0, r6
 8003c6a:	6060      	str	r0, [r4, #4]
 8003c6c:	6863      	ldr	r3, [r4, #4]
 8003c6e:	6123      	str	r3, [r4, #16]
 8003c70:	2300      	movs	r3, #0
 8003c72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c76:	e7aa      	b.n	8003bce <_printf_i+0x146>
 8003c78:	6923      	ldr	r3, [r4, #16]
 8003c7a:	4632      	mov	r2, r6
 8003c7c:	4649      	mov	r1, r9
 8003c7e:	4640      	mov	r0, r8
 8003c80:	47d0      	blx	sl
 8003c82:	3001      	adds	r0, #1
 8003c84:	d0ad      	beq.n	8003be2 <_printf_i+0x15a>
 8003c86:	6823      	ldr	r3, [r4, #0]
 8003c88:	079b      	lsls	r3, r3, #30
 8003c8a:	d413      	bmi.n	8003cb4 <_printf_i+0x22c>
 8003c8c:	68e0      	ldr	r0, [r4, #12]
 8003c8e:	9b03      	ldr	r3, [sp, #12]
 8003c90:	4298      	cmp	r0, r3
 8003c92:	bfb8      	it	lt
 8003c94:	4618      	movlt	r0, r3
 8003c96:	e7a6      	b.n	8003be6 <_printf_i+0x15e>
 8003c98:	2301      	movs	r3, #1
 8003c9a:	4632      	mov	r2, r6
 8003c9c:	4649      	mov	r1, r9
 8003c9e:	4640      	mov	r0, r8
 8003ca0:	47d0      	blx	sl
 8003ca2:	3001      	adds	r0, #1
 8003ca4:	d09d      	beq.n	8003be2 <_printf_i+0x15a>
 8003ca6:	3501      	adds	r5, #1
 8003ca8:	68e3      	ldr	r3, [r4, #12]
 8003caa:	9903      	ldr	r1, [sp, #12]
 8003cac:	1a5b      	subs	r3, r3, r1
 8003cae:	42ab      	cmp	r3, r5
 8003cb0:	dcf2      	bgt.n	8003c98 <_printf_i+0x210>
 8003cb2:	e7eb      	b.n	8003c8c <_printf_i+0x204>
 8003cb4:	2500      	movs	r5, #0
 8003cb6:	f104 0619 	add.w	r6, r4, #25
 8003cba:	e7f5      	b.n	8003ca8 <_printf_i+0x220>
 8003cbc:	08003e0d 	.word	0x08003e0d
 8003cc0:	08003e1e 	.word	0x08003e1e

08003cc4 <memmove>:
 8003cc4:	4288      	cmp	r0, r1
 8003cc6:	b510      	push	{r4, lr}
 8003cc8:	eb01 0402 	add.w	r4, r1, r2
 8003ccc:	d902      	bls.n	8003cd4 <memmove+0x10>
 8003cce:	4284      	cmp	r4, r0
 8003cd0:	4623      	mov	r3, r4
 8003cd2:	d807      	bhi.n	8003ce4 <memmove+0x20>
 8003cd4:	1e43      	subs	r3, r0, #1
 8003cd6:	42a1      	cmp	r1, r4
 8003cd8:	d008      	beq.n	8003cec <memmove+0x28>
 8003cda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003cde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ce2:	e7f8      	b.n	8003cd6 <memmove+0x12>
 8003ce4:	4402      	add	r2, r0
 8003ce6:	4601      	mov	r1, r0
 8003ce8:	428a      	cmp	r2, r1
 8003cea:	d100      	bne.n	8003cee <memmove+0x2a>
 8003cec:	bd10      	pop	{r4, pc}
 8003cee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003cf2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003cf6:	e7f7      	b.n	8003ce8 <memmove+0x24>

08003cf8 <_sbrk_r>:
 8003cf8:	b538      	push	{r3, r4, r5, lr}
 8003cfa:	4d06      	ldr	r5, [pc, #24]	@ (8003d14 <_sbrk_r+0x1c>)
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	4604      	mov	r4, r0
 8003d00:	4608      	mov	r0, r1
 8003d02:	602b      	str	r3, [r5, #0]
 8003d04:	f7fc fe4a 	bl	800099c <_sbrk>
 8003d08:	1c43      	adds	r3, r0, #1
 8003d0a:	d102      	bne.n	8003d12 <_sbrk_r+0x1a>
 8003d0c:	682b      	ldr	r3, [r5, #0]
 8003d0e:	b103      	cbz	r3, 8003d12 <_sbrk_r+0x1a>
 8003d10:	6023      	str	r3, [r4, #0]
 8003d12:	bd38      	pop	{r3, r4, r5, pc}
 8003d14:	2000027c 	.word	0x2000027c

08003d18 <memcpy>:
 8003d18:	440a      	add	r2, r1
 8003d1a:	4291      	cmp	r1, r2
 8003d1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003d20:	d100      	bne.n	8003d24 <memcpy+0xc>
 8003d22:	4770      	bx	lr
 8003d24:	b510      	push	{r4, lr}
 8003d26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d2e:	4291      	cmp	r1, r2
 8003d30:	d1f9      	bne.n	8003d26 <memcpy+0xe>
 8003d32:	bd10      	pop	{r4, pc}

08003d34 <_realloc_r>:
 8003d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d38:	4607      	mov	r7, r0
 8003d3a:	4614      	mov	r4, r2
 8003d3c:	460d      	mov	r5, r1
 8003d3e:	b921      	cbnz	r1, 8003d4a <_realloc_r+0x16>
 8003d40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d44:	4611      	mov	r1, r2
 8003d46:	f7ff bc4d 	b.w	80035e4 <_malloc_r>
 8003d4a:	b92a      	cbnz	r2, 8003d58 <_realloc_r+0x24>
 8003d4c:	f7ff fbde 	bl	800350c <_free_r>
 8003d50:	4625      	mov	r5, r4
 8003d52:	4628      	mov	r0, r5
 8003d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d58:	f000 f81a 	bl	8003d90 <_malloc_usable_size_r>
 8003d5c:	4284      	cmp	r4, r0
 8003d5e:	4606      	mov	r6, r0
 8003d60:	d802      	bhi.n	8003d68 <_realloc_r+0x34>
 8003d62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003d66:	d8f4      	bhi.n	8003d52 <_realloc_r+0x1e>
 8003d68:	4621      	mov	r1, r4
 8003d6a:	4638      	mov	r0, r7
 8003d6c:	f7ff fc3a 	bl	80035e4 <_malloc_r>
 8003d70:	4680      	mov	r8, r0
 8003d72:	b908      	cbnz	r0, 8003d78 <_realloc_r+0x44>
 8003d74:	4645      	mov	r5, r8
 8003d76:	e7ec      	b.n	8003d52 <_realloc_r+0x1e>
 8003d78:	42b4      	cmp	r4, r6
 8003d7a:	4622      	mov	r2, r4
 8003d7c:	4629      	mov	r1, r5
 8003d7e:	bf28      	it	cs
 8003d80:	4632      	movcs	r2, r6
 8003d82:	f7ff ffc9 	bl	8003d18 <memcpy>
 8003d86:	4629      	mov	r1, r5
 8003d88:	4638      	mov	r0, r7
 8003d8a:	f7ff fbbf 	bl	800350c <_free_r>
 8003d8e:	e7f1      	b.n	8003d74 <_realloc_r+0x40>

08003d90 <_malloc_usable_size_r>:
 8003d90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d94:	1f18      	subs	r0, r3, #4
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	bfbc      	itt	lt
 8003d9a:	580b      	ldrlt	r3, [r1, r0]
 8003d9c:	18c0      	addlt	r0, r0, r3
 8003d9e:	4770      	bx	lr

08003da0 <_init>:
 8003da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003da2:	bf00      	nop
 8003da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003da6:	bc08      	pop	{r3}
 8003da8:	469e      	mov	lr, r3
 8003daa:	4770      	bx	lr

08003dac <_fini>:
 8003dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dae:	bf00      	nop
 8003db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003db2:	bc08      	pop	{r3}
 8003db4:	469e      	mov	lr, r3
 8003db6:	4770      	bx	lr
