{
  "DESIGN_NAME": "fpga_top",
  
  "VERILOG_DEFINES": [
    "USE_POWER_PINS"
  ],
  "YOSYS_DEFINES": ["USE_POWER_PINS"],

  "PDK": "sky130A",

  "VERILOG_FILES": [
    "dir::rtl/inv_buf_passgate.v",
    "dir::rtl/mux_primitives.v",
    "dir::rtl/luts.v",
    "dir::rtl/muxes.v",
    "dir::rtl/memories.v",
    "dir::rtl/shift_register_banks.v",
    "dir::rtl/wires.v",
    "dir::rtl/local_encoder.v",
    "dir::rtl/arch_encoder.v",
    "dir::rtl/logical_tile_clb_mode_clb_.v",
    "dir::rtl/logical_tile_clb_mode_default__fle.v",
    "dir::rtl/logical_tile_clb_mode_default__fle_mode_physical__fabric.v",
    "dir::rtl/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v",
    "dir::rtl/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4.v",
    "dir::rtl/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v",
    "dir::rtl/logical_tile_io_mode_io_.v",
    "dir::rtl/logical_tile_io_mode_physical__iopad.v",
    "dir::rtl/grid_clb.v",
    "dir::rtl/grid_io_left_left.v",
    "dir::rtl/grid_io_right_right.v",
    "dir::rtl/grid_io_top_top.v",
    "dir::rtl/grid_io_bottom_bottom.v",
    "dir::rtl/cbx_1__0_.v",
    "dir::rtl/cbx_1__1_.v",
    "dir::rtl/cbx_1__2_.v",
    "dir::rtl/cby_0__1_.v",
    "dir::rtl/cby_1__1_.v",
    "dir::rtl/cby_2__1_.v",
    "dir::rtl/sb_0__0_.v",
    "dir::rtl/sb_0__1_.v",
    "dir::rtl/sb_0__2_.v",
    "dir::rtl/sb_1__0_.v",
    "dir::rtl/sb_1__1_.v",
    "dir::rtl/sb_1__2_.v",
    "dir::rtl/sb_2__0_.v",
    "dir::rtl/sb_2__1_.v",
    "dir::rtl/sb_2__2_.v",
    "dir::rtl/fpga_top.v"
  ],

  "CLOCK_PORT": "prog_clk",
  "CLOCK_PERIOD": 25.0,
  "MAX_TRANSITION_CONSTRAINT": 0.5,
  "FP_SIZING": "absolute",
  "DIE_AREA": [0, 0, 500, 500],
  "CORE_AREA": [40, 40, 460, 460],
  "FP_CORE_UTIL": 35,
  "PL_TARGET_DENSITY": "0.35",
  "PL_RANDOM_GLB_PLACEMENT": 1,
  "SYNTH_STRATEGY": "AREA 0",
  "SYNTH_ELABORATE_ONLY": 0,
  "SYNTH_ABC_BUFFERING": true,
  "SYNTH_SIZING": true,
  "SYNTH_MAX_FANOUT": 6,
  "QUIT_ON_SYNTH_CHECKS": 0,
  "VDD_NETS": ["vccd1"],
  "GND_NETS": ["vssd1"],
  "VERILOG_POWER_DEFINE": "USE_POWER_PINS",
  "FP_TEMPLATE_PINS": ["vccd1", "vssd1"],
  "FP_PDN_CORE_RING": 0,
  "FP_PDN_ENABLE_RAILS": 1,
  "FP_PDN_CHECK_NODES": 0,
  "FP_PDN_VPITCH": 180,
  "FP_PDN_HPITCH": 180,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,
  "FP_PDN_VWIDTH": 3.1,
  "FP_PDN_HWIDTH": 3.1,
  "FP_PDN_VSPACING": 15.5,
  "FP_PDN_HSPACING": 15.5,
  "FP_TAP_HORIZONTAL_HALO": "40",
  "FP_PDN_HORIZONTAL_HALO": "40",
  "FP_TAP_VERTICAL_HALO": "10",
  "FP_PDN_VERTICAL_HALO": "10",
  "RUN_CTS": 1,
  "CTS_CLK_BUFFER_LIST": ["sky130_fd_sc_hd__clkbuf_8", "sky130_fd_sc_hd__clkbuf_4", "sky130_fd_sc_hd__clkbuf_2"],
  "CTS_DISABLE_POST_PROCESSING": "1",
  "CTS_SINK_CLUSTERING_MAX_DIAMETER": "200",
  "CTS_DISTANCE_BETWEEN_BUFFERS": "1000",
  "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
  "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
  "PL_RESIZER_HOLD_SLACK_MARGIN": "0.25",
  "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
  "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
  "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
  "GRT_REPAIR_ANTENNAS": 1,
  "RUN_HEURISTIC_DIODE_INSERTION": 0,
  "RUN_FILL_INSERTION": 1,
  "RUN_TAP_DECAP_INSERTION": 1,
  "GRT_ALLOW_CONGESTION": 0,
  "GRT_ADJUSTMENT": "0.35",
  "GRT_ANT_ITERS": "1",
  "DRT_THREADS": 4,
  "RT_MAX_LAYER": "met5",
  "ROUTING_CORES": "24",
  "MAGIC_ZEROIZE_ORIGIN": 0,
  "RUN_MAGIC_DRC": 1,
  "RUN_CVC": 1,
  "RUN_LVS": 1,
  "RUN_LINTER": 1,
  "MAGIC_DEF_LABELS": 0,
  "RUN_IRDROP_REPORT": 0,
  "GPL_CELL_PADDING": "2",
  "DPL_CELL_PADDING": "0",
  "DIODE_PADDING": "0",
  "ERROR_ON_LINTER_ERRORS": false,
  "ERROR_ON_LINTER_WARNINGS": false,
  "ERROR_ON_SYNTH_CHECKS": false
}
