
---------- Begin Simulation Statistics ----------
final_tick                                 6734583000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58111                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886880                       # Number of bytes of host memory used
host_op_rate                                   113567                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   172.09                       # Real time elapsed on the host
host_tick_rate                               39135170                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006735                       # Number of seconds simulated
sim_ticks                                  6734583000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11964841                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7463465                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.346916                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.346916                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1084963                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   531652                       # number of floating regfile writes
system.cpu.idleCycles                          467583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               174291                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2289582                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.749165                       # Inst execution rate
system.cpu.iew.exec_refs                      4443154                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1703931                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1074013                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2995393                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                392                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13936                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1911618                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            26043397                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2739223                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            330040                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              23559791                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6520                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                712317                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 156849                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                721253                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1170                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       106499                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          67792                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  28163805                       # num instructions consuming a value
system.cpu.iew.wb_count                      23349049                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.602033                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16955553                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.733518                       # insts written-back per cycle
system.cpu.iew.wb_sent                       23464630                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33909183                       # number of integer regfile reads
system.cpu.int_regfile_writes                18698290                       # number of integer regfile writes
system.cpu.ipc                               0.742437                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.742437                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            454932      1.90%      1.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18415795     77.09%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                59056      0.25%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44304      0.19%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               25375      0.11%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                15186      0.06%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               158568      0.66%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                70195      0.29%     80.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               95441      0.40%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               9741      0.04%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             110      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2588705     10.84%     91.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1386845      5.81%     97.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          217713      0.91%     98.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         347652      1.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23889836                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1013298                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1973379                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       910975                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1464437                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      517643                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021668                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  421917     81.51%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13585      2.62%     84.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    317      0.06%     84.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   802      0.15%     84.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  192      0.04%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18256      3.53%     87.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20293      3.92%     91.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             25013      4.83%     96.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            17263      3.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22939249                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           59388890                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22438074                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          31080083                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   26037957                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23889836                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5440                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6500031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             63375                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4457                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8805821                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13001584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.837456                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.428388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7063790     54.33%     54.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              786863      6.05%     60.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              860557      6.62%     67.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              907338      6.98%     73.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              921651      7.09%     81.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              812208      6.25%     87.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              895939      6.89%     94.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              489337      3.76%     97.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              263901      2.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13001584                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.773668                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            127648                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           200484                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2995393                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1911618                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9320395                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         13469167                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          541                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       107346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       215727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1258                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3079772                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2322467                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            159310                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1421311                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1346624                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.745204                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  229196                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 45                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          149491                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              91229                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            58262                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        10596                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         6330519                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            150058                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12105297                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.614439                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.604946                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7205131     59.52%     59.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1133846      9.37%     68.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          770320      6.36%     75.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          930688      7.69%     82.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          337350      2.79%     85.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          196538      1.62%     87.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          191409      1.58%     88.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          123946      1.02%     89.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1216069     10.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12105297                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1216069                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3585572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3585572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3607739                       # number of overall hits
system.cpu.dcache.overall_hits::total         3607739                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       169572                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169572                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       170348                       # number of overall misses
system.cpu.dcache.overall_misses::total        170348                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9578642492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9578642492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9578642492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9578642492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3755144                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3755144                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3778087                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3778087                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045157                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045157                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045088                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045088                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56487.170594                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56487.170594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56229.850025                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56229.850025                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       136284                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          224                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2688                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.700893                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47266                       # number of writebacks
system.cpu.dcache.writebacks::total             47266                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99308                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99308                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99308                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99308                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        70264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        70264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        70692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        70692                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4283549992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4283549992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4295839992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4295839992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018711                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018711                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018711                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60963.651258                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60963.651258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60768.403667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60768.403667                       # average overall mshr miss latency
system.cpu.dcache.replacements                  70169                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2207515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2207515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6914460000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6914460000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2340199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2340199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52112.236592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52112.236592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1662485500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1662485500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49642.733435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49642.733435                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2664182492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2664182492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72223.554869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72223.554869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36775                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36775                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2621064492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2621064492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71272.997743                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71272.997743                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        22167                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         22167                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          776                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          776                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        22943                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        22943                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033823                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033823                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          428                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12290000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12290000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018655                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018655                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28714.953271                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28714.953271                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.580978                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3678431                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             70681                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.042713                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.580978                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7626855                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7626855                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2509049                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6171969                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3792454                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                371263                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 156849                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1274031                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 10658                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28044919                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 50991                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2739458                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1708264                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          6537                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6558                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3034962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15207278                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3079772                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1667049                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9787313                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  334452                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        156                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1211                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         10635                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2106243                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 51998                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           13001584                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.276377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.323074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8290236     63.76%     63.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   241929      1.86%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   276123      2.12%     67.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   272468      2.10%     69.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   358431      2.76%     72.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   323286      2.49%     75.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   349974      2.69%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   278172      2.14%     79.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2610965     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13001584                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.228653                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.129044                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2064004                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2064004                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2064004                       # number of overall hits
system.cpu.icache.overall_hits::total         2064004                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42238                       # number of overall misses
system.cpu.icache.overall_misses::total         42238                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1140751998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1140751998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1140751998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1140751998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2106242                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2106242                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2106242                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2106242                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27007.718121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27007.718121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27007.718121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27007.718121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1530                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.758621                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        37172                       # number of writebacks
system.cpu.icache.writebacks::total             37172                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4544                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4544                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4544                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4544                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        37694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        37694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    964108000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    964108000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    964108000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    964108000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017896                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017896                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017896                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017896                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25577.227145                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25577.227145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25577.227145                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25577.227145                       # average overall mshr miss latency
system.cpu.icache.replacements                  37172                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2064004                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2064004                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42238                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1140751998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1140751998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2106242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2106242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27007.718121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27007.718121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4544                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4544                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        37694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    964108000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    964108000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017896                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017896                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25577.227145                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25577.227145                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.919940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2101698                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             37694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.756831                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.919940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4250178                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4250178                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2107798                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2375                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      373658                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  785809                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1807                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1170                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 500787                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1223                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1997                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6734583000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 156849                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2715620                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2154898                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3289                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3915889                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4055039                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               27304494                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 21371                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 222784                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  11067                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3754015                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             301                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31619681                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67918827                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 40668927                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1323596                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  9197219                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      76                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1645811                       # count of insts added to the skid buffer
system.cpu.rob.reads                         36686068                       # The number of ROB reads
system.cpu.rob.writes                        52648389                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                30092                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16747                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46839                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               30092                       # number of overall hits
system.l2.overall_hits::.cpu.data               16747                       # number of overall hits
system.l2.overall_hits::total                   46839                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7590                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53934                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61524                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7590                       # number of overall misses
system.l2.overall_misses::.cpu.data             53934                       # number of overall misses
system.l2.overall_misses::total                 61524                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    588281500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4009810000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4598091500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    588281500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4009810000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4598091500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            37682                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            70681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               108363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           37682                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           70681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              108363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.201422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.763062                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.567758                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.201422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.763062                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.567758                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77507.444005                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74346.608818                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74736.549964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77507.444005                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74346.608818                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74736.549964                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31990                       # number of writebacks
system.l2.writebacks::total                     31990                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61513                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61513                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    510077000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3458942250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3969019250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    510077000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3458942250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3969019250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.201131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.763062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.567657                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.201131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.763062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.567657                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67301.359018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64132.870731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64523.259311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67301.359018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64132.870731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64523.259311                       # average overall mshr miss latency
system.l2.replacements                          54564                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47266                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47266                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47266                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47266                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        36731                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            36731                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        36731                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        36731                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1602                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35170                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2547844500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2547844500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.956434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72443.687802                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72443.687802                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2188398250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2188398250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.956434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62223.436167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62223.436167                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          30092                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              30092                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    588281500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    588281500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        37682                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          37682                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.201422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.201422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77507.444005                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77507.444005                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    510077000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    510077000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.201131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.201131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67301.359018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67301.359018                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1461965500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1461965500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.553363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.553363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77913.318056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77913.318056                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1270544000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1270544000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.553363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.553363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67711.788531                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67711.788531                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7965.873881                       # Cycle average of tags in use
system.l2.tags.total_refs                      215205                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62756                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.429234                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     221.303292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1208.863231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6535.707358                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.147566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.797816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972397                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5932                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1784532                       # Number of tag accesses
system.l2.tags.data_accesses                  1784532                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000463394500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152461                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30066                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61513                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31990                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61513                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31990                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61513                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31990                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.636831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.970070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.569880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1942     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1944                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.446502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.423706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.891556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1531     78.76%     78.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      1.29%     80.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              330     16.98%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               50      2.57%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.36%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3936832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2047360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    584.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6702045500                       # Total gap between requests
system.mem_ctrls.avgGap                      71677.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       485056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3451264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2046208                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 72024652.454353898764                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 512468849.221993446350                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 303835887.092044174671                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7579                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53934                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31990                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    259948000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1679168750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 154424554250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34298.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31133.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4827275.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       485056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3451776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3936832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       485056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       485056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2047360                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2047360                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7579                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53934                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61513                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31990                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31990                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     72024652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    512544875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        584569527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     72024652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     72024652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    304006944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       304006944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    304006944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     72024652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    512544875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       888576472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61505                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31972                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1825                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               785898000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             307525000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1939116750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12777.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31527.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47482                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21925                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.58                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24070                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   248.547071                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.133542                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.052625                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10437     43.36%     43.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6447     26.78%     70.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2295      9.53%     79.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1100      4.57%     84.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          749      3.11%     87.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          474      1.97%     89.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          349      1.45%     90.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          257      1.07%     91.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1962      8.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24070                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3936320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2046208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              584.493502                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              303.835887                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        91798980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48792315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224660100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87273180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 531048960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2459417190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    514992000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3957982725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   587.710141                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1311060500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    224640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5198882500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        80060820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42553335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214485600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79620660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 531048960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2338157100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    617105760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3903032235                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   579.550692                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1572858750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    224640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4937084250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26343                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31990                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21327                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35170                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35170                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26343                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       176343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       176343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 176343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5984192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5984192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5984192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61513                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61513    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61513                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60697500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76891250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             71603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79256                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        37172                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45477                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36772                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         37694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       112548                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       211553                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                324101                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4790656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7548608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12339264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54576                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2048128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           162950                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104548                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 161149     98.89%     98.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1801      1.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             162950                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6734583000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          192301500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56562457                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         106037479                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
