{
  "module_name": "sun6i-a31-ccu.h",
  "hash_id": "5dd24d702a76df33ea2b7a86c691322e90a0c5ee633ee89ae27e98814d8d4bce",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sun6i-a31-ccu.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_CLK_SUN6I_A31_H_\n#define _DT_BINDINGS_CLK_SUN6I_A31_H_\n\n#define CLK_PLL_VIDEO0_2X\t7\n\n#define CLK_PLL_PERIPH\t\t10\n\n#define CLK_PLL_VIDEO1_2X\t13\n\n#define CLK_PLL_MIPI\t\t15\n\n#define CLK_CPU\t\t\t18\n\n#define CLK_AHB1_MIPIDSI\t23\n#define CLK_AHB1_SS\t\t24\n#define CLK_AHB1_DMA\t\t25\n#define CLK_AHB1_MMC0\t\t26\n#define CLK_AHB1_MMC1\t\t27\n#define CLK_AHB1_MMC2\t\t28\n#define CLK_AHB1_MMC3\t\t29\n#define CLK_AHB1_NAND1\t\t30\n#define CLK_AHB1_NAND0\t\t31\n#define CLK_AHB1_SDRAM\t\t32\n#define CLK_AHB1_EMAC\t\t33\n#define CLK_AHB1_TS\t\t34\n#define CLK_AHB1_HSTIMER\t35\n#define CLK_AHB1_SPI0\t\t36\n#define CLK_AHB1_SPI1\t\t37\n#define CLK_AHB1_SPI2\t\t38\n#define CLK_AHB1_SPI3\t\t39\n#define CLK_AHB1_OTG\t\t40\n#define CLK_AHB1_EHCI0\t\t41\n#define CLK_AHB1_EHCI1\t\t42\n#define CLK_AHB1_OHCI0\t\t43\n#define CLK_AHB1_OHCI1\t\t44\n#define CLK_AHB1_OHCI2\t\t45\n#define CLK_AHB1_VE\t\t46\n#define CLK_AHB1_LCD0\t\t47\n#define CLK_AHB1_LCD1\t\t48\n#define CLK_AHB1_CSI\t\t49\n#define CLK_AHB1_HDMI\t\t50\n#define CLK_AHB1_BE0\t\t51\n#define CLK_AHB1_BE1\t\t52\n#define CLK_AHB1_FE0\t\t53\n#define CLK_AHB1_FE1\t\t54\n#define CLK_AHB1_MP\t\t55\n#define CLK_AHB1_GPU\t\t56\n#define CLK_AHB1_DEU0\t\t57\n#define CLK_AHB1_DEU1\t\t58\n#define CLK_AHB1_DRC0\t\t59\n#define CLK_AHB1_DRC1\t\t60\n\n#define CLK_APB1_CODEC\t\t61\n#define CLK_APB1_SPDIF\t\t62\n#define CLK_APB1_DIGITAL_MIC\t63\n#define CLK_APB1_PIO\t\t64\n#define CLK_APB1_DAUDIO0\t65\n#define CLK_APB1_DAUDIO1\t66\n\n#define CLK_APB2_I2C0\t\t67\n#define CLK_APB2_I2C1\t\t68\n#define CLK_APB2_I2C2\t\t69\n#define CLK_APB2_I2C3\t\t70\n#define CLK_APB2_UART0\t\t71\n#define CLK_APB2_UART1\t\t72\n#define CLK_APB2_UART2\t\t73\n#define CLK_APB2_UART3\t\t74\n#define CLK_APB2_UART4\t\t75\n#define CLK_APB2_UART5\t\t76\n\n#define CLK_NAND0\t\t77\n#define CLK_NAND1\t\t78\n#define CLK_MMC0\t\t79\n#define CLK_MMC0_SAMPLE\t\t80\n#define CLK_MMC0_OUTPUT\t\t81\n#define CLK_MMC1\t\t82\n#define CLK_MMC1_SAMPLE\t\t83\n#define CLK_MMC1_OUTPUT\t\t84\n#define CLK_MMC2\t\t85\n#define CLK_MMC2_SAMPLE\t\t86\n#define CLK_MMC2_OUTPUT\t\t87\n#define CLK_MMC3\t\t88\n#define CLK_MMC3_SAMPLE\t\t89\n#define CLK_MMC3_OUTPUT\t\t90\n#define CLK_TS\t\t\t91\n#define CLK_SS\t\t\t92\n#define CLK_SPI0\t\t93\n#define CLK_SPI1\t\t94\n#define CLK_SPI2\t\t95\n#define CLK_SPI3\t\t96\n#define CLK_DAUDIO0\t\t97\n#define CLK_DAUDIO1\t\t98\n#define CLK_SPDIF\t\t99\n#define CLK_USB_PHY0\t\t100\n#define CLK_USB_PHY1\t\t101\n#define CLK_USB_PHY2\t\t102\n#define CLK_USB_OHCI0\t\t103\n#define CLK_USB_OHCI1\t\t104\n#define CLK_USB_OHCI2\t\t105\n\n#define CLK_DRAM_VE\t\t110\n#define CLK_DRAM_CSI_ISP\t111\n#define CLK_DRAM_TS\t\t112\n#define CLK_DRAM_DRC0\t\t113\n#define CLK_DRAM_DRC1\t\t114\n#define CLK_DRAM_DEU0\t\t115\n#define CLK_DRAM_DEU1\t\t116\n#define CLK_DRAM_FE0\t\t117\n#define CLK_DRAM_FE1\t\t118\n#define CLK_DRAM_BE0\t\t119\n#define CLK_DRAM_BE1\t\t120\n#define CLK_DRAM_MP\t\t121\n\n#define CLK_BE0\t\t\t122\n#define CLK_BE1\t\t\t123\n#define CLK_FE0\t\t\t124\n#define CLK_FE1\t\t\t125\n#define CLK_MP\t\t\t126\n#define CLK_LCD0_CH0\t\t127\n#define CLK_LCD1_CH0\t\t128\n#define CLK_LCD0_CH1\t\t129\n#define CLK_LCD1_CH1\t\t130\n#define CLK_CSI0_SCLK\t\t131\n#define CLK_CSI0_MCLK\t\t132\n#define CLK_CSI1_MCLK\t\t133\n#define CLK_VE\t\t\t134\n#define CLK_CODEC\t\t135\n#define CLK_AVS\t\t\t136\n#define CLK_DIGITAL_MIC\t\t137\n#define CLK_HDMI\t\t138\n#define CLK_HDMI_DDC\t\t139\n#define CLK_PS\t\t\t140\n\n#define CLK_MIPI_DSI\t\t143\n#define CLK_MIPI_DSI_DPHY\t144\n#define CLK_MIPI_CSI_DPHY\t145\n#define CLK_IEP_DRC0\t\t146\n#define CLK_IEP_DRC1\t\t147\n#define CLK_IEP_DEU0\t\t148\n#define CLK_IEP_DEU1\t\t149\n#define CLK_GPU_CORE\t\t150\n#define CLK_GPU_MEMORY\t\t151\n#define CLK_GPU_HYD\t\t152\n#define CLK_ATS\t\t\t153\n#define CLK_TRACE\t\t154\n\n#define CLK_OUT_A\t\t155\n#define CLK_OUT_B\t\t156\n#define CLK_OUT_C\t\t157\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}