# VerilogProject
This project is a Comparator, Shifter, Adder and Decoder. It was built using the SystemVerilog HDL(Hardware Description Language). It was built for a project from my university(Universidade Federal de SÃ£o Carlos - UFSCar).
