INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denny/.Xilinx/Projects/8_bit_PASR/8_bit_PASR.srcs/sources_1/new/8_bit_PASR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_PASR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denny/.Xilinx/Projects/8_bit_PASR/8_bit_PASR.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2458] undeclared symbol R, assumed default net type wire [C:/Users/denny/.Xilinx/Projects/8_bit_PASR/8_bit_PASR.srcs/sim_1/new/sim.v:5]
INFO: [VRFC 10-2458] undeclared symbol L, assumed default net type wire [C:/Users/denny/.Xilinx/Projects/8_bit_PASR/8_bit_PASR.srcs/sim_1/new/sim.v:5]
INFO: [VRFC 10-2458] undeclared symbol w, assumed default net type wire [C:/Users/denny/.Xilinx/Projects/8_bit_PASR/8_bit_PASR.srcs/sim_1/new/sim.v:5]
INFO: [VRFC 10-2458] undeclared symbol Clock, assumed default net type wire [C:/Users/denny/.Xilinx/Projects/8_bit_PASR/8_bit_PASR.srcs/sim_1/new/sim.v:5]
INFO: [VRFC 10-2458] undeclared symbol Q, assumed default net type wire [C:/Users/denny/.Xilinx/Projects/8_bit_PASR/8_bit_PASR.srcs/sim_1/new/sim.v:5]
WARNING: [VRFC 10-2938] 'R' is already implicitly declared on line 5 [C:/Users/denny/.Xilinx/Projects/8_bit_PASR/8_bit_PASR.srcs/sim_1/new/sim.v:6]
WARNING: [VRFC 10-2938] 'L' is already implicitly declared on line 5 [C:/Users/denny/.Xilinx/Projects/8_bit_PASR/8_bit_PASR.srcs/sim_1/new/sim.v:7]
WARNING: [VRFC 10-2938] 'Q' is already implicitly declared on line 5 [C:/Users/denny/.Xilinx/Projects/8_bit_PASR/8_bit_PASR.srcs/sim_1/new/sim.v:8]
