{"vcs1":{"timestamp_begin":1746982217.718904384, "rt":6.21, "ut":5.90, "st":0.24}}
{"vcselab":{"timestamp_begin":1746982224.013584040, "rt":0.27, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1746982224.346938487, "rt":0.29, "ut":0.13, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746982217.409609251}
{"VCS_COMP_START_TIME": 1746982217.409609251}
{"VCS_COMP_END_TIME": 1746982224.707644306}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 374984}}
{"vcselab": {"peak_mem": 174700}}
