---
content_type: page
title: Lecture Notes
uid: f75f75e3-2475-7fc9-19a3-9765ec10aeff
---

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
SES #
{{< thclose >}}
{{< thopen >}}
TOPICS
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
L1
{{< tdclose >}}
{{< tdopen >}}
Introduction ([PDF]({{< baseurl >}}/resources/l1_overview))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L2
{{< tdclose >}}
{{< tdopen >}}
Combinational logic ([PDF]({{< baseurl >}}/resources/l2_combi_logic))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L3
{{< tdclose >}}
{{< tdopen >}}
Introduction to Verilog® - combinational logic ([PDF]({{< baseurl >}}/resources/l3_combi_veri))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L4
{{< tdclose >}}
{{< tdopen >}}
Sequential building blocks ([PDF]({{< baseurl >}}/resources/l4_seql_blocks))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L5
{{< tdclose >}}
{{< tdopen >}}
Simple sequential circuits and Verilog® ([PDF]({{< baseurl >}}/resources/l5_seql_verilog))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L6
{{< tdclose >}}
{{< tdopen >}}
Finite-state machines and synchronization ([PDF]({{< baseurl >}}/resources/l6_fsm))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L7
{{< tdclose >}}
{{< tdopen >}}
Memory basics and timing ([PDF]({{< baseurl >}}/resources/l7_memory))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L8-L9
{{< tdclose >}}
{{< tdopen >}}
Arithmetic structures ([PDF]({{< baseurl >}}/resources/l8_9_arithmetic))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L10
{{< tdclose >}}
{{< tdopen >}}
Analog building blocks ([PDF]({{< baseurl >}}/resources/l10_analog))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L11
{{< tdclose >}}
{{< tdopen >}}
System integration issues and major/minor FSM ([PDF]({{< baseurl >}}/resources/l11_maj_min_fsm))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L12
{{< tdclose >}}
{{< tdopen >}}
Reconfigurable logic architecture ([PDF - 1.3 MB]({{< baseurl >}}/resources/l12_fpgas))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L13
{{< tdclose >}}
{{< tdopen >}}
Video ([PDF - 4.0 MB]({{< baseurl >}}/resources/l13_video))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L14
{{< tdclose >}}
{{< tdopen >}}
Project kickoff ([PDF]({{< baseurl >}}/resources/l14_project))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L15
{{< tdclose >}}
{{< tdopen >}}
LSI integration and performance transformations ([PDF - 1.1 MB]({{< baseurl >}}/resources/l15_vlsi_print))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L16
{{< tdclose >}}
{{< tdopen >}}
Power dissipation in digital systems ([PDF]({{< baseurl >}}/resources/l16_print))
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}