Chronologic VCS simulator copyright 1991-2012
Contains Synopsys proprietary information.
Compiler version G-2012.09_Full64; Runtime version G-2012.09_Full64;  Dec 10 00:19 2012
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 203f100020bf0000 : 2323593525481897984
@@@ mem[    8] = a4610000b4410000 : 11844748497985273856
@@@ mem[   16] = 0000000000000555 : 1365
@@@
@@@
@@                  4020 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  37 cycles / 4 instrs = 9.250000 CPI
@@
@@  1080.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 290.
$finish at simulation time                 5020
           V C S   S i m u l a t i o n   R e p o r t 
Time: 502000 ps
CPU Time:      0.450 seconds;       Data structure size:   0.1Mb
Mon Dec 10 00:19:32 2012
