// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="batch_align2D,hls_ip_2018_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.857800,HLS_SYN_LAT=238058,HLS_SYN_TPT=none,HLS_SYN_MEM=240,HLS_SYN_DSP=106,HLS_SYN_FF=36621,HLS_SYN_LUT=48224,HLS_VERSION=2018_3}" *)

module batch_align2D (
        ap_clk,
        ap_rst_n,
        m_axi_pyr_AWVALID,
        m_axi_pyr_AWREADY,
        m_axi_pyr_AWADDR,
        m_axi_pyr_AWID,
        m_axi_pyr_AWLEN,
        m_axi_pyr_AWSIZE,
        m_axi_pyr_AWBURST,
        m_axi_pyr_AWLOCK,
        m_axi_pyr_AWCACHE,
        m_axi_pyr_AWPROT,
        m_axi_pyr_AWQOS,
        m_axi_pyr_AWREGION,
        m_axi_pyr_AWUSER,
        m_axi_pyr_WVALID,
        m_axi_pyr_WREADY,
        m_axi_pyr_WDATA,
        m_axi_pyr_WSTRB,
        m_axi_pyr_WLAST,
        m_axi_pyr_WID,
        m_axi_pyr_WUSER,
        m_axi_pyr_ARVALID,
        m_axi_pyr_ARREADY,
        m_axi_pyr_ARADDR,
        m_axi_pyr_ARID,
        m_axi_pyr_ARLEN,
        m_axi_pyr_ARSIZE,
        m_axi_pyr_ARBURST,
        m_axi_pyr_ARLOCK,
        m_axi_pyr_ARCACHE,
        m_axi_pyr_ARPROT,
        m_axi_pyr_ARQOS,
        m_axi_pyr_ARREGION,
        m_axi_pyr_ARUSER,
        m_axi_pyr_RVALID,
        m_axi_pyr_RREADY,
        m_axi_pyr_RDATA,
        m_axi_pyr_RLAST,
        m_axi_pyr_RID,
        m_axi_pyr_RUSER,
        m_axi_pyr_RRESP,
        m_axi_pyr_BVALID,
        m_axi_pyr_BREADY,
        m_axi_pyr_BRESP,
        m_axi_pyr_BID,
        m_axi_pyr_BUSER,
        m_axi_patches_AWVALID,
        m_axi_patches_AWREADY,
        m_axi_patches_AWADDR,
        m_axi_patches_AWID,
        m_axi_patches_AWLEN,
        m_axi_patches_AWSIZE,
        m_axi_patches_AWBURST,
        m_axi_patches_AWLOCK,
        m_axi_patches_AWCACHE,
        m_axi_patches_AWPROT,
        m_axi_patches_AWQOS,
        m_axi_patches_AWREGION,
        m_axi_patches_AWUSER,
        m_axi_patches_WVALID,
        m_axi_patches_WREADY,
        m_axi_patches_WDATA,
        m_axi_patches_WSTRB,
        m_axi_patches_WLAST,
        m_axi_patches_WID,
        m_axi_patches_WUSER,
        m_axi_patches_ARVALID,
        m_axi_patches_ARREADY,
        m_axi_patches_ARADDR,
        m_axi_patches_ARID,
        m_axi_patches_ARLEN,
        m_axi_patches_ARSIZE,
        m_axi_patches_ARBURST,
        m_axi_patches_ARLOCK,
        m_axi_patches_ARCACHE,
        m_axi_patches_ARPROT,
        m_axi_patches_ARQOS,
        m_axi_patches_ARREGION,
        m_axi_patches_ARUSER,
        m_axi_patches_RVALID,
        m_axi_patches_RREADY,
        m_axi_patches_RDATA,
        m_axi_patches_RLAST,
        m_axi_patches_RID,
        m_axi_patches_RUSER,
        m_axi_patches_RRESP,
        m_axi_patches_BVALID,
        m_axi_patches_BREADY,
        m_axi_patches_BRESP,
        m_axi_patches_BID,
        m_axi_patches_BUSER,
        m_axi_pos_r_AWVALID,
        m_axi_pos_r_AWREADY,
        m_axi_pos_r_AWADDR,
        m_axi_pos_r_AWID,
        m_axi_pos_r_AWLEN,
        m_axi_pos_r_AWSIZE,
        m_axi_pos_r_AWBURST,
        m_axi_pos_r_AWLOCK,
        m_axi_pos_r_AWCACHE,
        m_axi_pos_r_AWPROT,
        m_axi_pos_r_AWQOS,
        m_axi_pos_r_AWREGION,
        m_axi_pos_r_AWUSER,
        m_axi_pos_r_WVALID,
        m_axi_pos_r_WREADY,
        m_axi_pos_r_WDATA,
        m_axi_pos_r_WSTRB,
        m_axi_pos_r_WLAST,
        m_axi_pos_r_WID,
        m_axi_pos_r_WUSER,
        m_axi_pos_r_ARVALID,
        m_axi_pos_r_ARREADY,
        m_axi_pos_r_ARADDR,
        m_axi_pos_r_ARID,
        m_axi_pos_r_ARLEN,
        m_axi_pos_r_ARSIZE,
        m_axi_pos_r_ARBURST,
        m_axi_pos_r_ARLOCK,
        m_axi_pos_r_ARCACHE,
        m_axi_pos_r_ARPROT,
        m_axi_pos_r_ARQOS,
        m_axi_pos_r_ARREGION,
        m_axi_pos_r_ARUSER,
        m_axi_pos_r_RVALID,
        m_axi_pos_r_RREADY,
        m_axi_pos_r_RDATA,
        m_axi_pos_r_RLAST,
        m_axi_pos_r_RID,
        m_axi_pos_r_RUSER,
        m_axi_pos_r_RRESP,
        m_axi_pos_r_BVALID,
        m_axi_pos_r_BREADY,
        m_axi_pos_r_BRESP,
        m_axi_pos_r_BID,
        m_axi_pos_r_BUSER,
        m_axi_debug_AWVALID,
        m_axi_debug_AWREADY,
        m_axi_debug_AWADDR,
        m_axi_debug_AWID,
        m_axi_debug_AWLEN,
        m_axi_debug_AWSIZE,
        m_axi_debug_AWBURST,
        m_axi_debug_AWLOCK,
        m_axi_debug_AWCACHE,
        m_axi_debug_AWPROT,
        m_axi_debug_AWQOS,
        m_axi_debug_AWREGION,
        m_axi_debug_AWUSER,
        m_axi_debug_WVALID,
        m_axi_debug_WREADY,
        m_axi_debug_WDATA,
        m_axi_debug_WSTRB,
        m_axi_debug_WLAST,
        m_axi_debug_WID,
        m_axi_debug_WUSER,
        m_axi_debug_ARVALID,
        m_axi_debug_ARREADY,
        m_axi_debug_ARADDR,
        m_axi_debug_ARID,
        m_axi_debug_ARLEN,
        m_axi_debug_ARSIZE,
        m_axi_debug_ARBURST,
        m_axi_debug_ARLOCK,
        m_axi_debug_ARCACHE,
        m_axi_debug_ARPROT,
        m_axi_debug_ARQOS,
        m_axi_debug_ARREGION,
        m_axi_debug_ARUSER,
        m_axi_debug_RVALID,
        m_axi_debug_RREADY,
        m_axi_debug_RDATA,
        m_axi_debug_RLAST,
        m_axi_debug_RID,
        m_axi_debug_RUSER,
        m_axi_debug_RRESP,
        m_axi_debug_BVALID,
        m_axi_debug_BREADY,
        m_axi_debug_BRESP,
        m_axi_debug_BID,
        m_axi_debug_BUSER,
        s_axi_ctrl_AWVALID,
        s_axi_ctrl_AWREADY,
        s_axi_ctrl_AWADDR,
        s_axi_ctrl_WVALID,
        s_axi_ctrl_WREADY,
        s_axi_ctrl_WDATA,
        s_axi_ctrl_WSTRB,
        s_axi_ctrl_ARVALID,
        s_axi_ctrl_ARREADY,
        s_axi_ctrl_ARADDR,
        s_axi_ctrl_RVALID,
        s_axi_ctrl_RREADY,
        s_axi_ctrl_RDATA,
        s_axi_ctrl_RRESP,
        s_axi_ctrl_BVALID,
        s_axi_ctrl_BREADY,
        s_axi_ctrl_BRESP,
        interrupt,
        s_axi_param_AWVALID,
        s_axi_param_AWREADY,
        s_axi_param_AWADDR,
        s_axi_param_WVALID,
        s_axi_param_WREADY,
        s_axi_param_WDATA,
        s_axi_param_WSTRB,
        s_axi_param_ARVALID,
        s_axi_param_ARREADY,
        s_axi_param_ARADDR,
        s_axi_param_RVALID,
        s_axi_param_RREADY,
        s_axi_param_RDATA,
        s_axi_param_RRESP,
        s_axi_param_BVALID,
        s_axi_param_BREADY,
        s_axi_param_BRESP
);

parameter    ap_ST_fsm_state1 = 55'd1;
parameter    ap_ST_fsm_state2 = 55'd2;
parameter    ap_ST_fsm_state3 = 55'd4;
parameter    ap_ST_fsm_state4 = 55'd8;
parameter    ap_ST_fsm_state5 = 55'd16;
parameter    ap_ST_fsm_state6 = 55'd32;
parameter    ap_ST_fsm_state7 = 55'd64;
parameter    ap_ST_fsm_state8 = 55'd128;
parameter    ap_ST_fsm_pp0_stage0 = 55'd256;
parameter    ap_ST_fsm_state12 = 55'd512;
parameter    ap_ST_fsm_state13 = 55'd1024;
parameter    ap_ST_fsm_state14 = 55'd2048;
parameter    ap_ST_fsm_state15 = 55'd4096;
parameter    ap_ST_fsm_state16 = 55'd8192;
parameter    ap_ST_fsm_state17 = 55'd16384;
parameter    ap_ST_fsm_state18 = 55'd32768;
parameter    ap_ST_fsm_pp1_stage0 = 55'd65536;
parameter    ap_ST_fsm_state22 = 55'd131072;
parameter    ap_ST_fsm_state23 = 55'd262144;
parameter    ap_ST_fsm_state24 = 55'd524288;
parameter    ap_ST_fsm_state25 = 55'd1048576;
parameter    ap_ST_fsm_state26 = 55'd2097152;
parameter    ap_ST_fsm_state27 = 55'd4194304;
parameter    ap_ST_fsm_state28 = 55'd8388608;
parameter    ap_ST_fsm_pp2_stage0 = 55'd16777216;
parameter    ap_ST_fsm_state31 = 55'd33554432;
parameter    ap_ST_fsm_state32 = 55'd67108864;
parameter    ap_ST_fsm_state33 = 55'd134217728;
parameter    ap_ST_fsm_state34 = 55'd268435456;
parameter    ap_ST_fsm_state35 = 55'd536870912;
parameter    ap_ST_fsm_state36 = 55'd1073741824;
parameter    ap_ST_fsm_state37 = 55'd2147483648;
parameter    ap_ST_fsm_state38 = 55'd4294967296;
parameter    ap_ST_fsm_state39 = 55'd8589934592;
parameter    ap_ST_fsm_state40 = 55'd17179869184;
parameter    ap_ST_fsm_state41 = 55'd34359738368;
parameter    ap_ST_fsm_state42 = 55'd68719476736;
parameter    ap_ST_fsm_state43 = 55'd137438953472;
parameter    ap_ST_fsm_state44 = 55'd274877906944;
parameter    ap_ST_fsm_state45 = 55'd549755813888;
parameter    ap_ST_fsm_state46 = 55'd1099511627776;
parameter    ap_ST_fsm_state47 = 55'd2199023255552;
parameter    ap_ST_fsm_state48 = 55'd4398046511104;
parameter    ap_ST_fsm_pp3_stage0 = 55'd8796093022208;
parameter    ap_ST_fsm_state51 = 55'd17592186044416;
parameter    ap_ST_fsm_state52 = 55'd35184372088832;
parameter    ap_ST_fsm_state53 = 55'd70368744177664;
parameter    ap_ST_fsm_state54 = 55'd140737488355328;
parameter    ap_ST_fsm_state55 = 55'd281474976710656;
parameter    ap_ST_fsm_pp4_stage0 = 55'd562949953421312;
parameter    ap_ST_fsm_state58 = 55'd1125899906842624;
parameter    ap_ST_fsm_state59 = 55'd2251799813685248;
parameter    ap_ST_fsm_state60 = 55'd4503599627370496;
parameter    ap_ST_fsm_state61 = 55'd9007199254740992;
parameter    ap_ST_fsm_state62 = 55'd18014398509481984;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_PARAM_DATA_WIDTH = 32;
parameter    C_S_AXI_PARAM_ADDR_WIDTH = 7;
parameter    C_M_AXI_PYR_ID_WIDTH = 1;
parameter    C_M_AXI_PYR_ADDR_WIDTH = 64;
parameter    C_M_AXI_PYR_DATA_WIDTH = 32;
parameter    C_M_AXI_PYR_AWUSER_WIDTH = 1;
parameter    C_M_AXI_PYR_ARUSER_WIDTH = 1;
parameter    C_M_AXI_PYR_WUSER_WIDTH = 1;
parameter    C_M_AXI_PYR_RUSER_WIDTH = 1;
parameter    C_M_AXI_PYR_BUSER_WIDTH = 1;
parameter    C_M_AXI_PYR_USER_VALUE = 0;
parameter    C_M_AXI_PYR_PROT_VALUE = 0;
parameter    C_M_AXI_PYR_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_PATCHES_ID_WIDTH = 1;
parameter    C_M_AXI_PATCHES_ADDR_WIDTH = 64;
parameter    C_M_AXI_PATCHES_DATA_WIDTH = 32;
parameter    C_M_AXI_PATCHES_AWUSER_WIDTH = 1;
parameter    C_M_AXI_PATCHES_ARUSER_WIDTH = 1;
parameter    C_M_AXI_PATCHES_WUSER_WIDTH = 1;
parameter    C_M_AXI_PATCHES_RUSER_WIDTH = 1;
parameter    C_M_AXI_PATCHES_BUSER_WIDTH = 1;
parameter    C_M_AXI_PATCHES_USER_VALUE = 0;
parameter    C_M_AXI_PATCHES_PROT_VALUE = 0;
parameter    C_M_AXI_PATCHES_CACHE_VALUE = 3;
parameter    C_M_AXI_POS_R_ID_WIDTH = 1;
parameter    C_M_AXI_POS_R_ADDR_WIDTH = 64;
parameter    C_M_AXI_POS_R_DATA_WIDTH = 32;
parameter    C_M_AXI_POS_R_AWUSER_WIDTH = 1;
parameter    C_M_AXI_POS_R_ARUSER_WIDTH = 1;
parameter    C_M_AXI_POS_R_WUSER_WIDTH = 1;
parameter    C_M_AXI_POS_R_RUSER_WIDTH = 1;
parameter    C_M_AXI_POS_R_BUSER_WIDTH = 1;
parameter    C_M_AXI_POS_R_USER_VALUE = 0;
parameter    C_M_AXI_POS_R_PROT_VALUE = 0;
parameter    C_M_AXI_POS_R_CACHE_VALUE = 3;
parameter    C_M_AXI_DEBUG_ID_WIDTH = 1;
parameter    C_M_AXI_DEBUG_ADDR_WIDTH = 64;
parameter    C_M_AXI_DEBUG_DATA_WIDTH = 32;
parameter    C_M_AXI_DEBUG_AWUSER_WIDTH = 1;
parameter    C_M_AXI_DEBUG_ARUSER_WIDTH = 1;
parameter    C_M_AXI_DEBUG_WUSER_WIDTH = 1;
parameter    C_M_AXI_DEBUG_RUSER_WIDTH = 1;
parameter    C_M_AXI_DEBUG_BUSER_WIDTH = 1;
parameter    C_M_AXI_DEBUG_USER_VALUE = 0;
parameter    C_M_AXI_DEBUG_PROT_VALUE = 0;
parameter    C_M_AXI_DEBUG_CACHE_VALUE = 3;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_PARAM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_PYR_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_PATCHES_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_POS_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_DEBUG_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_pyr_AWVALID;
input   m_axi_pyr_AWREADY;
output  [C_M_AXI_PYR_ADDR_WIDTH - 1:0] m_axi_pyr_AWADDR;
output  [C_M_AXI_PYR_ID_WIDTH - 1:0] m_axi_pyr_AWID;
output  [7:0] m_axi_pyr_AWLEN;
output  [2:0] m_axi_pyr_AWSIZE;
output  [1:0] m_axi_pyr_AWBURST;
output  [1:0] m_axi_pyr_AWLOCK;
output  [3:0] m_axi_pyr_AWCACHE;
output  [2:0] m_axi_pyr_AWPROT;
output  [3:0] m_axi_pyr_AWQOS;
output  [3:0] m_axi_pyr_AWREGION;
output  [C_M_AXI_PYR_AWUSER_WIDTH - 1:0] m_axi_pyr_AWUSER;
output   m_axi_pyr_WVALID;
input   m_axi_pyr_WREADY;
output  [C_M_AXI_PYR_DATA_WIDTH - 1:0] m_axi_pyr_WDATA;
output  [C_M_AXI_PYR_WSTRB_WIDTH - 1:0] m_axi_pyr_WSTRB;
output   m_axi_pyr_WLAST;
output  [C_M_AXI_PYR_ID_WIDTH - 1:0] m_axi_pyr_WID;
output  [C_M_AXI_PYR_WUSER_WIDTH - 1:0] m_axi_pyr_WUSER;
output   m_axi_pyr_ARVALID;
input   m_axi_pyr_ARREADY;
output  [C_M_AXI_PYR_ADDR_WIDTH - 1:0] m_axi_pyr_ARADDR;
output  [C_M_AXI_PYR_ID_WIDTH - 1:0] m_axi_pyr_ARID;
output  [7:0] m_axi_pyr_ARLEN;
output  [2:0] m_axi_pyr_ARSIZE;
output  [1:0] m_axi_pyr_ARBURST;
output  [1:0] m_axi_pyr_ARLOCK;
output  [3:0] m_axi_pyr_ARCACHE;
output  [2:0] m_axi_pyr_ARPROT;
output  [3:0] m_axi_pyr_ARQOS;
output  [3:0] m_axi_pyr_ARREGION;
output  [C_M_AXI_PYR_ARUSER_WIDTH - 1:0] m_axi_pyr_ARUSER;
input   m_axi_pyr_RVALID;
output   m_axi_pyr_RREADY;
input  [C_M_AXI_PYR_DATA_WIDTH - 1:0] m_axi_pyr_RDATA;
input   m_axi_pyr_RLAST;
input  [C_M_AXI_PYR_ID_WIDTH - 1:0] m_axi_pyr_RID;
input  [C_M_AXI_PYR_RUSER_WIDTH - 1:0] m_axi_pyr_RUSER;
input  [1:0] m_axi_pyr_RRESP;
input   m_axi_pyr_BVALID;
output   m_axi_pyr_BREADY;
input  [1:0] m_axi_pyr_BRESP;
input  [C_M_AXI_PYR_ID_WIDTH - 1:0] m_axi_pyr_BID;
input  [C_M_AXI_PYR_BUSER_WIDTH - 1:0] m_axi_pyr_BUSER;
output   m_axi_patches_AWVALID;
input   m_axi_patches_AWREADY;
output  [C_M_AXI_PATCHES_ADDR_WIDTH - 1:0] m_axi_patches_AWADDR;
output  [C_M_AXI_PATCHES_ID_WIDTH - 1:0] m_axi_patches_AWID;
output  [7:0] m_axi_patches_AWLEN;
output  [2:0] m_axi_patches_AWSIZE;
output  [1:0] m_axi_patches_AWBURST;
output  [1:0] m_axi_patches_AWLOCK;
output  [3:0] m_axi_patches_AWCACHE;
output  [2:0] m_axi_patches_AWPROT;
output  [3:0] m_axi_patches_AWQOS;
output  [3:0] m_axi_patches_AWREGION;
output  [C_M_AXI_PATCHES_AWUSER_WIDTH - 1:0] m_axi_patches_AWUSER;
output   m_axi_patches_WVALID;
input   m_axi_patches_WREADY;
output  [C_M_AXI_PATCHES_DATA_WIDTH - 1:0] m_axi_patches_WDATA;
output  [C_M_AXI_PATCHES_WSTRB_WIDTH - 1:0] m_axi_patches_WSTRB;
output   m_axi_patches_WLAST;
output  [C_M_AXI_PATCHES_ID_WIDTH - 1:0] m_axi_patches_WID;
output  [C_M_AXI_PATCHES_WUSER_WIDTH - 1:0] m_axi_patches_WUSER;
output   m_axi_patches_ARVALID;
input   m_axi_patches_ARREADY;
output  [C_M_AXI_PATCHES_ADDR_WIDTH - 1:0] m_axi_patches_ARADDR;
output  [C_M_AXI_PATCHES_ID_WIDTH - 1:0] m_axi_patches_ARID;
output  [7:0] m_axi_patches_ARLEN;
output  [2:0] m_axi_patches_ARSIZE;
output  [1:0] m_axi_patches_ARBURST;
output  [1:0] m_axi_patches_ARLOCK;
output  [3:0] m_axi_patches_ARCACHE;
output  [2:0] m_axi_patches_ARPROT;
output  [3:0] m_axi_patches_ARQOS;
output  [3:0] m_axi_patches_ARREGION;
output  [C_M_AXI_PATCHES_ARUSER_WIDTH - 1:0] m_axi_patches_ARUSER;
input   m_axi_patches_RVALID;
output   m_axi_patches_RREADY;
input  [C_M_AXI_PATCHES_DATA_WIDTH - 1:0] m_axi_patches_RDATA;
input   m_axi_patches_RLAST;
input  [C_M_AXI_PATCHES_ID_WIDTH - 1:0] m_axi_patches_RID;
input  [C_M_AXI_PATCHES_RUSER_WIDTH - 1:0] m_axi_patches_RUSER;
input  [1:0] m_axi_patches_RRESP;
input   m_axi_patches_BVALID;
output   m_axi_patches_BREADY;
input  [1:0] m_axi_patches_BRESP;
input  [C_M_AXI_PATCHES_ID_WIDTH - 1:0] m_axi_patches_BID;
input  [C_M_AXI_PATCHES_BUSER_WIDTH - 1:0] m_axi_patches_BUSER;
output   m_axi_pos_r_AWVALID;
input   m_axi_pos_r_AWREADY;
output  [C_M_AXI_POS_R_ADDR_WIDTH - 1:0] m_axi_pos_r_AWADDR;
output  [C_M_AXI_POS_R_ID_WIDTH - 1:0] m_axi_pos_r_AWID;
output  [7:0] m_axi_pos_r_AWLEN;
output  [2:0] m_axi_pos_r_AWSIZE;
output  [1:0] m_axi_pos_r_AWBURST;
output  [1:0] m_axi_pos_r_AWLOCK;
output  [3:0] m_axi_pos_r_AWCACHE;
output  [2:0] m_axi_pos_r_AWPROT;
output  [3:0] m_axi_pos_r_AWQOS;
output  [3:0] m_axi_pos_r_AWREGION;
output  [C_M_AXI_POS_R_AWUSER_WIDTH - 1:0] m_axi_pos_r_AWUSER;
output   m_axi_pos_r_WVALID;
input   m_axi_pos_r_WREADY;
output  [C_M_AXI_POS_R_DATA_WIDTH - 1:0] m_axi_pos_r_WDATA;
output  [C_M_AXI_POS_R_WSTRB_WIDTH - 1:0] m_axi_pos_r_WSTRB;
output   m_axi_pos_r_WLAST;
output  [C_M_AXI_POS_R_ID_WIDTH - 1:0] m_axi_pos_r_WID;
output  [C_M_AXI_POS_R_WUSER_WIDTH - 1:0] m_axi_pos_r_WUSER;
output   m_axi_pos_r_ARVALID;
input   m_axi_pos_r_ARREADY;
output  [C_M_AXI_POS_R_ADDR_WIDTH - 1:0] m_axi_pos_r_ARADDR;
output  [C_M_AXI_POS_R_ID_WIDTH - 1:0] m_axi_pos_r_ARID;
output  [7:0] m_axi_pos_r_ARLEN;
output  [2:0] m_axi_pos_r_ARSIZE;
output  [1:0] m_axi_pos_r_ARBURST;
output  [1:0] m_axi_pos_r_ARLOCK;
output  [3:0] m_axi_pos_r_ARCACHE;
output  [2:0] m_axi_pos_r_ARPROT;
output  [3:0] m_axi_pos_r_ARQOS;
output  [3:0] m_axi_pos_r_ARREGION;
output  [C_M_AXI_POS_R_ARUSER_WIDTH - 1:0] m_axi_pos_r_ARUSER;
input   m_axi_pos_r_RVALID;
output   m_axi_pos_r_RREADY;
input  [C_M_AXI_POS_R_DATA_WIDTH - 1:0] m_axi_pos_r_RDATA;
input   m_axi_pos_r_RLAST;
input  [C_M_AXI_POS_R_ID_WIDTH - 1:0] m_axi_pos_r_RID;
input  [C_M_AXI_POS_R_RUSER_WIDTH - 1:0] m_axi_pos_r_RUSER;
input  [1:0] m_axi_pos_r_RRESP;
input   m_axi_pos_r_BVALID;
output   m_axi_pos_r_BREADY;
input  [1:0] m_axi_pos_r_BRESP;
input  [C_M_AXI_POS_R_ID_WIDTH - 1:0] m_axi_pos_r_BID;
input  [C_M_AXI_POS_R_BUSER_WIDTH - 1:0] m_axi_pos_r_BUSER;
output   m_axi_debug_AWVALID;
input   m_axi_debug_AWREADY;
output  [C_M_AXI_DEBUG_ADDR_WIDTH - 1:0] m_axi_debug_AWADDR;
output  [C_M_AXI_DEBUG_ID_WIDTH - 1:0] m_axi_debug_AWID;
output  [7:0] m_axi_debug_AWLEN;
output  [2:0] m_axi_debug_AWSIZE;
output  [1:0] m_axi_debug_AWBURST;
output  [1:0] m_axi_debug_AWLOCK;
output  [3:0] m_axi_debug_AWCACHE;
output  [2:0] m_axi_debug_AWPROT;
output  [3:0] m_axi_debug_AWQOS;
output  [3:0] m_axi_debug_AWREGION;
output  [C_M_AXI_DEBUG_AWUSER_WIDTH - 1:0] m_axi_debug_AWUSER;
output   m_axi_debug_WVALID;
input   m_axi_debug_WREADY;
output  [C_M_AXI_DEBUG_DATA_WIDTH - 1:0] m_axi_debug_WDATA;
output  [C_M_AXI_DEBUG_WSTRB_WIDTH - 1:0] m_axi_debug_WSTRB;
output   m_axi_debug_WLAST;
output  [C_M_AXI_DEBUG_ID_WIDTH - 1:0] m_axi_debug_WID;
output  [C_M_AXI_DEBUG_WUSER_WIDTH - 1:0] m_axi_debug_WUSER;
output   m_axi_debug_ARVALID;
input   m_axi_debug_ARREADY;
output  [C_M_AXI_DEBUG_ADDR_WIDTH - 1:0] m_axi_debug_ARADDR;
output  [C_M_AXI_DEBUG_ID_WIDTH - 1:0] m_axi_debug_ARID;
output  [7:0] m_axi_debug_ARLEN;
output  [2:0] m_axi_debug_ARSIZE;
output  [1:0] m_axi_debug_ARBURST;
output  [1:0] m_axi_debug_ARLOCK;
output  [3:0] m_axi_debug_ARCACHE;
output  [2:0] m_axi_debug_ARPROT;
output  [3:0] m_axi_debug_ARQOS;
output  [3:0] m_axi_debug_ARREGION;
output  [C_M_AXI_DEBUG_ARUSER_WIDTH - 1:0] m_axi_debug_ARUSER;
input   m_axi_debug_RVALID;
output   m_axi_debug_RREADY;
input  [C_M_AXI_DEBUG_DATA_WIDTH - 1:0] m_axi_debug_RDATA;
input   m_axi_debug_RLAST;
input  [C_M_AXI_DEBUG_ID_WIDTH - 1:0] m_axi_debug_RID;
input  [C_M_AXI_DEBUG_RUSER_WIDTH - 1:0] m_axi_debug_RUSER;
input  [1:0] m_axi_debug_RRESP;
input   m_axi_debug_BVALID;
output   m_axi_debug_BREADY;
input  [1:0] m_axi_debug_BRESP;
input  [C_M_AXI_DEBUG_ID_WIDTH - 1:0] m_axi_debug_BID;
input  [C_M_AXI_DEBUG_BUSER_WIDTH - 1:0] m_axi_debug_BUSER;
input   s_axi_ctrl_AWVALID;
output   s_axi_ctrl_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_AWADDR;
input   s_axi_ctrl_WVALID;
output   s_axi_ctrl_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_ctrl_WSTRB;
input   s_axi_ctrl_ARVALID;
output   s_axi_ctrl_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_ctrl_ARADDR;
output   s_axi_ctrl_RVALID;
input   s_axi_ctrl_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_ctrl_RDATA;
output  [1:0] s_axi_ctrl_RRESP;
output   s_axi_ctrl_BVALID;
input   s_axi_ctrl_BREADY;
output  [1:0] s_axi_ctrl_BRESP;
output   interrupt;
input   s_axi_param_AWVALID;
output   s_axi_param_AWREADY;
input  [C_S_AXI_PARAM_ADDR_WIDTH - 1:0] s_axi_param_AWADDR;
input   s_axi_param_WVALID;
output   s_axi_param_WREADY;
input  [C_S_AXI_PARAM_DATA_WIDTH - 1:0] s_axi_param_WDATA;
input  [C_S_AXI_PARAM_WSTRB_WIDTH - 1:0] s_axi_param_WSTRB;
input   s_axi_param_ARVALID;
output   s_axi_param_ARREADY;
input  [C_S_AXI_PARAM_ADDR_WIDTH - 1:0] s_axi_param_ARADDR;
output   s_axi_param_RVALID;
input   s_axi_param_RREADY;
output  [C_S_AXI_PARAM_DATA_WIDTH - 1:0] s_axi_param_RDATA;
output  [1:0] s_axi_param_RRESP;
output   s_axi_param_BVALID;
input   s_axi_param_BREADY;
output  [1:0] s_axi_param_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [54:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] pyr_data_ptr;
wire   [15:0] img_w;
wire   [15:0] img_h;
wire   [63:0] ref_patch_with_border_ptr;
wire   [63:0] cur_px_estimate_ptr;
wire   [127:0] levels;
reg    converged_ap_vld;
wire   [31:0] n_iter;
wire   [0:0] transfer_pyr;
wire   [63:0] inv_out;
reg   [18:0] pyr_data_address0;
reg    pyr_data_ce0;
reg    pyr_data_we0;
wire   [7:0] pyr_data_q0;
reg   [7:0] ref_patch_with_borde_399;
reg   [7:0] ref_patch_with_borde_400;
reg   [7:0] ref_patch_with_borde_411;
reg   [7:0] ref_patch_with_borde_422;
reg   [7:0] ref_patch_with_borde_433;
reg   [7:0] ref_patch_with_borde_444;
reg   [7:0] ref_patch_with_borde_455;
reg   [7:0] ref_patch_with_borde_466;
reg   [7:0] ref_patch_with_borde_477;
reg   [7:0] ref_patch_with_borde_488;
reg   [7:0] ref_patch_with_borde_401;
reg   [7:0] ref_patch_with_borde_402;
reg   [7:0] ref_patch_with_borde_403;
reg   [7:0] ref_patch_with_borde_404;
reg   [7:0] ref_patch_with_borde_405;
reg   [7:0] ref_patch_with_borde_406;
reg   [7:0] ref_patch_with_borde_407;
reg   [7:0] ref_patch_with_borde_408;
reg   [7:0] ref_patch_with_borde_409;
reg   [7:0] ref_patch_with_borde_410;
reg   [7:0] ref_patch_with_borde_412;
reg   [7:0] ref_patch_with_borde_413;
reg   [7:0] ref_patch_with_borde_414;
reg   [7:0] ref_patch_with_borde_415;
reg   [7:0] ref_patch_with_borde_416;
reg   [7:0] ref_patch_with_borde_417;
reg   [7:0] ref_patch_with_borde_418;
reg   [7:0] ref_patch_with_borde_419;
reg   [7:0] ref_patch_with_borde_420;
reg   [7:0] ref_patch_with_borde_421;
reg   [7:0] ref_patch_with_borde_423;
reg   [7:0] ref_patch_with_borde_424;
reg   [7:0] ref_patch_with_borde_425;
reg   [7:0] ref_patch_with_borde_426;
reg   [7:0] ref_patch_with_borde_427;
reg   [7:0] ref_patch_with_borde_428;
reg   [7:0] ref_patch_with_borde_429;
reg   [7:0] ref_patch_with_borde_430;
reg   [7:0] ref_patch_with_borde_431;
reg   [7:0] ref_patch_with_borde_432;
reg   [7:0] ref_patch_with_borde_434;
reg   [7:0] ref_patch_with_borde_435;
reg   [7:0] ref_patch_with_borde_436;
reg   [7:0] ref_patch_with_borde_437;
reg   [7:0] ref_patch_with_borde_438;
reg   [7:0] ref_patch_with_borde_439;
reg   [7:0] ref_patch_with_borde_440;
reg   [7:0] ref_patch_with_borde_441;
reg   [7:0] ref_patch_with_borde_442;
reg   [7:0] ref_patch_with_borde_443;
reg   [7:0] ref_patch_with_borde_445;
reg   [7:0] ref_patch_with_borde_446;
reg   [7:0] ref_patch_with_borde_447;
reg   [7:0] ref_patch_with_borde_448;
reg   [7:0] ref_patch_with_borde_449;
reg   [7:0] ref_patch_with_borde_450;
reg   [7:0] ref_patch_with_borde_451;
reg   [7:0] ref_patch_with_borde_452;
reg   [7:0] ref_patch_with_borde_453;
reg   [7:0] ref_patch_with_borde_454;
reg   [7:0] ref_patch_with_borde_456;
reg   [7:0] ref_patch_with_borde_457;
reg   [7:0] ref_patch_with_borde_458;
reg   [7:0] ref_patch_with_borde_459;
reg   [7:0] ref_patch_with_borde_460;
reg   [7:0] ref_patch_with_borde_461;
reg   [7:0] ref_patch_with_borde_462;
reg   [7:0] ref_patch_with_borde_463;
reg   [7:0] ref_patch_with_borde_464;
reg   [7:0] ref_patch_with_borde_465;
reg   [7:0] ref_patch_with_borde_467;
reg   [7:0] ref_patch_with_borde_468;
reg   [7:0] ref_patch_with_borde_469;
reg   [7:0] ref_patch_with_borde_470;
reg   [7:0] ref_patch_with_borde_471;
reg   [7:0] ref_patch_with_borde_472;
reg   [7:0] ref_patch_with_borde_473;
reg   [7:0] ref_patch_with_borde_474;
reg   [7:0] ref_patch_with_borde_475;
reg   [7:0] ref_patch_with_borde_476;
reg   [7:0] ref_patch_with_borde_478;
reg   [7:0] ref_patch_with_borde_479;
reg   [7:0] ref_patch_with_borde_480;
reg   [7:0] ref_patch_with_borde_481;
reg   [7:0] ref_patch_with_borde_482;
reg   [7:0] ref_patch_with_borde_483;
reg   [7:0] ref_patch_with_borde_484;
reg   [7:0] ref_patch_with_borde_485;
reg   [7:0] ref_patch_with_borde_486;
reg   [7:0] ref_patch_with_borde_487;
reg   [7:0] ref_patch_with_borde_489;
reg   [7:0] ref_patch_with_borde_490;
reg   [7:0] ref_patch_with_borde_491;
reg   [7:0] ref_patch_with_borde_492;
reg   [7:0] ref_patch_with_borde_493;
reg   [7:0] ref_patch_with_borde_494;
reg   [7:0] ref_patch_with_borde_495;
reg   [7:0] ref_patch_with_borde_496;
reg   [7:0] ref_patch_with_borde_497;
reg   [7:0] ref_patch_with_borde_498;
reg   [7:0] ref_patch_with_borde_499;
reg   [7:0] ref_patch_with_borde_500;
reg   [7:0] ref_patch_with_borde_511;
reg   [7:0] ref_patch_with_borde_522;
reg   [7:0] ref_patch_with_borde_533;
reg   [7:0] ref_patch_with_borde_544;
reg   [7:0] ref_patch_with_borde_555;
reg   [7:0] ref_patch_with_borde_566;
reg   [7:0] ref_patch_with_borde_577;
reg   [7:0] ref_patch_with_borde_588;
reg   [7:0] ref_patch_with_borde_501;
reg   [7:0] ref_patch_with_borde_502;
reg   [7:0] ref_patch_with_borde_503;
reg   [7:0] ref_patch_with_borde_504;
reg   [7:0] ref_patch_with_borde_505;
reg   [7:0] ref_patch_with_borde_506;
reg   [7:0] ref_patch_with_borde_507;
reg   [7:0] ref_patch_with_borde_508;
reg   [7:0] ref_patch_with_borde_509;
reg   [7:0] ref_patch_with_borde_510;
reg   [7:0] ref_patch_with_borde_512;
reg   [7:0] ref_patch_with_borde_513;
reg   [7:0] ref_patch_with_borde_514;
reg   [7:0] ref_patch_with_borde_515;
reg   [7:0] ref_patch_with_borde_516;
reg   [7:0] ref_patch_with_borde_517;
reg   [7:0] ref_patch_with_borde_518;
reg   [7:0] ref_patch_with_borde_519;
reg   [7:0] ref_patch_with_borde_520;
reg   [7:0] ref_patch_with_borde_521;
reg   [7:0] ref_patch_with_borde_523;
reg   [7:0] ref_patch_with_borde_524;
reg   [7:0] ref_patch_with_borde_525;
reg   [7:0] ref_patch_with_borde_526;
reg   [7:0] ref_patch_with_borde_527;
reg   [7:0] ref_patch_with_borde_528;
reg   [7:0] ref_patch_with_borde_529;
reg   [7:0] ref_patch_with_borde_530;
reg   [7:0] ref_patch_with_borde_531;
reg   [7:0] ref_patch_with_borde_532;
reg   [7:0] ref_patch_with_borde_534;
reg   [7:0] ref_patch_with_borde_535;
reg   [7:0] ref_patch_with_borde_536;
reg   [7:0] ref_patch_with_borde_537;
reg   [7:0] ref_patch_with_borde_538;
reg   [7:0] ref_patch_with_borde_539;
reg   [7:0] ref_patch_with_borde_540;
reg   [7:0] ref_patch_with_borde_541;
reg   [7:0] ref_patch_with_borde_542;
reg   [7:0] ref_patch_with_borde_543;
reg   [7:0] ref_patch_with_borde_545;
reg   [7:0] ref_patch_with_borde_546;
reg   [7:0] ref_patch_with_borde_547;
reg   [7:0] ref_patch_with_borde_548;
reg   [7:0] ref_patch_with_borde_549;
reg   [7:0] ref_patch_with_borde_550;
reg   [7:0] ref_patch_with_borde_551;
reg   [7:0] ref_patch_with_borde_552;
reg   [7:0] ref_patch_with_borde_553;
reg   [7:0] ref_patch_with_borde_554;
reg   [7:0] ref_patch_with_borde_556;
reg   [7:0] ref_patch_with_borde_557;
reg   [7:0] ref_patch_with_borde_558;
reg   [7:0] ref_patch_with_borde_559;
reg   [7:0] ref_patch_with_borde_560;
reg   [7:0] ref_patch_with_borde_561;
reg   [7:0] ref_patch_with_borde_562;
reg   [7:0] ref_patch_with_borde_563;
reg   [7:0] ref_patch_with_borde_564;
reg   [7:0] ref_patch_with_borde_565;
reg   [7:0] ref_patch_with_borde_567;
reg   [7:0] ref_patch_with_borde_568;
reg   [7:0] ref_patch_with_borde_569;
reg   [7:0] ref_patch_with_borde_570;
reg   [7:0] ref_patch_with_borde_571;
reg   [7:0] ref_patch_with_borde_572;
reg   [7:0] ref_patch_with_borde_573;
reg   [7:0] ref_patch_with_borde_574;
reg   [7:0] ref_patch_with_borde_575;
reg   [7:0] ref_patch_with_borde_576;
reg   [7:0] ref_patch_with_borde_578;
reg   [7:0] ref_patch_with_borde_579;
reg   [7:0] ref_patch_with_borde_580;
reg   [7:0] ref_patch_with_borde_581;
reg   [7:0] ref_patch_with_borde_582;
reg   [7:0] ref_patch_with_borde_583;
reg   [7:0] ref_patch_with_borde_584;
reg   [7:0] ref_patch_with_borde_585;
reg   [7:0] ref_patch_with_borde_586;
reg   [7:0] ref_patch_with_borde_587;
reg   [7:0] ref_patch_with_borde_589;
reg   [7:0] ref_patch_with_borde_590;
reg   [7:0] ref_patch_with_borde_591;
reg   [7:0] ref_patch_with_borde_592;
reg   [7:0] ref_patch_with_borde_593;
reg   [7:0] ref_patch_with_borde_594;
reg   [7:0] ref_patch_with_borde_595;
reg   [7:0] ref_patch_with_borde_596;
reg   [7:0] ref_patch_with_borde_597;
reg   [7:0] ref_patch_with_borde_598;
reg   [7:0] ref_patch_with_borde_599;
reg   [7:0] ref_patch_with_borde_600;
reg   [7:0] ref_patch_with_borde_611;
reg   [7:0] ref_patch_with_borde_622;
reg   [7:0] ref_patch_with_borde_633;
reg   [7:0] ref_patch_with_borde_644;
reg   [7:0] ref_patch_with_borde_655;
reg   [7:0] ref_patch_with_borde_666;
reg   [7:0] ref_patch_with_borde_677;
reg   [7:0] ref_patch_with_borde_688;
reg   [7:0] ref_patch_with_borde_601;
reg   [7:0] ref_patch_with_borde_602;
reg   [7:0] ref_patch_with_borde_603;
reg   [7:0] ref_patch_with_borde_604;
reg   [7:0] ref_patch_with_borde_605;
reg   [7:0] ref_patch_with_borde_606;
reg   [7:0] ref_patch_with_borde_607;
reg   [7:0] ref_patch_with_borde_608;
reg   [7:0] ref_patch_with_borde_609;
reg   [7:0] ref_patch_with_borde_610;
reg   [7:0] ref_patch_with_borde_612;
reg   [7:0] ref_patch_with_borde_613;
reg   [7:0] ref_patch_with_borde_614;
reg   [7:0] ref_patch_with_borde_615;
reg   [7:0] ref_patch_with_borde_616;
reg   [7:0] ref_patch_with_borde_617;
reg   [7:0] ref_patch_with_borde_618;
reg   [7:0] ref_patch_with_borde_619;
reg   [7:0] ref_patch_with_borde_620;
reg   [7:0] ref_patch_with_borde_621;
reg   [7:0] ref_patch_with_borde_623;
reg   [7:0] ref_patch_with_borde_624;
reg   [7:0] ref_patch_with_borde_625;
reg   [7:0] ref_patch_with_borde_626;
reg   [7:0] ref_patch_with_borde_627;
reg   [7:0] ref_patch_with_borde_628;
reg   [7:0] ref_patch_with_borde_629;
reg   [7:0] ref_patch_with_borde_630;
reg   [7:0] ref_patch_with_borde_631;
reg   [7:0] ref_patch_with_borde_632;
reg   [7:0] ref_patch_with_borde_634;
reg   [7:0] ref_patch_with_borde_635;
reg   [7:0] ref_patch_with_borde_636;
reg   [7:0] ref_patch_with_borde_637;
reg   [7:0] ref_patch_with_borde_638;
reg   [7:0] ref_patch_with_borde_639;
reg   [7:0] ref_patch_with_borde_640;
reg   [7:0] ref_patch_with_borde_641;
reg   [7:0] ref_patch_with_borde_642;
reg   [7:0] ref_patch_with_borde_643;
reg   [7:0] ref_patch_with_borde_645;
reg   [7:0] ref_patch_with_borde_646;
reg   [7:0] ref_patch_with_borde_647;
reg   [7:0] ref_patch_with_borde_648;
reg   [7:0] ref_patch_with_borde_649;
reg   [7:0] ref_patch_with_borde_650;
reg   [7:0] ref_patch_with_borde_651;
reg   [7:0] ref_patch_with_borde_652;
reg   [7:0] ref_patch_with_borde_653;
reg   [7:0] ref_patch_with_borde_654;
reg   [7:0] ref_patch_with_borde_656;
reg   [7:0] ref_patch_with_borde_657;
reg   [7:0] ref_patch_with_borde_658;
reg   [7:0] ref_patch_with_borde_659;
reg   [7:0] ref_patch_with_borde_660;
reg   [7:0] ref_patch_with_borde_661;
reg   [7:0] ref_patch_with_borde_662;
reg   [7:0] ref_patch_with_borde_663;
reg   [7:0] ref_patch_with_borde_664;
reg   [7:0] ref_patch_with_borde_665;
reg   [7:0] ref_patch_with_borde_667;
reg   [7:0] ref_patch_with_borde_668;
reg   [7:0] ref_patch_with_borde_669;
reg   [7:0] ref_patch_with_borde_670;
reg   [7:0] ref_patch_with_borde_671;
reg   [7:0] ref_patch_with_borde_672;
reg   [7:0] ref_patch_with_borde_673;
reg   [7:0] ref_patch_with_borde_674;
reg   [7:0] ref_patch_with_borde_675;
reg   [7:0] ref_patch_with_borde_676;
reg   [7:0] ref_patch_with_borde_678;
reg   [7:0] ref_patch_with_borde_679;
reg   [7:0] ref_patch_with_borde_680;
reg   [7:0] ref_patch_with_borde_681;
reg   [7:0] ref_patch_with_borde_682;
reg   [7:0] ref_patch_with_borde_683;
reg   [7:0] ref_patch_with_borde_684;
reg   [7:0] ref_patch_with_borde_685;
reg   [7:0] ref_patch_with_borde_686;
reg   [7:0] ref_patch_with_borde_687;
reg   [7:0] ref_patch_with_borde_689;
reg   [7:0] ref_patch_with_borde_690;
reg   [7:0] ref_patch_with_borde_691;
reg   [7:0] ref_patch_with_borde_692;
reg   [7:0] ref_patch_with_borde_693;
reg   [7:0] ref_patch_with_borde_694;
reg   [7:0] ref_patch_with_borde_695;
reg   [7:0] ref_patch_with_borde_696;
reg   [7:0] ref_patch_with_borde_697;
reg   [7:0] ref_patch_with_borde_698;
reg   [7:0] ref_patch_with_borde_99;
reg   [7:0] ref_patch_with_borde_98;
reg   [7:0] ref_patch_with_borde_87;
reg   [7:0] ref_patch_with_borde_76;
reg   [7:0] ref_patch_with_borde_65;
reg   [7:0] ref_patch_with_borde_54;
reg   [7:0] ref_patch_with_borde_43;
reg   [7:0] ref_patch_with_borde_32;
reg   [7:0] ref_patch_with_borde_21;
reg   [7:0] ref_patch_with_borde_10;
reg   [7:0] ref_patch_with_borde_97;
reg   [7:0] ref_patch_with_borde_96;
reg   [7:0] ref_patch_with_borde_95;
reg   [7:0] ref_patch_with_borde_94;
reg   [7:0] ref_patch_with_borde_93;
reg   [7:0] ref_patch_with_borde_92;
reg   [7:0] ref_patch_with_borde_91;
reg   [7:0] ref_patch_with_borde_90;
reg   [7:0] ref_patch_with_borde_89;
reg   [7:0] ref_patch_with_borde_88;
reg   [7:0] ref_patch_with_borde_86;
reg   [7:0] ref_patch_with_borde_85;
reg   [7:0] ref_patch_with_borde_84;
reg   [7:0] ref_patch_with_borde_83;
reg   [7:0] ref_patch_with_borde_82;
reg   [7:0] ref_patch_with_borde_81;
reg   [7:0] ref_patch_with_borde_80;
reg   [7:0] ref_patch_with_borde_79;
reg   [7:0] ref_patch_with_borde_78;
reg   [7:0] ref_patch_with_borde_77;
reg   [7:0] ref_patch_with_borde_75;
reg   [7:0] ref_patch_with_borde_74;
reg   [7:0] ref_patch_with_borde_73;
reg   [7:0] ref_patch_with_borde_72;
reg   [7:0] ref_patch_with_borde_71;
reg   [7:0] ref_patch_with_borde_70;
reg   [7:0] ref_patch_with_borde_69;
reg   [7:0] ref_patch_with_borde_68;
reg   [7:0] ref_patch_with_borde_67;
reg   [7:0] ref_patch_with_borde_66;
reg   [7:0] ref_patch_with_borde_64;
reg   [7:0] ref_patch_with_borde_63;
reg   [7:0] ref_patch_with_borde_62;
reg   [7:0] ref_patch_with_borde_61;
reg   [7:0] ref_patch_with_borde_60;
reg   [7:0] ref_patch_with_borde_59;
reg   [7:0] ref_patch_with_borde_58;
reg   [7:0] ref_patch_with_borde_57;
reg   [7:0] ref_patch_with_borde_56;
reg   [7:0] ref_patch_with_borde_55;
reg   [7:0] ref_patch_with_borde_53;
reg   [7:0] ref_patch_with_borde_52;
reg   [7:0] ref_patch_with_borde_51;
reg   [7:0] ref_patch_with_borde_50;
reg   [7:0] ref_patch_with_borde_49;
reg   [7:0] ref_patch_with_borde_48;
reg   [7:0] ref_patch_with_borde_47;
reg   [7:0] ref_patch_with_borde_46;
reg   [7:0] ref_patch_with_borde_45;
reg   [7:0] ref_patch_with_borde_44;
reg   [7:0] ref_patch_with_borde_42;
reg   [7:0] ref_patch_with_borde_41;
reg   [7:0] ref_patch_with_borde_40;
reg   [7:0] ref_patch_with_borde_39;
reg   [7:0] ref_patch_with_borde_38;
reg   [7:0] ref_patch_with_borde_37;
reg   [7:0] ref_patch_with_borde_36;
reg   [7:0] ref_patch_with_borde_35;
reg   [7:0] ref_patch_with_borde_34;
reg   [7:0] ref_patch_with_borde_33;
reg   [7:0] ref_patch_with_borde_31;
reg   [7:0] ref_patch_with_borde_30;
reg   [7:0] ref_patch_with_borde_29;
reg   [7:0] ref_patch_with_borde_28;
reg   [7:0] ref_patch_with_borde_27;
reg   [7:0] ref_patch_with_borde_26;
reg   [7:0] ref_patch_with_borde_25;
reg   [7:0] ref_patch_with_borde_24;
reg   [7:0] ref_patch_with_borde_23;
reg   [7:0] ref_patch_with_borde_22;
reg   [7:0] ref_patch_with_borde_20;
reg   [7:0] ref_patch_with_borde_19;
reg   [7:0] ref_patch_with_borde_18;
reg   [7:0] ref_patch_with_borde_17;
reg   [7:0] ref_patch_with_borde_16;
reg   [7:0] ref_patch_with_borde_15;
reg   [7:0] ref_patch_with_borde_14;
reg   [7:0] ref_patch_with_borde_13;
reg   [7:0] ref_patch_with_borde_12;
reg   [7:0] ref_patch_with_borde_11;
reg   [7:0] ref_patch_with_borde_9;
reg   [7:0] ref_patch_with_borde_8;
reg   [7:0] ref_patch_with_borde_7;
reg   [7:0] ref_patch_with_borde_6;
reg   [7:0] ref_patch_with_borde_5;
reg   [7:0] ref_patch_with_borde_4;
reg   [7:0] ref_patch_with_borde_3;
reg   [7:0] ref_patch_with_borde_2;
reg   [7:0] ref_patch_with_borde_1;
reg   [7:0] ref_patch_with_borde;
reg   [31:0] cur_px_estimate_3_1;
reg   [31:0] cur_px_estimate_0_0;
reg   [31:0] cur_px_estimate_0_1;
reg   [31:0] cur_px_estimate_1_0;
reg   [31:0] cur_px_estimate_1_1;
reg   [31:0] cur_px_estimate_2_0;
reg   [31:0] cur_px_estimate_2_1;
reg   [31:0] cur_px_estimate_3_0;
reg    pyr_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    pyr_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond3_reg_19778;
reg    patches_blk_n_AR;
wire    ap_CS_fsm_state12;
reg    patches_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond1_reg_25392;
reg    pos_r_blk_n_AR;
wire    ap_CS_fsm_state22;
reg    pos_r_blk_n_R;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg    pos_r_blk_n_AW;
wire    ap_CS_fsm_state31;
reg    pos_r_blk_n_W;
wire    ap_CS_fsm_state40;
reg    pos_r_blk_n_B;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp4_stage0;
reg   [0:0] exitcond5_reg_28496;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state48;
reg    debug_blk_n_AW;
reg    debug_blk_n_B;
wire    ap_CS_fsm_state55;
reg    debug_blk_n_W;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] exitcond4_reg_28482;
wire    pyr_AWREADY;
wire    pyr_WREADY;
reg    pyr_ARVALID;
wire    pyr_ARREADY;
wire    pyr_RVALID;
reg    pyr_RREADY;
wire   [7:0] pyr_RDATA;
wire    pyr_RLAST;
wire   [0:0] pyr_RID;
wire   [0:0] pyr_RUSER;
wire   [1:0] pyr_RRESP;
wire    pyr_BVALID;
wire   [1:0] pyr_BRESP;
wire   [0:0] pyr_BID;
wire   [0:0] pyr_BUSER;
wire    patches_AWREADY;
wire    patches_WREADY;
reg    patches_ARVALID;
wire    patches_ARREADY;
wire    patches_RVALID;
reg    patches_RREADY;
wire   [7:0] patches_RDATA;
wire    patches_RLAST;
wire   [0:0] patches_RID;
wire   [0:0] patches_RUSER;
wire   [1:0] patches_RRESP;
wire    patches_BVALID;
wire   [1:0] patches_BRESP;
wire   [0:0] patches_BID;
wire   [0:0] patches_BUSER;
reg    pos_r_AWVALID;
wire    pos_r_AWREADY;
reg   [63:0] pos_r_AWADDR;
reg   [31:0] pos_r_AWLEN;
reg    pos_r_WVALID;
wire    pos_r_WREADY;
reg   [31:0] pos_r_WDATA;
reg    pos_r_ARVALID;
wire    pos_r_ARREADY;
wire    pos_r_RVALID;
reg    pos_r_RREADY;
wire   [31:0] pos_r_RDATA;
wire    pos_r_RLAST;
wire   [0:0] pos_r_RID;
wire   [0:0] pos_r_RUSER;
wire   [1:0] pos_r_RRESP;
wire    pos_r_BVALID;
reg    pos_r_BREADY;
wire   [1:0] pos_r_BRESP;
wire   [0:0] pos_r_BID;
wire   [0:0] pos_r_BUSER;
reg    debug_AWVALID;
wire    debug_AWREADY;
reg    debug_WVALID;
wire    debug_WREADY;
wire    debug_ARREADY;
wire    debug_RVALID;
wire   [31:0] debug_RDATA;
wire    debug_RLAST;
wire   [0:0] debug_RID;
wire   [0:0] debug_RUSER;
wire   [1:0] debug_RRESP;
wire    debug_BVALID;
reg    debug_BREADY;
wire   [1:0] debug_BRESP;
wire   [0:0] debug_BID;
wire   [0:0] debug_BUSER;
reg   [18:0] indvar_reg_4620;
reg   [18:0] indvar_reg_4620_pp0_iter1_reg;
wire    ap_block_state9_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [8:0] indvar1_reg_4632;
reg   [18:0] phi_mul_reg_4643;
reg   [8:0] phi_urem_reg_4654;
reg   [3:0] indvar3_reg_4665;
reg   [5:0] indvar6_reg_4676;
reg   [3:0] indvar8_reg_4687;
reg   [7:0] reg_5121;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    grp_compute_inverse_hess_3_fu_4698_ap_ready;
wire    grp_compute_inverse_hess_3_fu_4698_ap_done;
wire    grp_compute_inverse_hess_2_fu_4802_ap_ready;
wire    grp_compute_inverse_hess_2_fu_4802_ap_done;
wire    grp_compute_inverse_hess_1_fu_4906_ap_ready;
wire    grp_compute_inverse_hess_1_fu_4906_ap_done;
wire    grp_compute_inverse_hess_fu_5010_ap_ready;
wire    grp_compute_inverse_hess_fu_5010_ap_done;
reg    ap_block_state35_on_subcall_done;
wire   [31:0] grp_fu_5114_p2;
reg   [31:0] reg_5125;
reg    ap_sig_ioackin_pos_r_AWREADY;
reg    ap_sig_ioackin_pos_r_WREADY;
reg    ap_block_state40_io;
wire   [0:0] transfer_pyr_read_read_fu_4452_p2;
reg   [63:0] debug_addr_reg_19745;
wire   [62:0] tmp_66_cast_fu_5167_p1;
reg   [62:0] tmp_66_cast_reg_19751;
reg   [63:0] pos_addr_reg_19758;
reg   [63:0] patches_addr_reg_19766;
reg   [63:0] pyr_addr_reg_19772;
wire   [0:0] exitcond3_fu_5189_p2;
reg   [0:0] exitcond3_reg_19778_pp0_iter1_reg;
wire   [18:0] indvar_next_fu_5195_p2;
reg   [18:0] indvar_next_reg_19782;
reg    ap_enable_reg_pp0_iter0;
reg   [7:0] pyr_addr_read_reg_19787;
wire   [0:0] exitcond1_fu_10806_p2;
wire    ap_block_state19_pp1_stage0_iter0;
reg    ap_block_state20_pp1_stage0_iter1;
wire    ap_block_state21_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
wire   [8:0] indvar_next1_fu_10812_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [18:0] next_mul_fu_10818_p2;
reg   [1:0] div_t_reg_25406;
reg   [1:0] div_t_reg_25406_pp1_iter1_reg;
wire   [6:0] tmp_67_fu_10834_p1;
reg   [6:0] tmp_67_reg_25410;
reg   [6:0] tmp_67_reg_25410_pp1_iter1_reg;
wire   [8:0] idx_urem_fu_10850_p3;
reg   [7:0] patches_addr_read_reg_25419;
wire   [0:0] exitcond2_fu_14058_p2;
wire    ap_block_state29_pp2_stage0_iter0;
reg    ap_block_state30_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [3:0] indvar_next2_fu_14064_p2;
reg    ap_enable_reg_pp2_iter0;
reg   [1:0] p_t2_reg_26232;
wire   [0:0] tmp_68_fu_14080_p1;
reg   [0:0] tmp_68_reg_26236;
wire   [31:0] tmp_477_fu_14132_p1;
wire   [31:0] tmp_81_1_fu_15737_p1;
reg   [31:0] H_inv_0_0_reg_28250;
reg   [31:0] H_inv_0_1_reg_28256;
reg   [31:0] H_inv_0_2_reg_28261;
reg   [31:0] H_inv_0_3_reg_28266;
reg   [31:0] H_inv_0_4_reg_28271;
reg   [31:0] H_inv_0_5_reg_28276;
reg   [31:0] H_inv_0_6_reg_28281;
reg   [31:0] H_inv_0_7_reg_28286;
reg   [31:0] H_inv_0_8_reg_28291;
wire   [31:0] grp_fu_5118_p1;
reg   [31:0] tmp_478_reg_28296;
reg   [31:0] H_inv_1_0_reg_28301;
reg   [31:0] H_inv_1_1_reg_28307;
reg   [31:0] H_inv_1_2_reg_28312;
reg   [31:0] H_inv_1_3_reg_28317;
reg   [31:0] H_inv_1_4_reg_28322;
reg   [31:0] H_inv_1_5_reg_28327;
reg   [31:0] H_inv_1_6_reg_28332;
reg   [31:0] H_inv_1_7_reg_28337;
reg   [31:0] H_inv_1_8_reg_28342;
reg   [31:0] H_inv_2_0_reg_28347;
reg   [31:0] H_inv_2_1_reg_28353;
reg   [31:0] H_inv_2_2_reg_28358;
reg   [31:0] H_inv_2_3_reg_28363;
reg   [31:0] H_inv_2_4_reg_28368;
reg   [31:0] H_inv_2_5_reg_28373;
reg   [31:0] H_inv_2_6_reg_28378;
reg   [31:0] H_inv_2_7_reg_28383;
reg   [31:0] H_inv_2_8_reg_28388;
wire   [31:0] tmp_81_2_fu_15850_p1;
reg   [31:0] H_inv_3_0_reg_28398;
reg   [31:0] H_inv_3_1_reg_28404;
reg   [31:0] H_inv_3_2_reg_28409;
reg   [31:0] H_inv_3_3_reg_28414;
reg   [31:0] H_inv_3_4_reg_28419;
reg   [31:0] H_inv_3_5_reg_28424;
reg   [31:0] H_inv_3_6_reg_28429;
reg   [31:0] H_inv_3_7_reg_28434;
reg   [31:0] H_inv_3_8_reg_28439;
reg   [31:0] tmp_82_1_reg_28444;
wire    ap_CS_fsm_state36;
wire   [31:0] tmp_81_3_fu_15891_p1;
reg   [63:0] pos_addr_1_reg_28454;
wire    ap_CS_fsm_state37;
reg   [31:0] tmp_82_2_reg_28460;
reg   [63:0] pos_addr_2_reg_28465;
reg   [31:0] tmp_82_3_reg_28471;
reg   [63:0] pos_addr_3_reg_28476;
wire   [0:0] exitcond4_fu_19541_p2;
wire    ap_block_state49_pp3_stage0_iter0;
wire    ap_block_state50_pp3_stage0_iter1;
reg    ap_sig_ioackin_debug_WREADY;
reg    ap_block_state50_io;
reg    ap_block_pp3_stage0_11001;
wire   [5:0] indvar_next3_fu_19547_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [31:0] tmp_480_fu_19553_p38;
reg   [31:0] tmp_480_reg_28491;
wire   [0:0] exitcond5_fu_19595_p2;
wire    ap_block_state56_pp4_stage0_iter0;
wire    ap_block_state57_pp4_stage0_iter1;
reg    ap_block_state57_io;
reg    ap_block_pp4_stage0_11001;
wire   [3:0] indvar_next4_fu_19601_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [31:0] UnifiedRetVal_i_fu_19733_p3;
reg   [31:0] UnifiedRetVal_i_reg_28505;
wire    ap_CS_fsm_state8;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state18;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state19;
reg    ap_enable_reg_pp1_iter2;
wire    ap_CS_fsm_state28;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state29;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state49;
reg    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state56;
wire    grp_compute_inverse_hess_3_fu_4698_ap_start;
wire    grp_compute_inverse_hess_3_fu_4698_ap_idle;
wire   [31:0] grp_compute_inverse_hess_3_fu_4698_ap_return_0;
wire   [31:0] grp_compute_inverse_hess_3_fu_4698_ap_return_1;
wire   [31:0] grp_compute_inverse_hess_3_fu_4698_ap_return_2;
wire   [31:0] grp_compute_inverse_hess_3_fu_4698_ap_return_3;
wire   [31:0] grp_compute_inverse_hess_3_fu_4698_ap_return_4;
wire   [31:0] grp_compute_inverse_hess_3_fu_4698_ap_return_5;
wire   [31:0] grp_compute_inverse_hess_3_fu_4698_ap_return_6;
wire   [31:0] grp_compute_inverse_hess_3_fu_4698_ap_return_7;
wire   [31:0] grp_compute_inverse_hess_3_fu_4698_ap_return_8;
wire    grp_compute_inverse_hess_2_fu_4802_ap_start;
wire    grp_compute_inverse_hess_2_fu_4802_ap_idle;
wire   [31:0] grp_compute_inverse_hess_2_fu_4802_ap_return_0;
wire   [31:0] grp_compute_inverse_hess_2_fu_4802_ap_return_1;
wire   [31:0] grp_compute_inverse_hess_2_fu_4802_ap_return_2;
wire   [31:0] grp_compute_inverse_hess_2_fu_4802_ap_return_3;
wire   [31:0] grp_compute_inverse_hess_2_fu_4802_ap_return_4;
wire   [31:0] grp_compute_inverse_hess_2_fu_4802_ap_return_5;
wire   [31:0] grp_compute_inverse_hess_2_fu_4802_ap_return_6;
wire   [31:0] grp_compute_inverse_hess_2_fu_4802_ap_return_7;
wire   [31:0] grp_compute_inverse_hess_2_fu_4802_ap_return_8;
wire    grp_compute_inverse_hess_1_fu_4906_ap_start;
wire    grp_compute_inverse_hess_1_fu_4906_ap_idle;
wire   [31:0] grp_compute_inverse_hess_1_fu_4906_ap_return_0;
wire   [31:0] grp_compute_inverse_hess_1_fu_4906_ap_return_1;
wire   [31:0] grp_compute_inverse_hess_1_fu_4906_ap_return_2;
wire   [31:0] grp_compute_inverse_hess_1_fu_4906_ap_return_3;
wire   [31:0] grp_compute_inverse_hess_1_fu_4906_ap_return_4;
wire   [31:0] grp_compute_inverse_hess_1_fu_4906_ap_return_5;
wire   [31:0] grp_compute_inverse_hess_1_fu_4906_ap_return_6;
wire   [31:0] grp_compute_inverse_hess_1_fu_4906_ap_return_7;
wire   [31:0] grp_compute_inverse_hess_1_fu_4906_ap_return_8;
wire    grp_compute_inverse_hess_fu_5010_ap_start;
wire    grp_compute_inverse_hess_fu_5010_ap_idle;
wire   [31:0] grp_compute_inverse_hess_fu_5010_ap_return_0;
wire   [31:0] grp_compute_inverse_hess_fu_5010_ap_return_1;
wire   [31:0] grp_compute_inverse_hess_fu_5010_ap_return_2;
wire   [31:0] grp_compute_inverse_hess_fu_5010_ap_return_3;
wire   [31:0] grp_compute_inverse_hess_fu_5010_ap_return_4;
wire   [31:0] grp_compute_inverse_hess_fu_5010_ap_return_5;
wire   [31:0] grp_compute_inverse_hess_fu_5010_ap_return_6;
wire   [31:0] grp_compute_inverse_hess_fu_5010_ap_return_7;
wire   [31:0] grp_compute_inverse_hess_fu_5010_ap_return_8;
reg   [18:0] ap_phi_mux_indvar_phi_fu_4624_p4;
reg    grp_compute_inverse_hess_3_fu_4698_ap_start_reg;
reg    grp_compute_inverse_hess_2_fu_4802_ap_start_reg;
reg    grp_compute_inverse_hess_1_fu_4906_ap_start_reg;
reg    grp_compute_inverse_hess_fu_5010_ap_start_reg;
wire   [63:0] indvar4_fu_5201_p1;
wire   [63:0] tmp_65_fu_5143_p1;
wire   [63:0] tmp_66_fu_5163_p1;
wire   [63:0] cur_px_estimate_ptr6_fu_15901_p1;
wire   [63:0] cur_px_estimate_ptr6_4_fu_15916_p1;
wire   [63:0] cur_px_estimate_ptr6_5_fu_15931_p1;
reg    ap_reg_ioackin_pyr_ARREADY;
reg    ap_sig_ioackin_pyr_ARREADY;
reg    ap_reg_ioackin_patches_ARREADY;
reg    ap_sig_ioackin_patches_ARREADY;
reg    ap_reg_ioackin_pos_r_ARREADY;
reg    ap_sig_ioackin_pos_r_ARREADY;
reg    ap_reg_ioackin_pos_r_AWREADY;
reg    ap_sig_ioackin_debug_AWREADY;
reg    ap_block_state31_io;
reg    ap_reg_ioackin_debug_AWREADY;
reg    ap_reg_ioackin_pos_r_WREADY;
reg    ap_reg_ioackin_debug_WREADY;
wire    ap_block_pp3_stage0_01001;
wire    ap_block_pp4_stage0_01001;
reg   [7:0] tmp_476_fu_1246;
reg   [7:0] tmp_475_fu_1250;
reg   [7:0] tmp_474_fu_1254;
reg   [7:0] tmp_473_fu_1258;
reg   [7:0] tmp_472_fu_1262;
reg   [7:0] tmp_471_fu_1266;
reg   [7:0] tmp_470_fu_1270;
reg   [7:0] tmp_469_fu_1274;
reg   [7:0] tmp_468_fu_1278;
reg   [7:0] tmp_467_fu_1282;
reg   [7:0] tmp_466_fu_1286;
reg   [7:0] tmp_465_fu_1290;
reg   [7:0] tmp_464_fu_1294;
reg   [7:0] tmp_463_fu_1298;
reg   [7:0] tmp_462_fu_1302;
reg   [7:0] tmp_461_fu_1306;
reg   [7:0] tmp_460_fu_1310;
reg   [7:0] tmp_459_fu_1314;
reg   [7:0] tmp_458_fu_1318;
reg   [7:0] tmp_457_fu_1322;
reg   [7:0] tmp_456_fu_1326;
reg   [7:0] tmp_455_fu_1330;
reg   [7:0] tmp_454_fu_1334;
reg   [7:0] tmp_453_fu_1338;
reg   [7:0] tmp_452_fu_1342;
reg   [7:0] tmp_451_fu_1346;
reg   [7:0] tmp_450_fu_1350;
reg   [7:0] tmp_449_fu_1354;
reg   [7:0] tmp_448_fu_1358;
reg   [7:0] tmp_447_fu_1362;
reg   [7:0] tmp_446_fu_1366;
reg   [7:0] tmp_445_fu_1370;
reg   [7:0] tmp_444_fu_1374;
reg   [7:0] tmp_443_fu_1378;
reg   [7:0] tmp_442_fu_1382;
reg   [7:0] tmp_441_fu_1386;
reg   [7:0] tmp_440_fu_1390;
reg   [7:0] tmp_439_fu_1394;
reg   [7:0] tmp_438_fu_1398;
reg   [7:0] tmp_437_fu_1402;
reg   [7:0] tmp_436_fu_1406;
reg   [7:0] tmp_435_fu_1410;
reg   [7:0] tmp_434_fu_1414;
reg   [7:0] tmp_433_fu_1418;
reg   [7:0] tmp_432_fu_1422;
reg   [7:0] tmp_431_fu_1426;
reg   [7:0] tmp_430_fu_1430;
reg   [7:0] tmp_429_fu_1434;
reg   [7:0] tmp_428_fu_1438;
reg   [7:0] tmp_427_fu_1442;
reg   [7:0] tmp_426_fu_1446;
reg   [7:0] tmp_425_fu_1450;
reg   [7:0] tmp_424_fu_1454;
reg   [7:0] tmp_423_fu_1458;
reg   [7:0] tmp_422_fu_1462;
reg   [7:0] tmp_421_fu_1466;
reg   [7:0] tmp_420_fu_1470;
reg   [7:0] tmp_419_fu_1474;
reg   [7:0] tmp_418_fu_1478;
reg   [7:0] tmp_417_fu_1482;
reg   [7:0] tmp_416_fu_1486;
reg   [7:0] tmp_415_fu_1490;
reg   [7:0] tmp_414_fu_1494;
reg   [7:0] tmp_413_fu_1498;
reg   [7:0] tmp_412_fu_1502;
reg   [7:0] tmp_411_fu_1506;
reg   [7:0] tmp_410_fu_1510;
reg   [7:0] tmp_409_fu_1514;
reg   [7:0] tmp_408_fu_1518;
reg   [7:0] tmp_407_fu_1522;
reg   [7:0] tmp_406_fu_1526;
reg   [7:0] tmp_405_fu_1530;
reg   [7:0] tmp_404_fu_1534;
reg   [7:0] tmp_403_fu_1538;
reg   [7:0] tmp_402_fu_1542;
reg   [7:0] tmp_401_fu_1546;
reg   [7:0] tmp_400_fu_1550;
reg   [7:0] tmp_399_fu_1554;
reg   [7:0] tmp_398_fu_1558;
reg   [7:0] tmp_397_fu_1562;
reg   [7:0] tmp_396_fu_1566;
reg   [7:0] tmp_395_fu_1570;
reg   [7:0] tmp_394_fu_1574;
reg   [7:0] tmp_393_fu_1578;
reg   [7:0] tmp_392_fu_1582;
reg   [7:0] tmp_391_fu_1586;
reg   [7:0] tmp_390_fu_1590;
reg   [7:0] tmp_389_fu_1594;
reg   [7:0] tmp_388_fu_1598;
reg   [7:0] tmp_387_fu_1602;
reg   [7:0] tmp_386_fu_1606;
reg   [7:0] tmp_385_fu_1610;
reg   [7:0] tmp_384_fu_1614;
reg   [7:0] tmp_383_fu_1618;
reg   [7:0] tmp_382_fu_1622;
reg   [7:0] tmp_381_fu_1626;
reg   [7:0] tmp_380_fu_1630;
reg   [7:0] tmp_379_fu_1634;
reg   [7:0] tmp_378_fu_1638;
reg   [7:0] tmp_377_fu_1642;
reg   [7:0] tmp_376_fu_1646;
reg   [7:0] tmp_375_fu_1650;
reg   [7:0] tmp_374_fu_1654;
reg   [7:0] tmp_373_fu_1658;
reg   [7:0] tmp_372_fu_1662;
reg   [7:0] tmp_371_fu_1666;
reg   [7:0] tmp_370_fu_1670;
reg   [7:0] tmp_369_fu_1674;
reg   [7:0] tmp_368_fu_1678;
reg   [7:0] tmp_367_fu_1682;
reg   [7:0] tmp_366_fu_1686;
reg   [7:0] tmp_365_fu_1690;
reg   [7:0] tmp_364_fu_1694;
reg   [7:0] tmp_363_fu_1698;
reg   [7:0] tmp_362_fu_1702;
reg   [7:0] tmp_361_fu_1706;
reg   [7:0] tmp_360_fu_1710;
reg   [7:0] tmp_359_fu_1714;
reg   [7:0] tmp_358_fu_1718;
reg   [7:0] tmp_357_fu_1722;
reg   [7:0] tmp_356_fu_1726;
reg   [7:0] tmp_355_fu_1730;
reg   [7:0] tmp_354_fu_1734;
reg   [7:0] tmp_353_fu_1738;
reg   [7:0] tmp_352_fu_1742;
reg   [7:0] tmp_351_fu_1746;
reg   [7:0] tmp_350_fu_1750;
reg   [7:0] tmp_349_fu_1754;
reg   [7:0] tmp_348_fu_1758;
reg   [7:0] tmp_347_fu_1762;
reg   [7:0] tmp_346_fu_1766;
reg   [7:0] tmp_345_fu_1770;
reg   [7:0] tmp_344_fu_1774;
reg   [7:0] tmp_343_fu_1778;
reg   [7:0] tmp_342_fu_1782;
reg   [7:0] tmp_341_fu_1786;
reg   [7:0] tmp_340_fu_1790;
reg   [7:0] tmp_339_fu_1794;
reg   [7:0] tmp_338_fu_1798;
reg   [7:0] tmp_337_fu_1802;
reg   [7:0] tmp_336_fu_1806;
reg   [7:0] tmp_335_fu_1810;
reg   [7:0] tmp_334_fu_1814;
reg   [7:0] tmp_333_fu_1818;
reg   [7:0] tmp_332_fu_1822;
reg   [7:0] tmp_331_fu_1826;
reg   [7:0] tmp_330_fu_1830;
reg   [7:0] tmp_329_fu_1834;
reg   [7:0] tmp_328_fu_1838;
reg   [7:0] tmp_327_fu_1842;
reg   [7:0] tmp_326_fu_1846;
reg   [7:0] tmp_325_fu_1850;
reg   [7:0] tmp_324_fu_1854;
reg   [7:0] tmp_323_fu_1858;
reg   [7:0] tmp_322_fu_1862;
reg   [7:0] tmp_321_fu_1866;
reg   [7:0] tmp_320_fu_1870;
reg   [7:0] tmp_319_fu_1874;
reg   [7:0] tmp_318_fu_1878;
reg   [7:0] tmp_317_fu_1882;
reg   [7:0] tmp_316_fu_1886;
reg   [7:0] tmp_315_fu_1890;
reg   [7:0] tmp_314_fu_1894;
reg   [7:0] tmp_313_fu_1898;
reg   [7:0] tmp_312_fu_1902;
reg   [7:0] tmp_311_fu_1906;
reg   [7:0] tmp_310_fu_1910;
reg   [7:0] tmp_309_fu_1914;
reg   [7:0] tmp_308_fu_1918;
reg   [7:0] tmp_307_fu_1922;
reg   [7:0] tmp_306_fu_1926;
reg   [7:0] tmp_305_fu_1930;
reg   [7:0] tmp_304_fu_1934;
reg   [7:0] tmp_303_fu_1938;
reg   [7:0] tmp_302_fu_1942;
reg   [7:0] tmp_301_fu_1946;
reg   [7:0] tmp_300_fu_1950;
reg   [7:0] tmp_299_fu_1954;
reg   [7:0] tmp_298_fu_1958;
reg   [7:0] tmp_297_fu_1962;
reg   [7:0] tmp_296_fu_1966;
reg   [7:0] tmp_295_fu_1970;
reg   [7:0] tmp_294_fu_1974;
reg   [7:0] tmp_293_fu_1978;
reg   [7:0] tmp_292_fu_1982;
reg   [7:0] tmp_291_fu_1986;
reg   [7:0] tmp_290_fu_1990;
reg   [7:0] tmp_289_fu_1994;
reg   [7:0] tmp_288_fu_1998;
reg   [7:0] tmp_287_fu_2002;
reg   [7:0] tmp_286_fu_2006;
reg   [7:0] tmp_285_fu_2010;
reg   [7:0] tmp_284_fu_2014;
reg   [7:0] tmp_283_fu_2018;
reg   [7:0] tmp_282_fu_2022;
reg   [7:0] tmp_281_fu_2026;
reg   [7:0] tmp_280_fu_2030;
reg   [7:0] tmp_279_fu_2034;
reg   [7:0] tmp_278_fu_2038;
reg   [7:0] tmp_277_fu_2042;
reg   [7:0] tmp_276_fu_2046;
reg   [7:0] tmp_275_fu_2050;
reg   [7:0] tmp_274_fu_2054;
reg   [7:0] tmp_273_fu_2058;
reg   [7:0] tmp_272_fu_2062;
reg   [7:0] tmp_271_fu_2066;
reg   [7:0] tmp_270_fu_2070;
reg   [7:0] tmp_269_fu_2074;
reg   [7:0] tmp_268_fu_2078;
reg   [7:0] tmp_267_fu_2082;
reg   [7:0] tmp_266_fu_2086;
reg   [7:0] tmp_265_fu_2090;
reg   [7:0] tmp_264_fu_2094;
reg   [7:0] tmp_263_fu_2098;
reg   [7:0] tmp_262_fu_2102;
reg   [7:0] tmp_261_fu_2106;
reg   [7:0] tmp_260_fu_2110;
reg   [7:0] tmp_259_fu_2114;
reg   [7:0] tmp_258_fu_2118;
reg   [7:0] tmp_257_fu_2122;
reg   [7:0] tmp_256_fu_2126;
reg   [7:0] tmp_255_fu_2130;
reg   [7:0] tmp_254_fu_2134;
reg   [7:0] tmp_253_fu_2138;
reg   [7:0] tmp_252_fu_2142;
reg   [7:0] tmp_251_fu_2146;
reg   [7:0] tmp_250_fu_2150;
reg   [7:0] tmp_249_fu_2154;
reg   [7:0] tmp_248_fu_2158;
reg   [7:0] tmp_247_fu_2162;
reg   [7:0] tmp_246_fu_2166;
reg   [7:0] tmp_245_fu_2170;
reg   [7:0] tmp_244_fu_2174;
reg   [7:0] tmp_243_fu_2178;
reg   [7:0] tmp_242_fu_2182;
reg   [7:0] tmp_241_fu_2186;
reg   [7:0] tmp_240_fu_2190;
reg   [7:0] tmp_239_fu_2194;
reg   [7:0] tmp_238_fu_2198;
reg   [7:0] tmp_237_fu_2202;
reg   [7:0] tmp_236_fu_2206;
reg   [7:0] tmp_235_fu_2210;
reg   [7:0] tmp_234_fu_2214;
reg   [7:0] tmp_233_fu_2218;
reg   [7:0] tmp_232_fu_2222;
reg   [7:0] tmp_231_fu_2226;
reg   [7:0] tmp_230_fu_2230;
reg   [7:0] tmp_229_fu_2234;
reg   [7:0] tmp_228_fu_2238;
reg   [7:0] tmp_227_fu_2242;
reg   [7:0] tmp_226_fu_2246;
reg   [7:0] tmp_225_fu_2250;
reg   [7:0] tmp_224_fu_2254;
reg   [7:0] tmp_223_fu_2258;
reg   [7:0] tmp_222_fu_2262;
reg   [7:0] tmp_221_fu_2266;
reg   [7:0] tmp_220_fu_2270;
reg   [7:0] tmp_219_fu_2274;
reg   [7:0] tmp_218_fu_2278;
reg   [7:0] tmp_217_fu_2282;
reg   [7:0] tmp_216_fu_2286;
reg   [7:0] tmp_215_fu_2290;
reg   [7:0] tmp_214_fu_2294;
reg   [7:0] tmp_213_fu_2298;
reg   [7:0] tmp_212_fu_2302;
reg   [7:0] tmp_211_fu_2306;
reg   [7:0] tmp_210_fu_2310;
reg   [7:0] tmp_209_fu_2314;
reg   [7:0] tmp_208_fu_2318;
reg   [7:0] tmp_207_fu_2322;
reg   [7:0] tmp_206_fu_2326;
reg   [7:0] tmp_205_fu_2330;
reg   [7:0] tmp_204_fu_2334;
reg   [7:0] tmp_203_fu_2338;
reg   [7:0] tmp_202_fu_2342;
reg   [7:0] tmp_201_fu_2346;
reg   [7:0] tmp_200_fu_2350;
reg   [7:0] tmp_199_fu_2354;
reg   [7:0] tmp_198_fu_2358;
reg   [7:0] tmp_197_fu_2362;
reg   [7:0] tmp_196_fu_2366;
reg   [7:0] tmp_195_fu_2370;
reg   [7:0] tmp_194_fu_2374;
reg   [7:0] tmp_193_fu_2378;
reg   [7:0] tmp_192_fu_2382;
reg   [7:0] tmp_191_fu_2386;
reg   [7:0] tmp_190_fu_2390;
reg   [7:0] tmp_189_fu_2394;
reg   [7:0] tmp_188_fu_2398;
reg   [7:0] tmp_187_fu_2402;
reg   [7:0] tmp_186_fu_2406;
reg   [7:0] tmp_185_fu_2410;
reg   [7:0] tmp_184_fu_2414;
reg   [7:0] tmp_183_fu_2418;
reg   [7:0] tmp_182_fu_2422;
reg   [7:0] tmp_181_fu_2426;
reg   [7:0] tmp_180_fu_2430;
reg   [7:0] tmp_179_fu_2434;
reg   [7:0] tmp_178_fu_2438;
reg   [7:0] tmp_177_fu_2442;
reg   [7:0] tmp_176_fu_2446;
reg   [7:0] tmp_175_fu_2450;
reg   [7:0] tmp_174_fu_2454;
reg   [7:0] tmp_173_fu_2458;
reg   [7:0] tmp_172_fu_2462;
reg   [7:0] tmp_171_fu_2466;
reg   [7:0] tmp_170_fu_2470;
reg   [7:0] tmp_169_fu_2474;
reg   [7:0] tmp_168_fu_2478;
reg   [7:0] tmp_167_fu_2482;
reg   [7:0] tmp_166_fu_2486;
reg   [7:0] tmp_165_fu_2490;
reg   [7:0] tmp_164_fu_2494;
reg   [7:0] tmp_163_fu_2498;
reg   [7:0] tmp_162_fu_2502;
reg   [7:0] tmp_161_fu_2506;
reg   [7:0] tmp_160_fu_2510;
reg   [7:0] tmp_159_fu_2514;
reg   [7:0] tmp_158_fu_2518;
reg   [7:0] tmp_157_fu_2522;
reg   [7:0] tmp_156_fu_2526;
reg   [7:0] tmp_155_fu_2530;
reg   [7:0] tmp_154_fu_2534;
reg   [7:0] tmp_153_fu_2538;
reg   [7:0] tmp_152_fu_2542;
reg   [7:0] tmp_151_fu_2546;
reg   [7:0] tmp_150_fu_2550;
reg   [7:0] tmp_149_fu_2554;
reg   [7:0] tmp_148_fu_2558;
reg   [7:0] tmp_147_fu_2562;
reg   [7:0] tmp_146_fu_2566;
reg   [7:0] tmp_145_fu_2570;
reg   [7:0] tmp_144_fu_2574;
reg   [7:0] tmp_143_fu_2578;
reg   [7:0] tmp_142_fu_2582;
reg   [7:0] tmp_141_fu_2586;
reg   [7:0] tmp_140_fu_2590;
reg   [7:0] tmp_139_fu_2594;
reg   [7:0] tmp_138_fu_2598;
reg   [7:0] tmp_137_fu_2602;
reg   [7:0] tmp_136_fu_2606;
reg   [7:0] tmp_135_fu_2610;
reg   [7:0] tmp_134_fu_2614;
reg   [7:0] tmp_133_fu_2618;
reg   [7:0] tmp_132_fu_2622;
reg   [7:0] tmp_131_fu_2626;
reg   [7:0] tmp_130_fu_2630;
reg   [7:0] tmp_129_fu_2634;
reg   [7:0] tmp_128_fu_2638;
reg   [7:0] tmp_127_fu_2642;
reg   [7:0] tmp_126_fu_2646;
reg   [7:0] tmp_125_fu_2650;
reg   [7:0] tmp_124_fu_2654;
reg   [7:0] tmp_123_fu_2658;
reg   [7:0] tmp_122_fu_2662;
reg   [7:0] tmp_121_fu_2666;
reg   [7:0] tmp_120_fu_2670;
reg   [7:0] tmp_119_fu_2674;
reg   [7:0] tmp_118_fu_2678;
reg   [7:0] tmp_117_fu_2682;
reg   [7:0] tmp_116_fu_2686;
reg   [7:0] tmp_115_fu_2690;
reg   [7:0] tmp_114_fu_2694;
reg   [7:0] tmp_113_fu_2698;
reg   [7:0] tmp_112_fu_2702;
reg   [7:0] tmp_111_fu_2706;
reg   [7:0] tmp_110_fu_2710;
reg   [7:0] tmp_109_fu_2714;
reg   [7:0] tmp_108_fu_2718;
reg   [7:0] tmp_107_fu_2722;
reg   [7:0] tmp_106_fu_2726;
reg   [7:0] tmp_105_fu_2730;
reg   [7:0] tmp_104_fu_2734;
reg   [7:0] tmp_103_fu_2738;
reg   [7:0] tmp_102_fu_2742;
reg   [7:0] tmp_101_fu_2746;
reg   [7:0] tmp_100_fu_2750;
reg   [7:0] tmp_99_fu_2754;
reg   [7:0] tmp_98_fu_2758;
reg   [7:0] tmp_97_fu_2762;
reg   [7:0] tmp_96_fu_2766;
reg   [7:0] tmp_95_fu_2770;
reg   [7:0] tmp_94_fu_2774;
reg   [7:0] tmp_93_fu_2778;
reg   [7:0] tmp_92_fu_2782;
reg   [7:0] tmp_91_fu_2786;
reg   [7:0] tmp_90_fu_2790;
reg   [7:0] tmp_89_fu_2794;
reg   [7:0] tmp_88_fu_2798;
reg   [7:0] tmp_87_fu_2802;
reg   [7:0] tmp_86_fu_2806;
reg   [7:0] tmp_85_fu_2810;
reg   [7:0] tmp_84_fu_2814;
reg   [7:0] tmp_83_fu_2818;
reg   [7:0] tmp_82_fu_2822;
reg   [7:0] tmp_81_fu_2826;
reg   [7:0] tmp_80_fu_2830;
reg   [7:0] tmp_79_fu_2834;
reg   [7:0] tmp_s_fu_2838;
reg   [7:0] tmp_fu_2842;
reg   [7:0] ref_patch_with_borde_1199_fu_2846;
reg   [7:0] ref_patch_with_borde_1198_fu_2850;
reg   [7:0] ref_patch_with_borde_1197_fu_2854;
reg   [7:0] ref_patch_with_borde_1196_fu_2858;
reg   [7:0] ref_patch_with_borde_1195_fu_2862;
reg   [7:0] ref_patch_with_borde_1194_fu_2866;
reg   [7:0] ref_patch_with_borde_1193_fu_2870;
reg   [7:0] ref_patch_with_borde_1192_fu_2874;
reg   [7:0] ref_patch_with_borde_1191_fu_2878;
reg   [7:0] ref_patch_with_borde_1190_fu_2882;
reg   [7:0] ref_patch_with_borde_1189_fu_2886;
reg   [7:0] ref_patch_with_borde_1188_fu_2890;
reg   [7:0] ref_patch_with_borde_1187_fu_2894;
reg   [7:0] ref_patch_with_borde_1186_fu_2898;
reg   [7:0] ref_patch_with_borde_1185_fu_2902;
reg   [7:0] ref_patch_with_borde_1184_fu_2906;
reg   [7:0] ref_patch_with_borde_1183_fu_2910;
reg   [7:0] ref_patch_with_borde_1182_fu_2914;
reg   [7:0] ref_patch_with_borde_1181_fu_2918;
reg   [7:0] ref_patch_with_borde_1180_fu_2922;
reg   [7:0] ref_patch_with_borde_1179_fu_2926;
reg   [7:0] ref_patch_with_borde_1178_fu_2930;
reg   [7:0] ref_patch_with_borde_1177_fu_2934;
reg   [7:0] ref_patch_with_borde_1176_fu_2938;
reg   [7:0] ref_patch_with_borde_1175_fu_2942;
reg   [7:0] ref_patch_with_borde_1174_fu_2946;
reg   [7:0] ref_patch_with_borde_1173_fu_2950;
reg   [7:0] ref_patch_with_borde_1172_fu_2954;
reg   [7:0] ref_patch_with_borde_1171_fu_2958;
reg   [7:0] ref_patch_with_borde_1170_fu_2962;
reg   [7:0] ref_patch_with_borde_1169_fu_2966;
reg   [7:0] ref_patch_with_borde_1168_fu_2970;
reg   [7:0] ref_patch_with_borde_1167_fu_2974;
reg   [7:0] ref_patch_with_borde_1166_fu_2978;
reg   [7:0] ref_patch_with_borde_1165_fu_2982;
reg   [7:0] ref_patch_with_borde_1164_fu_2986;
reg   [7:0] ref_patch_with_borde_1163_fu_2990;
reg   [7:0] ref_patch_with_borde_1162_fu_2994;
reg   [7:0] ref_patch_with_borde_1161_fu_2998;
reg   [7:0] ref_patch_with_borde_1160_fu_3002;
reg   [7:0] ref_patch_with_borde_1159_fu_3006;
reg   [7:0] ref_patch_with_borde_1158_fu_3010;
reg   [7:0] ref_patch_with_borde_1157_fu_3014;
reg   [7:0] ref_patch_with_borde_1156_fu_3018;
reg   [7:0] ref_patch_with_borde_1155_fu_3022;
reg   [7:0] ref_patch_with_borde_1154_fu_3026;
reg   [7:0] ref_patch_with_borde_1153_fu_3030;
reg   [7:0] ref_patch_with_borde_1152_fu_3034;
reg   [7:0] ref_patch_with_borde_1151_fu_3038;
reg   [7:0] ref_patch_with_borde_1150_fu_3042;
reg   [7:0] ref_patch_with_borde_1149_fu_3046;
reg   [7:0] ref_patch_with_borde_1148_fu_3050;
reg   [7:0] ref_patch_with_borde_1147_fu_3054;
reg   [7:0] ref_patch_with_borde_1146_fu_3058;
reg   [7:0] ref_patch_with_borde_1145_fu_3062;
reg   [7:0] ref_patch_with_borde_1144_fu_3066;
reg   [7:0] ref_patch_with_borde_1143_fu_3070;
reg   [7:0] ref_patch_with_borde_1142_fu_3074;
reg   [7:0] ref_patch_with_borde_1141_fu_3078;
reg   [7:0] ref_patch_with_borde_1140_fu_3082;
reg   [7:0] ref_patch_with_borde_1139_fu_3086;
reg   [7:0] ref_patch_with_borde_1138_fu_3090;
reg   [7:0] ref_patch_with_borde_1137_fu_3094;
reg   [7:0] ref_patch_with_borde_1136_fu_3098;
reg   [7:0] ref_patch_with_borde_1135_fu_3102;
reg   [7:0] ref_patch_with_borde_1134_fu_3106;
reg   [7:0] ref_patch_with_borde_1133_fu_3110;
reg   [7:0] ref_patch_with_borde_1132_fu_3114;
reg   [7:0] ref_patch_with_borde_1131_fu_3118;
reg   [7:0] ref_patch_with_borde_1130_fu_3122;
reg   [7:0] ref_patch_with_borde_1129_fu_3126;
reg   [7:0] ref_patch_with_borde_1128_fu_3130;
reg   [7:0] ref_patch_with_borde_1127_fu_3134;
reg   [7:0] ref_patch_with_borde_1126_fu_3138;
reg   [7:0] ref_patch_with_borde_1125_fu_3142;
reg   [7:0] ref_patch_with_borde_1124_fu_3146;
reg   [7:0] ref_patch_with_borde_1123_fu_3150;
reg   [7:0] ref_patch_with_borde_1122_fu_3154;
reg   [7:0] ref_patch_with_borde_1121_fu_3158;
reg   [7:0] ref_patch_with_borde_1120_fu_3162;
reg   [7:0] ref_patch_with_borde_1119_fu_3166;
reg   [7:0] ref_patch_with_borde_1118_fu_3170;
reg   [7:0] ref_patch_with_borde_1117_fu_3174;
reg   [7:0] ref_patch_with_borde_1116_fu_3178;
reg   [7:0] ref_patch_with_borde_1115_fu_3182;
reg   [7:0] ref_patch_with_borde_1114_fu_3186;
reg   [7:0] ref_patch_with_borde_1113_fu_3190;
reg   [7:0] ref_patch_with_borde_1112_fu_3194;
reg   [7:0] ref_patch_with_borde_1111_fu_3198;
reg   [7:0] ref_patch_with_borde_1110_fu_3202;
reg   [7:0] ref_patch_with_borde_1109_fu_3206;
reg   [7:0] ref_patch_with_borde_1108_fu_3210;
reg   [7:0] ref_patch_with_borde_1107_fu_3214;
reg   [7:0] ref_patch_with_borde_1106_fu_3218;
reg   [7:0] ref_patch_with_borde_1105_fu_3222;
reg   [7:0] ref_patch_with_borde_1104_fu_3226;
reg   [7:0] ref_patch_with_borde_1103_fu_3230;
reg   [7:0] ref_patch_with_borde_1102_fu_3234;
reg   [7:0] ref_patch_with_borde_1101_fu_3238;
reg   [7:0] ref_patch_with_borde_1100_fu_3242;
reg   [7:0] ref_patch_with_borde_1099_fu_3246;
reg   [7:0] ref_patch_with_borde_1098_fu_3250;
reg   [7:0] ref_patch_with_borde_1097_fu_3254;
reg   [7:0] ref_patch_with_borde_1096_fu_3258;
reg   [7:0] ref_patch_with_borde_1095_fu_3262;
reg   [7:0] ref_patch_with_borde_1094_fu_3266;
reg   [7:0] ref_patch_with_borde_1093_fu_3270;
reg   [7:0] ref_patch_with_borde_1092_fu_3274;
reg   [7:0] ref_patch_with_borde_1091_fu_3278;
reg   [7:0] ref_patch_with_borde_1090_fu_3282;
reg   [7:0] ref_patch_with_borde_1089_fu_3286;
reg   [7:0] ref_patch_with_borde_1088_fu_3290;
reg   [7:0] ref_patch_with_borde_1087_fu_3294;
reg   [7:0] ref_patch_with_borde_1086_fu_3298;
reg   [7:0] ref_patch_with_borde_1085_fu_3302;
reg   [7:0] ref_patch_with_borde_1084_fu_3306;
reg   [7:0] ref_patch_with_borde_1083_fu_3310;
reg   [7:0] ref_patch_with_borde_1082_fu_3314;
reg   [7:0] ref_patch_with_borde_1081_fu_3318;
reg   [7:0] ref_patch_with_borde_1080_fu_3322;
reg   [7:0] ref_patch_with_borde_1079_fu_3326;
reg   [7:0] ref_patch_with_borde_1078_fu_3330;
reg   [7:0] ref_patch_with_borde_1077_fu_3334;
reg   [7:0] ref_patch_with_borde_1076_fu_3338;
reg   [7:0] ref_patch_with_borde_1075_fu_3342;
reg   [7:0] ref_patch_with_borde_1074_fu_3346;
reg   [7:0] ref_patch_with_borde_1073_fu_3350;
reg   [7:0] ref_patch_with_borde_1072_fu_3354;
reg   [7:0] ref_patch_with_borde_1071_fu_3358;
reg   [7:0] ref_patch_with_borde_1070_fu_3362;
reg   [7:0] ref_patch_with_borde_1069_fu_3366;
reg   [7:0] ref_patch_with_borde_1068_fu_3370;
reg   [7:0] ref_patch_with_borde_1067_fu_3374;
reg   [7:0] ref_patch_with_borde_1066_fu_3378;
reg   [7:0] ref_patch_with_borde_1065_fu_3382;
reg   [7:0] ref_patch_with_borde_1064_fu_3386;
reg   [7:0] ref_patch_with_borde_1063_fu_3390;
reg   [7:0] ref_patch_with_borde_1062_fu_3394;
reg   [7:0] ref_patch_with_borde_1061_fu_3398;
reg   [7:0] ref_patch_with_borde_1060_fu_3402;
reg   [7:0] ref_patch_with_borde_1059_fu_3406;
reg   [7:0] ref_patch_with_borde_1058_fu_3410;
reg   [7:0] ref_patch_with_borde_1057_fu_3414;
reg   [7:0] ref_patch_with_borde_1056_fu_3418;
reg   [7:0] ref_patch_with_borde_1055_fu_3422;
reg   [7:0] ref_patch_with_borde_1054_fu_3426;
reg   [7:0] ref_patch_with_borde_1053_fu_3430;
reg   [7:0] ref_patch_with_borde_1052_fu_3434;
reg   [7:0] ref_patch_with_borde_1051_fu_3438;
reg   [7:0] ref_patch_with_borde_1050_fu_3442;
reg   [7:0] ref_patch_with_borde_1049_fu_3446;
reg   [7:0] ref_patch_with_borde_1048_fu_3450;
reg   [7:0] ref_patch_with_borde_1047_fu_3454;
reg   [7:0] ref_patch_with_borde_1046_fu_3458;
reg   [7:0] ref_patch_with_borde_1045_fu_3462;
reg   [7:0] ref_patch_with_borde_1044_fu_3466;
reg   [7:0] ref_patch_with_borde_1043_fu_3470;
reg   [7:0] ref_patch_with_borde_1042_fu_3474;
reg   [7:0] ref_patch_with_borde_1041_fu_3478;
reg   [7:0] ref_patch_with_borde_1040_fu_3482;
reg   [7:0] ref_patch_with_borde_1039_fu_3486;
reg   [7:0] ref_patch_with_borde_1038_fu_3490;
reg   [7:0] ref_patch_with_borde_1037_fu_3494;
reg   [7:0] ref_patch_with_borde_1036_fu_3498;
reg   [7:0] ref_patch_with_borde_1035_fu_3502;
reg   [7:0] ref_patch_with_borde_1034_fu_3506;
reg   [7:0] ref_patch_with_borde_1033_fu_3510;
reg   [7:0] ref_patch_with_borde_1032_fu_3514;
reg   [7:0] ref_patch_with_borde_1031_fu_3518;
reg   [7:0] ref_patch_with_borde_1030_fu_3522;
reg   [7:0] ref_patch_with_borde_1029_fu_3526;
reg   [7:0] ref_patch_with_borde_1028_fu_3530;
reg   [7:0] ref_patch_with_borde_1027_fu_3534;
reg   [7:0] ref_patch_with_borde_1026_fu_3538;
reg   [7:0] ref_patch_with_borde_1025_fu_3542;
reg   [7:0] ref_patch_with_borde_1024_fu_3546;
reg   [7:0] ref_patch_with_borde_1023_fu_3550;
reg   [7:0] ref_patch_with_borde_1022_fu_3554;
reg   [7:0] ref_patch_with_borde_1021_fu_3558;
reg   [7:0] ref_patch_with_borde_1020_fu_3562;
reg   [7:0] ref_patch_with_borde_1019_fu_3566;
reg   [7:0] ref_patch_with_borde_1018_fu_3570;
reg   [7:0] ref_patch_with_borde_1017_fu_3574;
reg   [7:0] ref_patch_with_borde_1016_fu_3578;
reg   [7:0] ref_patch_with_borde_1015_fu_3582;
reg   [7:0] ref_patch_with_borde_1014_fu_3586;
reg   [7:0] ref_patch_with_borde_1013_fu_3590;
reg   [7:0] ref_patch_with_borde_1012_fu_3594;
reg   [7:0] ref_patch_with_borde_1011_fu_3598;
reg   [7:0] ref_patch_with_borde_1010_fu_3602;
reg   [7:0] ref_patch_with_borde_1009_fu_3606;
reg   [7:0] ref_patch_with_borde_1008_fu_3610;
reg   [7:0] ref_patch_with_borde_1007_fu_3614;
reg   [7:0] ref_patch_with_borde_1006_fu_3618;
reg   [7:0] ref_patch_with_borde_1005_fu_3622;
reg   [7:0] ref_patch_with_borde_1004_fu_3626;
reg   [7:0] ref_patch_with_borde_1003_fu_3630;
reg   [7:0] ref_patch_with_borde_1002_fu_3634;
reg   [7:0] ref_patch_with_borde_1001_fu_3638;
reg   [7:0] ref_patch_with_borde_1000_fu_3642;
reg   [7:0] ref_patch_with_borde_999_fu_3646;
reg   [7:0] ref_patch_with_borde_998_fu_3650;
reg   [7:0] ref_patch_with_borde_997_fu_3654;
reg   [7:0] ref_patch_with_borde_996_fu_3658;
reg   [7:0] ref_patch_with_borde_995_fu_3662;
reg   [7:0] ref_patch_with_borde_994_fu_3666;
reg   [7:0] ref_patch_with_borde_993_fu_3670;
reg   [7:0] ref_patch_with_borde_992_fu_3674;
reg   [7:0] ref_patch_with_borde_991_fu_3678;
reg   [7:0] ref_patch_with_borde_990_fu_3682;
reg   [7:0] ref_patch_with_borde_989_fu_3686;
reg   [7:0] ref_patch_with_borde_988_fu_3690;
reg   [7:0] ref_patch_with_borde_987_fu_3694;
reg   [7:0] ref_patch_with_borde_986_fu_3698;
reg   [7:0] ref_patch_with_borde_985_fu_3702;
reg   [7:0] ref_patch_with_borde_984_fu_3706;
reg   [7:0] ref_patch_with_borde_983_fu_3710;
reg   [7:0] ref_patch_with_borde_982_fu_3714;
reg   [7:0] ref_patch_with_borde_981_fu_3718;
reg   [7:0] ref_patch_with_borde_980_fu_3722;
reg   [7:0] ref_patch_with_borde_979_fu_3726;
reg   [7:0] ref_patch_with_borde_978_fu_3730;
reg   [7:0] ref_patch_with_borde_977_fu_3734;
reg   [7:0] ref_patch_with_borde_976_fu_3738;
reg   [7:0] ref_patch_with_borde_975_fu_3742;
reg   [7:0] ref_patch_with_borde_974_fu_3746;
reg   [7:0] ref_patch_with_borde_973_fu_3750;
reg   [7:0] ref_patch_with_borde_972_fu_3754;
reg   [7:0] ref_patch_with_borde_971_fu_3758;
reg   [7:0] ref_patch_with_borde_970_fu_3762;
reg   [7:0] ref_patch_with_borde_969_fu_3766;
reg   [7:0] ref_patch_with_borde_968_fu_3770;
reg   [7:0] ref_patch_with_borde_967_fu_3774;
reg   [7:0] ref_patch_with_borde_966_fu_3778;
reg   [7:0] ref_patch_with_borde_965_fu_3782;
reg   [7:0] ref_patch_with_borde_964_fu_3786;
reg   [7:0] ref_patch_with_borde_963_fu_3790;
reg   [7:0] ref_patch_with_borde_962_fu_3794;
reg   [7:0] ref_patch_with_borde_961_fu_3798;
reg   [7:0] ref_patch_with_borde_960_fu_3802;
reg   [7:0] ref_patch_with_borde_959_fu_3806;
reg   [7:0] ref_patch_with_borde_958_fu_3810;
reg   [7:0] ref_patch_with_borde_957_fu_3814;
reg   [7:0] ref_patch_with_borde_956_fu_3818;
reg   [7:0] ref_patch_with_borde_955_fu_3822;
reg   [7:0] ref_patch_with_borde_954_fu_3826;
reg   [7:0] ref_patch_with_borde_953_fu_3830;
reg   [7:0] ref_patch_with_borde_952_fu_3834;
reg   [7:0] ref_patch_with_borde_951_fu_3838;
reg   [7:0] ref_patch_with_borde_950_fu_3842;
reg   [7:0] ref_patch_with_borde_949_fu_3846;
reg   [7:0] ref_patch_with_borde_948_fu_3850;
reg   [7:0] ref_patch_with_borde_947_fu_3854;
reg   [7:0] ref_patch_with_borde_946_fu_3858;
reg   [7:0] ref_patch_with_borde_945_fu_3862;
reg   [7:0] ref_patch_with_borde_944_fu_3866;
reg   [7:0] ref_patch_with_borde_943_fu_3870;
reg   [7:0] ref_patch_with_borde_942_fu_3874;
reg   [7:0] ref_patch_with_borde_941_fu_3878;
reg   [7:0] ref_patch_with_borde_940_fu_3882;
reg   [7:0] ref_patch_with_borde_939_fu_3886;
reg   [7:0] ref_patch_with_borde_938_fu_3890;
reg   [7:0] ref_patch_with_borde_937_fu_3894;
reg   [7:0] ref_patch_with_borde_936_fu_3898;
reg   [7:0] ref_patch_with_borde_935_fu_3902;
reg   [7:0] ref_patch_with_borde_934_fu_3906;
reg   [7:0] ref_patch_with_borde_933_fu_3910;
reg   [7:0] ref_patch_with_borde_932_fu_3914;
reg   [7:0] ref_patch_with_borde_931_fu_3918;
reg   [7:0] ref_patch_with_borde_930_fu_3922;
reg   [7:0] ref_patch_with_borde_929_fu_3926;
reg   [7:0] ref_patch_with_borde_928_fu_3930;
reg   [7:0] ref_patch_with_borde_927_fu_3934;
reg   [7:0] ref_patch_with_borde_926_fu_3938;
reg   [7:0] ref_patch_with_borde_925_fu_3942;
reg   [7:0] ref_patch_with_borde_924_fu_3946;
reg   [7:0] ref_patch_with_borde_923_fu_3950;
reg   [7:0] ref_patch_with_borde_922_fu_3954;
reg   [7:0] ref_patch_with_borde_921_fu_3958;
reg   [7:0] ref_patch_with_borde_920_fu_3962;
reg   [7:0] ref_patch_with_borde_919_fu_3966;
reg   [7:0] ref_patch_with_borde_918_fu_3970;
reg   [7:0] ref_patch_with_borde_917_fu_3974;
reg   [7:0] ref_patch_with_borde_916_fu_3978;
reg   [7:0] ref_patch_with_borde_915_fu_3982;
reg   [7:0] ref_patch_with_borde_914_fu_3986;
reg   [7:0] ref_patch_with_borde_913_fu_3990;
reg   [7:0] ref_patch_with_borde_912_fu_3994;
reg   [7:0] ref_patch_with_borde_911_fu_3998;
reg   [7:0] ref_patch_with_borde_910_fu_4002;
reg   [7:0] ref_patch_with_borde_909_fu_4006;
reg   [7:0] ref_patch_with_borde_908_fu_4010;
reg   [7:0] ref_patch_with_borde_907_fu_4014;
reg   [7:0] ref_patch_with_borde_906_fu_4018;
reg   [7:0] ref_patch_with_borde_905_fu_4022;
reg   [7:0] ref_patch_with_borde_904_fu_4026;
reg   [7:0] ref_patch_with_borde_903_fu_4030;
reg   [7:0] ref_patch_with_borde_902_fu_4034;
reg   [7:0] ref_patch_with_borde_901_fu_4038;
reg   [7:0] ref_patch_with_borde_900_fu_4042;
reg   [7:0] ref_patch_with_borde_899_fu_4046;
reg   [7:0] ref_patch_with_borde_898_fu_4050;
reg   [7:0] ref_patch_with_borde_897_fu_4054;
reg   [7:0] ref_patch_with_borde_896_fu_4058;
reg   [7:0] ref_patch_with_borde_895_fu_4062;
reg   [7:0] ref_patch_with_borde_894_fu_4066;
reg   [7:0] ref_patch_with_borde_893_fu_4070;
reg   [7:0] ref_patch_with_borde_892_fu_4074;
reg   [7:0] ref_patch_with_borde_891_fu_4078;
reg   [7:0] ref_patch_with_borde_890_fu_4082;
reg   [7:0] ref_patch_with_borde_889_fu_4086;
reg   [7:0] ref_patch_with_borde_888_fu_4090;
reg   [7:0] ref_patch_with_borde_887_fu_4094;
reg   [7:0] ref_patch_with_borde_886_fu_4098;
reg   [7:0] ref_patch_with_borde_885_fu_4102;
reg   [7:0] ref_patch_with_borde_884_fu_4106;
reg   [7:0] ref_patch_with_borde_883_fu_4110;
reg   [7:0] ref_patch_with_borde_882_fu_4114;
reg   [7:0] ref_patch_with_borde_881_fu_4118;
reg   [7:0] ref_patch_with_borde_880_fu_4122;
reg   [7:0] ref_patch_with_borde_879_fu_4126;
reg   [7:0] ref_patch_with_borde_878_fu_4130;
reg   [7:0] ref_patch_with_borde_877_fu_4134;
reg   [7:0] ref_patch_with_borde_876_fu_4138;
reg   [7:0] ref_patch_with_borde_875_fu_4142;
reg   [7:0] ref_patch_with_borde_874_fu_4146;
reg   [7:0] ref_patch_with_borde_873_fu_4150;
reg   [7:0] ref_patch_with_borde_872_fu_4154;
reg   [7:0] ref_patch_with_borde_871_fu_4158;
reg   [7:0] ref_patch_with_borde_870_fu_4162;
reg   [7:0] ref_patch_with_borde_869_fu_4166;
reg   [7:0] ref_patch_with_borde_868_fu_4170;
reg   [7:0] ref_patch_with_borde_867_fu_4174;
reg   [7:0] ref_patch_with_borde_866_fu_4178;
reg   [7:0] ref_patch_with_borde_865_fu_4182;
reg   [7:0] ref_patch_with_borde_864_fu_4186;
reg   [7:0] ref_patch_with_borde_863_fu_4190;
reg   [7:0] ref_patch_with_borde_862_fu_4194;
reg   [7:0] ref_patch_with_borde_861_fu_4198;
reg   [7:0] ref_patch_with_borde_860_fu_4202;
reg   [7:0] ref_patch_with_borde_859_fu_4206;
reg   [7:0] ref_patch_with_borde_858_fu_4210;
reg   [7:0] ref_patch_with_borde_857_fu_4214;
reg   [7:0] ref_patch_with_borde_856_fu_4218;
reg   [7:0] ref_patch_with_borde_855_fu_4222;
reg   [7:0] ref_patch_with_borde_854_fu_4226;
reg   [7:0] ref_patch_with_borde_853_fu_4230;
reg   [7:0] ref_patch_with_borde_852_fu_4234;
reg   [7:0] ref_patch_with_borde_851_fu_4238;
reg   [7:0] ref_patch_with_borde_850_fu_4242;
reg   [7:0] ref_patch_with_borde_849_fu_4246;
reg   [7:0] ref_patch_with_borde_848_fu_4250;
reg   [7:0] ref_patch_with_borde_847_fu_4254;
reg   [7:0] ref_patch_with_borde_846_fu_4258;
reg   [7:0] ref_patch_with_borde_845_fu_4262;
reg   [7:0] ref_patch_with_borde_844_fu_4266;
reg   [7:0] ref_patch_with_borde_843_fu_4270;
reg   [7:0] ref_patch_with_borde_842_fu_4274;
reg   [7:0] ref_patch_with_borde_841_fu_4278;
reg   [7:0] ref_patch_with_borde_840_fu_4282;
reg   [7:0] ref_patch_with_borde_839_fu_4286;
reg   [7:0] ref_patch_with_borde_838_fu_4290;
reg   [7:0] ref_patch_with_borde_837_fu_4294;
reg   [7:0] ref_patch_with_borde_836_fu_4298;
reg   [7:0] ref_patch_with_borde_835_fu_4302;
reg   [7:0] ref_patch_with_borde_834_fu_4306;
reg   [7:0] ref_patch_with_borde_833_fu_4310;
reg   [7:0] ref_patch_with_borde_832_fu_4314;
reg   [7:0] ref_patch_with_borde_831_fu_4318;
reg   [7:0] ref_patch_with_borde_830_fu_4322;
reg   [7:0] ref_patch_with_borde_829_fu_4326;
reg   [7:0] ref_patch_with_borde_828_fu_4330;
reg   [7:0] ref_patch_with_borde_827_fu_4334;
reg   [7:0] ref_patch_with_borde_826_fu_4338;
reg   [7:0] ref_patch_with_borde_825_fu_4342;
reg   [7:0] ref_patch_with_borde_824_fu_4346;
reg   [7:0] ref_patch_with_borde_823_fu_4350;
reg   [7:0] ref_patch_with_borde_822_fu_4354;
reg   [7:0] ref_patch_with_borde_821_fu_4358;
reg   [7:0] ref_patch_with_borde_820_fu_4362;
reg   [7:0] ref_patch_with_borde_819_fu_4366;
reg   [7:0] ref_patch_with_borde_818_fu_4370;
reg   [7:0] ref_patch_with_borde_817_fu_4374;
reg   [7:0] ref_patch_with_borde_816_fu_4378;
reg   [7:0] ref_patch_with_borde_815_fu_4382;
reg   [7:0] ref_patch_with_borde_814_fu_4386;
reg   [7:0] ref_patch_with_borde_813_fu_4390;
reg   [7:0] ref_patch_with_borde_812_fu_4394;
reg   [7:0] ref_patch_with_borde_811_fu_4398;
reg   [7:0] ref_patch_with_borde_810_fu_4402;
reg   [7:0] ref_patch_with_borde_809_fu_4406;
reg   [7:0] ref_patch_with_borde_808_fu_4410;
reg   [7:0] ref_patch_with_borde_807_fu_4414;
reg   [7:0] ref_patch_with_borde_806_fu_4418;
reg   [7:0] ref_patch_with_borde_805_fu_4422;
reg   [7:0] ref_patch_with_borde_804_fu_4426;
reg   [7:0] ref_patch_with_borde_803_fu_4430;
reg   [7:0] ref_patch_with_borde_802_fu_4434;
reg   [7:0] ref_patch_with_borde_801_fu_4438;
reg   [7:0] ref_patch_with_borde_800_fu_4442;
reg   [31:0] grp_fu_5114_p0;
reg   [31:0] grp_fu_5114_p1;
reg   [31:0] grp_fu_5118_p0;
wire   [61:0] inv_out7_fu_5133_p4;
wire   [61:0] cur_px_estimate_ptr5_fu_5153_p4;
wire   [8:0] next_urem_fu_10838_p2;
wire   [0:0] tmp_69_fu_10844_p2;
wire   [62:0] cur_px_estimate_ptr6_1_fu_15896_p2;
wire   [62:0] cur_px_estimate_ptr6_2_fu_15911_p2;
wire   [62:0] cur_px_estimate_ptr6_3_fu_15926_p2;
wire   [2:0] tmp_70_fu_19607_p1;
wire   [0:0] sel_tmp_i_fu_19643_p2;
wire   [0:0] sel_tmp2_i_fu_19657_p2;
wire   [31:0] sel_tmp1_i_fu_19649_p3;
wire   [0:0] sel_tmp4_i_fu_19671_p2;
wire   [31:0] sel_tmp3_i_fu_19663_p3;
wire   [0:0] sel_tmp6_i_fu_19685_p2;
wire   [31:0] sel_tmp5_i_fu_19677_p3;
wire   [0:0] sel_tmp8_i_fu_19699_p2;
wire   [31:0] sel_tmp7_i_fu_19691_p3;
wire   [0:0] sel_tmp10_i_fu_19713_p2;
wire   [31:0] sel_tmp9_i_fu_19705_p3;
wire   [0:0] sel_tmp12_i_fu_19727_p2;
wire   [31:0] sel_tmp11_i_fu_19719_p3;
reg    grp_fu_5114_ce;
reg    grp_fu_5118_ce;
reg   [54:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_condition_8858;

// power-on initialization
initial begin
#0 ap_CS_fsm = 55'd1;
#0 ref_patch_with_borde_399 = 8'd0;
#0 ref_patch_with_borde_400 = 8'd0;
#0 ref_patch_with_borde_411 = 8'd0;
#0 ref_patch_with_borde_422 = 8'd0;
#0 ref_patch_with_borde_433 = 8'd0;
#0 ref_patch_with_borde_444 = 8'd0;
#0 ref_patch_with_borde_455 = 8'd0;
#0 ref_patch_with_borde_466 = 8'd0;
#0 ref_patch_with_borde_477 = 8'd0;
#0 ref_patch_with_borde_488 = 8'd0;
#0 ref_patch_with_borde_401 = 8'd0;
#0 ref_patch_with_borde_402 = 8'd0;
#0 ref_patch_with_borde_403 = 8'd0;
#0 ref_patch_with_borde_404 = 8'd0;
#0 ref_patch_with_borde_405 = 8'd0;
#0 ref_patch_with_borde_406 = 8'd0;
#0 ref_patch_with_borde_407 = 8'd0;
#0 ref_patch_with_borde_408 = 8'd0;
#0 ref_patch_with_borde_409 = 8'd0;
#0 ref_patch_with_borde_410 = 8'd0;
#0 ref_patch_with_borde_412 = 8'd0;
#0 ref_patch_with_borde_413 = 8'd0;
#0 ref_patch_with_borde_414 = 8'd0;
#0 ref_patch_with_borde_415 = 8'd0;
#0 ref_patch_with_borde_416 = 8'd0;
#0 ref_patch_with_borde_417 = 8'd0;
#0 ref_patch_with_borde_418 = 8'd0;
#0 ref_patch_with_borde_419 = 8'd0;
#0 ref_patch_with_borde_420 = 8'd0;
#0 ref_patch_with_borde_421 = 8'd0;
#0 ref_patch_with_borde_423 = 8'd0;
#0 ref_patch_with_borde_424 = 8'd0;
#0 ref_patch_with_borde_425 = 8'd0;
#0 ref_patch_with_borde_426 = 8'd0;
#0 ref_patch_with_borde_427 = 8'd0;
#0 ref_patch_with_borde_428 = 8'd0;
#0 ref_patch_with_borde_429 = 8'd0;
#0 ref_patch_with_borde_430 = 8'd0;
#0 ref_patch_with_borde_431 = 8'd0;
#0 ref_patch_with_borde_432 = 8'd0;
#0 ref_patch_with_borde_434 = 8'd0;
#0 ref_patch_with_borde_435 = 8'd0;
#0 ref_patch_with_borde_436 = 8'd0;
#0 ref_patch_with_borde_437 = 8'd0;
#0 ref_patch_with_borde_438 = 8'd0;
#0 ref_patch_with_borde_439 = 8'd0;
#0 ref_patch_with_borde_440 = 8'd0;
#0 ref_patch_with_borde_441 = 8'd0;
#0 ref_patch_with_borde_442 = 8'd0;
#0 ref_patch_with_borde_443 = 8'd0;
#0 ref_patch_with_borde_445 = 8'd0;
#0 ref_patch_with_borde_446 = 8'd0;
#0 ref_patch_with_borde_447 = 8'd0;
#0 ref_patch_with_borde_448 = 8'd0;
#0 ref_patch_with_borde_449 = 8'd0;
#0 ref_patch_with_borde_450 = 8'd0;
#0 ref_patch_with_borde_451 = 8'd0;
#0 ref_patch_with_borde_452 = 8'd0;
#0 ref_patch_with_borde_453 = 8'd0;
#0 ref_patch_with_borde_454 = 8'd0;
#0 ref_patch_with_borde_456 = 8'd0;
#0 ref_patch_with_borde_457 = 8'd0;
#0 ref_patch_with_borde_458 = 8'd0;
#0 ref_patch_with_borde_459 = 8'd0;
#0 ref_patch_with_borde_460 = 8'd0;
#0 ref_patch_with_borde_461 = 8'd0;
#0 ref_patch_with_borde_462 = 8'd0;
#0 ref_patch_with_borde_463 = 8'd0;
#0 ref_patch_with_borde_464 = 8'd0;
#0 ref_patch_with_borde_465 = 8'd0;
#0 ref_patch_with_borde_467 = 8'd0;
#0 ref_patch_with_borde_468 = 8'd0;
#0 ref_patch_with_borde_469 = 8'd0;
#0 ref_patch_with_borde_470 = 8'd0;
#0 ref_patch_with_borde_471 = 8'd0;
#0 ref_patch_with_borde_472 = 8'd0;
#0 ref_patch_with_borde_473 = 8'd0;
#0 ref_patch_with_borde_474 = 8'd0;
#0 ref_patch_with_borde_475 = 8'd0;
#0 ref_patch_with_borde_476 = 8'd0;
#0 ref_patch_with_borde_478 = 8'd0;
#0 ref_patch_with_borde_479 = 8'd0;
#0 ref_patch_with_borde_480 = 8'd0;
#0 ref_patch_with_borde_481 = 8'd0;
#0 ref_patch_with_borde_482 = 8'd0;
#0 ref_patch_with_borde_483 = 8'd0;
#0 ref_patch_with_borde_484 = 8'd0;
#0 ref_patch_with_borde_485 = 8'd0;
#0 ref_patch_with_borde_486 = 8'd0;
#0 ref_patch_with_borde_487 = 8'd0;
#0 ref_patch_with_borde_489 = 8'd0;
#0 ref_patch_with_borde_490 = 8'd0;
#0 ref_patch_with_borde_491 = 8'd0;
#0 ref_patch_with_borde_492 = 8'd0;
#0 ref_patch_with_borde_493 = 8'd0;
#0 ref_patch_with_borde_494 = 8'd0;
#0 ref_patch_with_borde_495 = 8'd0;
#0 ref_patch_with_borde_496 = 8'd0;
#0 ref_patch_with_borde_497 = 8'd0;
#0 ref_patch_with_borde_498 = 8'd0;
#0 ref_patch_with_borde_499 = 8'd0;
#0 ref_patch_with_borde_500 = 8'd0;
#0 ref_patch_with_borde_511 = 8'd0;
#0 ref_patch_with_borde_522 = 8'd0;
#0 ref_patch_with_borde_533 = 8'd0;
#0 ref_patch_with_borde_544 = 8'd0;
#0 ref_patch_with_borde_555 = 8'd0;
#0 ref_patch_with_borde_566 = 8'd0;
#0 ref_patch_with_borde_577 = 8'd0;
#0 ref_patch_with_borde_588 = 8'd0;
#0 ref_patch_with_borde_501 = 8'd0;
#0 ref_patch_with_borde_502 = 8'd0;
#0 ref_patch_with_borde_503 = 8'd0;
#0 ref_patch_with_borde_504 = 8'd0;
#0 ref_patch_with_borde_505 = 8'd0;
#0 ref_patch_with_borde_506 = 8'd0;
#0 ref_patch_with_borde_507 = 8'd0;
#0 ref_patch_with_borde_508 = 8'd0;
#0 ref_patch_with_borde_509 = 8'd0;
#0 ref_patch_with_borde_510 = 8'd0;
#0 ref_patch_with_borde_512 = 8'd0;
#0 ref_patch_with_borde_513 = 8'd0;
#0 ref_patch_with_borde_514 = 8'd0;
#0 ref_patch_with_borde_515 = 8'd0;
#0 ref_patch_with_borde_516 = 8'd0;
#0 ref_patch_with_borde_517 = 8'd0;
#0 ref_patch_with_borde_518 = 8'd0;
#0 ref_patch_with_borde_519 = 8'd0;
#0 ref_patch_with_borde_520 = 8'd0;
#0 ref_patch_with_borde_521 = 8'd0;
#0 ref_patch_with_borde_523 = 8'd0;
#0 ref_patch_with_borde_524 = 8'd0;
#0 ref_patch_with_borde_525 = 8'd0;
#0 ref_patch_with_borde_526 = 8'd0;
#0 ref_patch_with_borde_527 = 8'd0;
#0 ref_patch_with_borde_528 = 8'd0;
#0 ref_patch_with_borde_529 = 8'd0;
#0 ref_patch_with_borde_530 = 8'd0;
#0 ref_patch_with_borde_531 = 8'd0;
#0 ref_patch_with_borde_532 = 8'd0;
#0 ref_patch_with_borde_534 = 8'd0;
#0 ref_patch_with_borde_535 = 8'd0;
#0 ref_patch_with_borde_536 = 8'd0;
#0 ref_patch_with_borde_537 = 8'd0;
#0 ref_patch_with_borde_538 = 8'd0;
#0 ref_patch_with_borde_539 = 8'd0;
#0 ref_patch_with_borde_540 = 8'd0;
#0 ref_patch_with_borde_541 = 8'd0;
#0 ref_patch_with_borde_542 = 8'd0;
#0 ref_patch_with_borde_543 = 8'd0;
#0 ref_patch_with_borde_545 = 8'd0;
#0 ref_patch_with_borde_546 = 8'd0;
#0 ref_patch_with_borde_547 = 8'd0;
#0 ref_patch_with_borde_548 = 8'd0;
#0 ref_patch_with_borde_549 = 8'd0;
#0 ref_patch_with_borde_550 = 8'd0;
#0 ref_patch_with_borde_551 = 8'd0;
#0 ref_patch_with_borde_552 = 8'd0;
#0 ref_patch_with_borde_553 = 8'd0;
#0 ref_patch_with_borde_554 = 8'd0;
#0 ref_patch_with_borde_556 = 8'd0;
#0 ref_patch_with_borde_557 = 8'd0;
#0 ref_patch_with_borde_558 = 8'd0;
#0 ref_patch_with_borde_559 = 8'd0;
#0 ref_patch_with_borde_560 = 8'd0;
#0 ref_patch_with_borde_561 = 8'd0;
#0 ref_patch_with_borde_562 = 8'd0;
#0 ref_patch_with_borde_563 = 8'd0;
#0 ref_patch_with_borde_564 = 8'd0;
#0 ref_patch_with_borde_565 = 8'd0;
#0 ref_patch_with_borde_567 = 8'd0;
#0 ref_patch_with_borde_568 = 8'd0;
#0 ref_patch_with_borde_569 = 8'd0;
#0 ref_patch_with_borde_570 = 8'd0;
#0 ref_patch_with_borde_571 = 8'd0;
#0 ref_patch_with_borde_572 = 8'd0;
#0 ref_patch_with_borde_573 = 8'd0;
#0 ref_patch_with_borde_574 = 8'd0;
#0 ref_patch_with_borde_575 = 8'd0;
#0 ref_patch_with_borde_576 = 8'd0;
#0 ref_patch_with_borde_578 = 8'd0;
#0 ref_patch_with_borde_579 = 8'd0;
#0 ref_patch_with_borde_580 = 8'd0;
#0 ref_patch_with_borde_581 = 8'd0;
#0 ref_patch_with_borde_582 = 8'd0;
#0 ref_patch_with_borde_583 = 8'd0;
#0 ref_patch_with_borde_584 = 8'd0;
#0 ref_patch_with_borde_585 = 8'd0;
#0 ref_patch_with_borde_586 = 8'd0;
#0 ref_patch_with_borde_587 = 8'd0;
#0 ref_patch_with_borde_589 = 8'd0;
#0 ref_patch_with_borde_590 = 8'd0;
#0 ref_patch_with_borde_591 = 8'd0;
#0 ref_patch_with_borde_592 = 8'd0;
#0 ref_patch_with_borde_593 = 8'd0;
#0 ref_patch_with_borde_594 = 8'd0;
#0 ref_patch_with_borde_595 = 8'd0;
#0 ref_patch_with_borde_596 = 8'd0;
#0 ref_patch_with_borde_597 = 8'd0;
#0 ref_patch_with_borde_598 = 8'd0;
#0 ref_patch_with_borde_599 = 8'd0;
#0 ref_patch_with_borde_600 = 8'd0;
#0 ref_patch_with_borde_611 = 8'd0;
#0 ref_patch_with_borde_622 = 8'd0;
#0 ref_patch_with_borde_633 = 8'd0;
#0 ref_patch_with_borde_644 = 8'd0;
#0 ref_patch_with_borde_655 = 8'd0;
#0 ref_patch_with_borde_666 = 8'd0;
#0 ref_patch_with_borde_677 = 8'd0;
#0 ref_patch_with_borde_688 = 8'd0;
#0 ref_patch_with_borde_601 = 8'd0;
#0 ref_patch_with_borde_602 = 8'd0;
#0 ref_patch_with_borde_603 = 8'd0;
#0 ref_patch_with_borde_604 = 8'd0;
#0 ref_patch_with_borde_605 = 8'd0;
#0 ref_patch_with_borde_606 = 8'd0;
#0 ref_patch_with_borde_607 = 8'd0;
#0 ref_patch_with_borde_608 = 8'd0;
#0 ref_patch_with_borde_609 = 8'd0;
#0 ref_patch_with_borde_610 = 8'd0;
#0 ref_patch_with_borde_612 = 8'd0;
#0 ref_patch_with_borde_613 = 8'd0;
#0 ref_patch_with_borde_614 = 8'd0;
#0 ref_patch_with_borde_615 = 8'd0;
#0 ref_patch_with_borde_616 = 8'd0;
#0 ref_patch_with_borde_617 = 8'd0;
#0 ref_patch_with_borde_618 = 8'd0;
#0 ref_patch_with_borde_619 = 8'd0;
#0 ref_patch_with_borde_620 = 8'd0;
#0 ref_patch_with_borde_621 = 8'd0;
#0 ref_patch_with_borde_623 = 8'd0;
#0 ref_patch_with_borde_624 = 8'd0;
#0 ref_patch_with_borde_625 = 8'd0;
#0 ref_patch_with_borde_626 = 8'd0;
#0 ref_patch_with_borde_627 = 8'd0;
#0 ref_patch_with_borde_628 = 8'd0;
#0 ref_patch_with_borde_629 = 8'd0;
#0 ref_patch_with_borde_630 = 8'd0;
#0 ref_patch_with_borde_631 = 8'd0;
#0 ref_patch_with_borde_632 = 8'd0;
#0 ref_patch_with_borde_634 = 8'd0;
#0 ref_patch_with_borde_635 = 8'd0;
#0 ref_patch_with_borde_636 = 8'd0;
#0 ref_patch_with_borde_637 = 8'd0;
#0 ref_patch_with_borde_638 = 8'd0;
#0 ref_patch_with_borde_639 = 8'd0;
#0 ref_patch_with_borde_640 = 8'd0;
#0 ref_patch_with_borde_641 = 8'd0;
#0 ref_patch_with_borde_642 = 8'd0;
#0 ref_patch_with_borde_643 = 8'd0;
#0 ref_patch_with_borde_645 = 8'd0;
#0 ref_patch_with_borde_646 = 8'd0;
#0 ref_patch_with_borde_647 = 8'd0;
#0 ref_patch_with_borde_648 = 8'd0;
#0 ref_patch_with_borde_649 = 8'd0;
#0 ref_patch_with_borde_650 = 8'd0;
#0 ref_patch_with_borde_651 = 8'd0;
#0 ref_patch_with_borde_652 = 8'd0;
#0 ref_patch_with_borde_653 = 8'd0;
#0 ref_patch_with_borde_654 = 8'd0;
#0 ref_patch_with_borde_656 = 8'd0;
#0 ref_patch_with_borde_657 = 8'd0;
#0 ref_patch_with_borde_658 = 8'd0;
#0 ref_patch_with_borde_659 = 8'd0;
#0 ref_patch_with_borde_660 = 8'd0;
#0 ref_patch_with_borde_661 = 8'd0;
#0 ref_patch_with_borde_662 = 8'd0;
#0 ref_patch_with_borde_663 = 8'd0;
#0 ref_patch_with_borde_664 = 8'd0;
#0 ref_patch_with_borde_665 = 8'd0;
#0 ref_patch_with_borde_667 = 8'd0;
#0 ref_patch_with_borde_668 = 8'd0;
#0 ref_patch_with_borde_669 = 8'd0;
#0 ref_patch_with_borde_670 = 8'd0;
#0 ref_patch_with_borde_671 = 8'd0;
#0 ref_patch_with_borde_672 = 8'd0;
#0 ref_patch_with_borde_673 = 8'd0;
#0 ref_patch_with_borde_674 = 8'd0;
#0 ref_patch_with_borde_675 = 8'd0;
#0 ref_patch_with_borde_676 = 8'd0;
#0 ref_patch_with_borde_678 = 8'd0;
#0 ref_patch_with_borde_679 = 8'd0;
#0 ref_patch_with_borde_680 = 8'd0;
#0 ref_patch_with_borde_681 = 8'd0;
#0 ref_patch_with_borde_682 = 8'd0;
#0 ref_patch_with_borde_683 = 8'd0;
#0 ref_patch_with_borde_684 = 8'd0;
#0 ref_patch_with_borde_685 = 8'd0;
#0 ref_patch_with_borde_686 = 8'd0;
#0 ref_patch_with_borde_687 = 8'd0;
#0 ref_patch_with_borde_689 = 8'd0;
#0 ref_patch_with_borde_690 = 8'd0;
#0 ref_patch_with_borde_691 = 8'd0;
#0 ref_patch_with_borde_692 = 8'd0;
#0 ref_patch_with_borde_693 = 8'd0;
#0 ref_patch_with_borde_694 = 8'd0;
#0 ref_patch_with_borde_695 = 8'd0;
#0 ref_patch_with_borde_696 = 8'd0;
#0 ref_patch_with_borde_697 = 8'd0;
#0 ref_patch_with_borde_698 = 8'd0;
#0 ref_patch_with_borde_99 = 8'd0;
#0 ref_patch_with_borde_98 = 8'd0;
#0 ref_patch_with_borde_87 = 8'd0;
#0 ref_patch_with_borde_76 = 8'd0;
#0 ref_patch_with_borde_65 = 8'd0;
#0 ref_patch_with_borde_54 = 8'd0;
#0 ref_patch_with_borde_43 = 8'd0;
#0 ref_patch_with_borde_32 = 8'd0;
#0 ref_patch_with_borde_21 = 8'd0;
#0 ref_patch_with_borde_10 = 8'd0;
#0 ref_patch_with_borde_97 = 8'd0;
#0 ref_patch_with_borde_96 = 8'd0;
#0 ref_patch_with_borde_95 = 8'd0;
#0 ref_patch_with_borde_94 = 8'd0;
#0 ref_patch_with_borde_93 = 8'd0;
#0 ref_patch_with_borde_92 = 8'd0;
#0 ref_patch_with_borde_91 = 8'd0;
#0 ref_patch_with_borde_90 = 8'd0;
#0 ref_patch_with_borde_89 = 8'd0;
#0 ref_patch_with_borde_88 = 8'd0;
#0 ref_patch_with_borde_86 = 8'd0;
#0 ref_patch_with_borde_85 = 8'd0;
#0 ref_patch_with_borde_84 = 8'd0;
#0 ref_patch_with_borde_83 = 8'd0;
#0 ref_patch_with_borde_82 = 8'd0;
#0 ref_patch_with_borde_81 = 8'd0;
#0 ref_patch_with_borde_80 = 8'd0;
#0 ref_patch_with_borde_79 = 8'd0;
#0 ref_patch_with_borde_78 = 8'd0;
#0 ref_patch_with_borde_77 = 8'd0;
#0 ref_patch_with_borde_75 = 8'd0;
#0 ref_patch_with_borde_74 = 8'd0;
#0 ref_patch_with_borde_73 = 8'd0;
#0 ref_patch_with_borde_72 = 8'd0;
#0 ref_patch_with_borde_71 = 8'd0;
#0 ref_patch_with_borde_70 = 8'd0;
#0 ref_patch_with_borde_69 = 8'd0;
#0 ref_patch_with_borde_68 = 8'd0;
#0 ref_patch_with_borde_67 = 8'd0;
#0 ref_patch_with_borde_66 = 8'd0;
#0 ref_patch_with_borde_64 = 8'd0;
#0 ref_patch_with_borde_63 = 8'd0;
#0 ref_patch_with_borde_62 = 8'd0;
#0 ref_patch_with_borde_61 = 8'd0;
#0 ref_patch_with_borde_60 = 8'd0;
#0 ref_patch_with_borde_59 = 8'd0;
#0 ref_patch_with_borde_58 = 8'd0;
#0 ref_patch_with_borde_57 = 8'd0;
#0 ref_patch_with_borde_56 = 8'd0;
#0 ref_patch_with_borde_55 = 8'd0;
#0 ref_patch_with_borde_53 = 8'd0;
#0 ref_patch_with_borde_52 = 8'd0;
#0 ref_patch_with_borde_51 = 8'd0;
#0 ref_patch_with_borde_50 = 8'd0;
#0 ref_patch_with_borde_49 = 8'd0;
#0 ref_patch_with_borde_48 = 8'd0;
#0 ref_patch_with_borde_47 = 8'd0;
#0 ref_patch_with_borde_46 = 8'd0;
#0 ref_patch_with_borde_45 = 8'd0;
#0 ref_patch_with_borde_44 = 8'd0;
#0 ref_patch_with_borde_42 = 8'd0;
#0 ref_patch_with_borde_41 = 8'd0;
#0 ref_patch_with_borde_40 = 8'd0;
#0 ref_patch_with_borde_39 = 8'd0;
#0 ref_patch_with_borde_38 = 8'd0;
#0 ref_patch_with_borde_37 = 8'd0;
#0 ref_patch_with_borde_36 = 8'd0;
#0 ref_patch_with_borde_35 = 8'd0;
#0 ref_patch_with_borde_34 = 8'd0;
#0 ref_patch_with_borde_33 = 8'd0;
#0 ref_patch_with_borde_31 = 8'd0;
#0 ref_patch_with_borde_30 = 8'd0;
#0 ref_patch_with_borde_29 = 8'd0;
#0 ref_patch_with_borde_28 = 8'd0;
#0 ref_patch_with_borde_27 = 8'd0;
#0 ref_patch_with_borde_26 = 8'd0;
#0 ref_patch_with_borde_25 = 8'd0;
#0 ref_patch_with_borde_24 = 8'd0;
#0 ref_patch_with_borde_23 = 8'd0;
#0 ref_patch_with_borde_22 = 8'd0;
#0 ref_patch_with_borde_20 = 8'd0;
#0 ref_patch_with_borde_19 = 8'd0;
#0 ref_patch_with_borde_18 = 8'd0;
#0 ref_patch_with_borde_17 = 8'd0;
#0 ref_patch_with_borde_16 = 8'd0;
#0 ref_patch_with_borde_15 = 8'd0;
#0 ref_patch_with_borde_14 = 8'd0;
#0 ref_patch_with_borde_13 = 8'd0;
#0 ref_patch_with_borde_12 = 8'd0;
#0 ref_patch_with_borde_11 = 8'd0;
#0 ref_patch_with_borde_9 = 8'd0;
#0 ref_patch_with_borde_8 = 8'd0;
#0 ref_patch_with_borde_7 = 8'd0;
#0 ref_patch_with_borde_6 = 8'd0;
#0 ref_patch_with_borde_5 = 8'd0;
#0 ref_patch_with_borde_4 = 8'd0;
#0 ref_patch_with_borde_3 = 8'd0;
#0 ref_patch_with_borde_2 = 8'd0;
#0 ref_patch_with_borde_1 = 8'd0;
#0 ref_patch_with_borde = 8'd0;
#0 cur_px_estimate_3_1 = 32'd0;
#0 cur_px_estimate_0_0 = 32'd0;
#0 cur_px_estimate_0_1 = 32'd0;
#0 cur_px_estimate_1_0 = 32'd0;
#0 cur_px_estimate_1_1 = 32'd0;
#0 cur_px_estimate_2_0 = 32'd0;
#0 cur_px_estimate_2_1 = 32'd0;
#0 cur_px_estimate_3_0 = 32'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 grp_compute_inverse_hess_3_fu_4698_ap_start_reg = 1'b0;
#0 grp_compute_inverse_hess_2_fu_4802_ap_start_reg = 1'b0;
#0 grp_compute_inverse_hess_1_fu_4906_ap_start_reg = 1'b0;
#0 grp_compute_inverse_hess_fu_5010_ap_start_reg = 1'b0;
#0 ap_reg_ioackin_pyr_ARREADY = 1'b0;
#0 ap_reg_ioackin_patches_ARREADY = 1'b0;
#0 ap_reg_ioackin_pos_r_ARREADY = 1'b0;
#0 ap_reg_ioackin_pos_r_AWREADY = 1'b0;
#0 ap_reg_ioackin_debug_AWREADY = 1'b0;
#0 ap_reg_ioackin_pos_r_WREADY = 1'b0;
#0 ap_reg_ioackin_debug_WREADY = 1'b0;
end

batch_align2D_pyr_data #(
    .DataWidth( 8 ),
    .AddressRange( 473760 ),
    .AddressWidth( 19 ))
pyr_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pyr_data_address0),
    .ce0(pyr_data_ce0),
    .we0(pyr_data_we0),
    .d0(pyr_addr_read_reg_19787),
    .q0(pyr_data_q0)
);

batch_align2D_ctrl_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
batch_align2D_ctrl_s_axi_U(
    .AWVALID(s_axi_ctrl_AWVALID),
    .AWREADY(s_axi_ctrl_AWREADY),
    .AWADDR(s_axi_ctrl_AWADDR),
    .WVALID(s_axi_ctrl_WVALID),
    .WREADY(s_axi_ctrl_WREADY),
    .WDATA(s_axi_ctrl_WDATA),
    .WSTRB(s_axi_ctrl_WSTRB),
    .ARVALID(s_axi_ctrl_ARVALID),
    .ARREADY(s_axi_ctrl_ARREADY),
    .ARADDR(s_axi_ctrl_ARADDR),
    .RVALID(s_axi_ctrl_RVALID),
    .RREADY(s_axi_ctrl_RREADY),
    .RDATA(s_axi_ctrl_RDATA),
    .RRESP(s_axi_ctrl_RRESP),
    .BVALID(s_axi_ctrl_BVALID),
    .BREADY(s_axi_ctrl_BREADY),
    .BRESP(s_axi_ctrl_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .pyr_data_ptr(pyr_data_ptr),
    .ref_patch_with_border_ptr(ref_patch_with_border_ptr),
    .cur_px_estimate_ptr(cur_px_estimate_ptr),
    .inv_out(inv_out)
);

batch_align2D_param_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_PARAM_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_PARAM_DATA_WIDTH ))
batch_align2D_param_s_axi_U(
    .AWVALID(s_axi_param_AWVALID),
    .AWREADY(s_axi_param_AWREADY),
    .AWADDR(s_axi_param_AWADDR),
    .WVALID(s_axi_param_WVALID),
    .WREADY(s_axi_param_WREADY),
    .WDATA(s_axi_param_WDATA),
    .WSTRB(s_axi_param_WSTRB),
    .ARVALID(s_axi_param_ARVALID),
    .ARREADY(s_axi_param_ARREADY),
    .ARADDR(s_axi_param_ARADDR),
    .RVALID(s_axi_param_RVALID),
    .RREADY(s_axi_param_RREADY),
    .RDATA(s_axi_param_RDATA),
    .RRESP(s_axi_param_RRESP),
    .BVALID(s_axi_param_BVALID),
    .BREADY(s_axi_param_BREADY),
    .BRESP(s_axi_param_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .img_w(img_w),
    .img_h(img_h),
    .levels(levels),
    .converged(64'd0),
    .converged_ap_vld(converged_ap_vld),
    .n_iter(n_iter),
    .transfer_pyr(transfer_pyr)
);

batch_align2D_pyr_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_PYR_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_PYR_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_PYR_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_PYR_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_PYR_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_PYR_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_PYR_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_PYR_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_PYR_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_PYR_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_PYR_CACHE_VALUE ))
batch_align2D_pyr_m_axi_U(
    .AWVALID(m_axi_pyr_AWVALID),
    .AWREADY(m_axi_pyr_AWREADY),
    .AWADDR(m_axi_pyr_AWADDR),
    .AWID(m_axi_pyr_AWID),
    .AWLEN(m_axi_pyr_AWLEN),
    .AWSIZE(m_axi_pyr_AWSIZE),
    .AWBURST(m_axi_pyr_AWBURST),
    .AWLOCK(m_axi_pyr_AWLOCK),
    .AWCACHE(m_axi_pyr_AWCACHE),
    .AWPROT(m_axi_pyr_AWPROT),
    .AWQOS(m_axi_pyr_AWQOS),
    .AWREGION(m_axi_pyr_AWREGION),
    .AWUSER(m_axi_pyr_AWUSER),
    .WVALID(m_axi_pyr_WVALID),
    .WREADY(m_axi_pyr_WREADY),
    .WDATA(m_axi_pyr_WDATA),
    .WSTRB(m_axi_pyr_WSTRB),
    .WLAST(m_axi_pyr_WLAST),
    .WID(m_axi_pyr_WID),
    .WUSER(m_axi_pyr_WUSER),
    .ARVALID(m_axi_pyr_ARVALID),
    .ARREADY(m_axi_pyr_ARREADY),
    .ARADDR(m_axi_pyr_ARADDR),
    .ARID(m_axi_pyr_ARID),
    .ARLEN(m_axi_pyr_ARLEN),
    .ARSIZE(m_axi_pyr_ARSIZE),
    .ARBURST(m_axi_pyr_ARBURST),
    .ARLOCK(m_axi_pyr_ARLOCK),
    .ARCACHE(m_axi_pyr_ARCACHE),
    .ARPROT(m_axi_pyr_ARPROT),
    .ARQOS(m_axi_pyr_ARQOS),
    .ARREGION(m_axi_pyr_ARREGION),
    .ARUSER(m_axi_pyr_ARUSER),
    .RVALID(m_axi_pyr_RVALID),
    .RREADY(m_axi_pyr_RREADY),
    .RDATA(m_axi_pyr_RDATA),
    .RLAST(m_axi_pyr_RLAST),
    .RID(m_axi_pyr_RID),
    .RUSER(m_axi_pyr_RUSER),
    .RRESP(m_axi_pyr_RRESP),
    .BVALID(m_axi_pyr_BVALID),
    .BREADY(m_axi_pyr_BREADY),
    .BRESP(m_axi_pyr_BRESP),
    .BID(m_axi_pyr_BID),
    .BUSER(m_axi_pyr_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(pyr_ARVALID),
    .I_ARREADY(pyr_ARREADY),
    .I_ARADDR(pyr_addr_reg_19772),
    .I_ARID(1'd0),
    .I_ARLEN(32'd473760),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(pyr_RVALID),
    .I_RREADY(pyr_RREADY),
    .I_RDATA(pyr_RDATA),
    .I_RID(pyr_RID),
    .I_RUSER(pyr_RUSER),
    .I_RRESP(pyr_RRESP),
    .I_RLAST(pyr_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(pyr_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(pyr_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(pyr_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(pyr_BRESP),
    .I_BID(pyr_BID),
    .I_BUSER(pyr_BUSER)
);

batch_align2D_patches_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_PATCHES_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_PATCHES_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_PATCHES_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_PATCHES_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_PATCHES_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_PATCHES_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_PATCHES_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_PATCHES_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_PATCHES_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_PATCHES_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_PATCHES_CACHE_VALUE ))
batch_align2D_patches_m_axi_U(
    .AWVALID(m_axi_patches_AWVALID),
    .AWREADY(m_axi_patches_AWREADY),
    .AWADDR(m_axi_patches_AWADDR),
    .AWID(m_axi_patches_AWID),
    .AWLEN(m_axi_patches_AWLEN),
    .AWSIZE(m_axi_patches_AWSIZE),
    .AWBURST(m_axi_patches_AWBURST),
    .AWLOCK(m_axi_patches_AWLOCK),
    .AWCACHE(m_axi_patches_AWCACHE),
    .AWPROT(m_axi_patches_AWPROT),
    .AWQOS(m_axi_patches_AWQOS),
    .AWREGION(m_axi_patches_AWREGION),
    .AWUSER(m_axi_patches_AWUSER),
    .WVALID(m_axi_patches_WVALID),
    .WREADY(m_axi_patches_WREADY),
    .WDATA(m_axi_patches_WDATA),
    .WSTRB(m_axi_patches_WSTRB),
    .WLAST(m_axi_patches_WLAST),
    .WID(m_axi_patches_WID),
    .WUSER(m_axi_patches_WUSER),
    .ARVALID(m_axi_patches_ARVALID),
    .ARREADY(m_axi_patches_ARREADY),
    .ARADDR(m_axi_patches_ARADDR),
    .ARID(m_axi_patches_ARID),
    .ARLEN(m_axi_patches_ARLEN),
    .ARSIZE(m_axi_patches_ARSIZE),
    .ARBURST(m_axi_patches_ARBURST),
    .ARLOCK(m_axi_patches_ARLOCK),
    .ARCACHE(m_axi_patches_ARCACHE),
    .ARPROT(m_axi_patches_ARPROT),
    .ARQOS(m_axi_patches_ARQOS),
    .ARREGION(m_axi_patches_ARREGION),
    .ARUSER(m_axi_patches_ARUSER),
    .RVALID(m_axi_patches_RVALID),
    .RREADY(m_axi_patches_RREADY),
    .RDATA(m_axi_patches_RDATA),
    .RLAST(m_axi_patches_RLAST),
    .RID(m_axi_patches_RID),
    .RUSER(m_axi_patches_RUSER),
    .RRESP(m_axi_patches_RRESP),
    .BVALID(m_axi_patches_BVALID),
    .BREADY(m_axi_patches_BREADY),
    .BRESP(m_axi_patches_BRESP),
    .BID(m_axi_patches_BID),
    .BUSER(m_axi_patches_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(patches_ARVALID),
    .I_ARREADY(patches_ARREADY),
    .I_ARADDR(patches_addr_reg_19766),
    .I_ARID(1'd0),
    .I_ARLEN(32'd400),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(patches_RVALID),
    .I_RREADY(patches_RREADY),
    .I_RDATA(patches_RDATA),
    .I_RID(patches_RID),
    .I_RUSER(patches_RUSER),
    .I_RRESP(patches_RRESP),
    .I_RLAST(patches_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(patches_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(patches_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(patches_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(patches_BRESP),
    .I_BID(patches_BID),
    .I_BUSER(patches_BUSER)
);

batch_align2D_pos_r_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_POS_R_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_POS_R_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_POS_R_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_POS_R_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_POS_R_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_POS_R_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_POS_R_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_POS_R_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_POS_R_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_POS_R_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_POS_R_CACHE_VALUE ))
batch_align2D_pos_r_m_axi_U(
    .AWVALID(m_axi_pos_r_AWVALID),
    .AWREADY(m_axi_pos_r_AWREADY),
    .AWADDR(m_axi_pos_r_AWADDR),
    .AWID(m_axi_pos_r_AWID),
    .AWLEN(m_axi_pos_r_AWLEN),
    .AWSIZE(m_axi_pos_r_AWSIZE),
    .AWBURST(m_axi_pos_r_AWBURST),
    .AWLOCK(m_axi_pos_r_AWLOCK),
    .AWCACHE(m_axi_pos_r_AWCACHE),
    .AWPROT(m_axi_pos_r_AWPROT),
    .AWQOS(m_axi_pos_r_AWQOS),
    .AWREGION(m_axi_pos_r_AWREGION),
    .AWUSER(m_axi_pos_r_AWUSER),
    .WVALID(m_axi_pos_r_WVALID),
    .WREADY(m_axi_pos_r_WREADY),
    .WDATA(m_axi_pos_r_WDATA),
    .WSTRB(m_axi_pos_r_WSTRB),
    .WLAST(m_axi_pos_r_WLAST),
    .WID(m_axi_pos_r_WID),
    .WUSER(m_axi_pos_r_WUSER),
    .ARVALID(m_axi_pos_r_ARVALID),
    .ARREADY(m_axi_pos_r_ARREADY),
    .ARADDR(m_axi_pos_r_ARADDR),
    .ARID(m_axi_pos_r_ARID),
    .ARLEN(m_axi_pos_r_ARLEN),
    .ARSIZE(m_axi_pos_r_ARSIZE),
    .ARBURST(m_axi_pos_r_ARBURST),
    .ARLOCK(m_axi_pos_r_ARLOCK),
    .ARCACHE(m_axi_pos_r_ARCACHE),
    .ARPROT(m_axi_pos_r_ARPROT),
    .ARQOS(m_axi_pos_r_ARQOS),
    .ARREGION(m_axi_pos_r_ARREGION),
    .ARUSER(m_axi_pos_r_ARUSER),
    .RVALID(m_axi_pos_r_RVALID),
    .RREADY(m_axi_pos_r_RREADY),
    .RDATA(m_axi_pos_r_RDATA),
    .RLAST(m_axi_pos_r_RLAST),
    .RID(m_axi_pos_r_RID),
    .RUSER(m_axi_pos_r_RUSER),
    .RRESP(m_axi_pos_r_RRESP),
    .BVALID(m_axi_pos_r_BVALID),
    .BREADY(m_axi_pos_r_BREADY),
    .BRESP(m_axi_pos_r_BRESP),
    .BID(m_axi_pos_r_BID),
    .BUSER(m_axi_pos_r_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(pos_r_ARVALID),
    .I_ARREADY(pos_r_ARREADY),
    .I_ARADDR(pos_addr_reg_19758),
    .I_ARID(1'd0),
    .I_ARLEN(32'd8),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(pos_r_RVALID),
    .I_RREADY(pos_r_RREADY),
    .I_RDATA(pos_r_RDATA),
    .I_RID(pos_r_RID),
    .I_RUSER(pos_r_RUSER),
    .I_RRESP(pos_r_RRESP),
    .I_RLAST(pos_r_RLAST),
    .I_AWVALID(pos_r_AWVALID),
    .I_AWREADY(pos_r_AWREADY),
    .I_AWADDR(pos_r_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(pos_r_AWLEN),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(pos_r_WVALID),
    .I_WREADY(pos_r_WREADY),
    .I_WDATA(pos_r_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(pos_r_BVALID),
    .I_BREADY(pos_r_BREADY),
    .I_BRESP(pos_r_BRESP),
    .I_BID(pos_r_BID),
    .I_BUSER(pos_r_BUSER)
);

batch_align2D_debug_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_DEBUG_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_DEBUG_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_DEBUG_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_DEBUG_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_DEBUG_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_DEBUG_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_DEBUG_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_DEBUG_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_DEBUG_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_DEBUG_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_DEBUG_CACHE_VALUE ))
batch_align2D_debug_m_axi_U(
    .AWVALID(m_axi_debug_AWVALID),
    .AWREADY(m_axi_debug_AWREADY),
    .AWADDR(m_axi_debug_AWADDR),
    .AWID(m_axi_debug_AWID),
    .AWLEN(m_axi_debug_AWLEN),
    .AWSIZE(m_axi_debug_AWSIZE),
    .AWBURST(m_axi_debug_AWBURST),
    .AWLOCK(m_axi_debug_AWLOCK),
    .AWCACHE(m_axi_debug_AWCACHE),
    .AWPROT(m_axi_debug_AWPROT),
    .AWQOS(m_axi_debug_AWQOS),
    .AWREGION(m_axi_debug_AWREGION),
    .AWUSER(m_axi_debug_AWUSER),
    .WVALID(m_axi_debug_WVALID),
    .WREADY(m_axi_debug_WREADY),
    .WDATA(m_axi_debug_WDATA),
    .WSTRB(m_axi_debug_WSTRB),
    .WLAST(m_axi_debug_WLAST),
    .WID(m_axi_debug_WID),
    .WUSER(m_axi_debug_WUSER),
    .ARVALID(m_axi_debug_ARVALID),
    .ARREADY(m_axi_debug_ARREADY),
    .ARADDR(m_axi_debug_ARADDR),
    .ARID(m_axi_debug_ARID),
    .ARLEN(m_axi_debug_ARLEN),
    .ARSIZE(m_axi_debug_ARSIZE),
    .ARBURST(m_axi_debug_ARBURST),
    .ARLOCK(m_axi_debug_ARLOCK),
    .ARCACHE(m_axi_debug_ARCACHE),
    .ARPROT(m_axi_debug_ARPROT),
    .ARQOS(m_axi_debug_ARQOS),
    .ARREGION(m_axi_debug_ARREGION),
    .ARUSER(m_axi_debug_ARUSER),
    .RVALID(m_axi_debug_RVALID),
    .RREADY(m_axi_debug_RREADY),
    .RDATA(m_axi_debug_RDATA),
    .RLAST(m_axi_debug_RLAST),
    .RID(m_axi_debug_RID),
    .RUSER(m_axi_debug_RUSER),
    .RRESP(m_axi_debug_RRESP),
    .BVALID(m_axi_debug_BVALID),
    .BREADY(m_axi_debug_BREADY),
    .BRESP(m_axi_debug_BRESP),
    .BID(m_axi_debug_BID),
    .BUSER(m_axi_debug_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(debug_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(debug_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(debug_RDATA),
    .I_RID(debug_RID),
    .I_RUSER(debug_RUSER),
    .I_RRESP(debug_RRESP),
    .I_RLAST(debug_RLAST),
    .I_AWVALID(debug_AWVALID),
    .I_AWREADY(debug_AWREADY),
    .I_AWADDR(debug_addr_reg_19745),
    .I_AWID(1'd0),
    .I_AWLEN(32'd36),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(debug_WVALID),
    .I_WREADY(debug_WREADY),
    .I_WDATA(tmp_480_reg_28491),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(debug_BVALID),
    .I_BREADY(debug_BREADY),
    .I_BRESP(debug_BRESP),
    .I_BID(debug_BID),
    .I_BUSER(debug_BUSER)
);

compute_inverse_hess_3 grp_compute_inverse_hess_3_fu_4698(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_inverse_hess_3_fu_4698_ap_start),
    .ap_done(grp_compute_inverse_hess_3_fu_4698_ap_done),
    .ap_idle(grp_compute_inverse_hess_3_fu_4698_ap_idle),
    .ap_ready(grp_compute_inverse_hess_3_fu_4698_ap_ready),
    .p_read(ref_patch_with_borde_800_fu_4442),
    .p_read1(ref_patch_with_borde_801_fu_4438),
    .p_read2(ref_patch_with_borde_802_fu_4434),
    .p_read3(ref_patch_with_borde_803_fu_4430),
    .p_read4(ref_patch_with_borde_804_fu_4426),
    .p_read5(ref_patch_with_borde_805_fu_4422),
    .p_read6(ref_patch_with_borde_806_fu_4418),
    .p_read7(ref_patch_with_borde_807_fu_4414),
    .p_read8(ref_patch_with_borde_808_fu_4410),
    .p_read9(ref_patch_with_borde_809_fu_4406),
    .p_read10(ref_patch_with_borde_810_fu_4402),
    .p_read11(ref_patch_with_borde_811_fu_4398),
    .p_read12(ref_patch_with_borde_812_fu_4394),
    .p_read13(ref_patch_with_borde_813_fu_4390),
    .p_read14(ref_patch_with_borde_814_fu_4386),
    .p_read15(ref_patch_with_borde_815_fu_4382),
    .p_read16(ref_patch_with_borde_816_fu_4378),
    .p_read17(ref_patch_with_borde_817_fu_4374),
    .p_read18(ref_patch_with_borde_818_fu_4370),
    .p_read19(ref_patch_with_borde_819_fu_4366),
    .p_read20(ref_patch_with_borde_820_fu_4362),
    .p_read21(ref_patch_with_borde_821_fu_4358),
    .p_read22(ref_patch_with_borde_822_fu_4354),
    .p_read23(ref_patch_with_borde_823_fu_4350),
    .p_read24(ref_patch_with_borde_824_fu_4346),
    .p_read25(ref_patch_with_borde_825_fu_4342),
    .p_read26(ref_patch_with_borde_826_fu_4338),
    .p_read27(ref_patch_with_borde_827_fu_4334),
    .p_read28(ref_patch_with_borde_828_fu_4330),
    .p_read29(ref_patch_with_borde_829_fu_4326),
    .p_read30(ref_patch_with_borde_830_fu_4322),
    .p_read31(ref_patch_with_borde_831_fu_4318),
    .p_read32(ref_patch_with_borde_832_fu_4314),
    .p_read33(ref_patch_with_borde_833_fu_4310),
    .p_read34(ref_patch_with_borde_834_fu_4306),
    .p_read35(ref_patch_with_borde_835_fu_4302),
    .p_read36(ref_patch_with_borde_836_fu_4298),
    .p_read37(ref_patch_with_borde_837_fu_4294),
    .p_read38(ref_patch_with_borde_838_fu_4290),
    .p_read39(ref_patch_with_borde_839_fu_4286),
    .p_read40(ref_patch_with_borde_840_fu_4282),
    .p_read41(ref_patch_with_borde_841_fu_4278),
    .p_read42(ref_patch_with_borde_842_fu_4274),
    .p_read43(ref_patch_with_borde_843_fu_4270),
    .p_read44(ref_patch_with_borde_844_fu_4266),
    .p_read45(ref_patch_with_borde_845_fu_4262),
    .p_read46(ref_patch_with_borde_846_fu_4258),
    .p_read47(ref_patch_with_borde_847_fu_4254),
    .p_read48(ref_patch_with_borde_848_fu_4250),
    .p_read49(ref_patch_with_borde_849_fu_4246),
    .p_read50(ref_patch_with_borde_850_fu_4242),
    .p_read51(ref_patch_with_borde_851_fu_4238),
    .p_read52(ref_patch_with_borde_852_fu_4234),
    .p_read53(ref_patch_with_borde_853_fu_4230),
    .p_read54(ref_patch_with_borde_854_fu_4226),
    .p_read55(ref_patch_with_borde_855_fu_4222),
    .p_read56(ref_patch_with_borde_856_fu_4218),
    .p_read57(ref_patch_with_borde_857_fu_4214),
    .p_read58(ref_patch_with_borde_858_fu_4210),
    .p_read59(ref_patch_with_borde_859_fu_4206),
    .p_read60(ref_patch_with_borde_860_fu_4202),
    .p_read61(ref_patch_with_borde_861_fu_4198),
    .p_read62(ref_patch_with_borde_862_fu_4194),
    .p_read63(ref_patch_with_borde_863_fu_4190),
    .p_read64(ref_patch_with_borde_864_fu_4186),
    .p_read65(ref_patch_with_borde_865_fu_4182),
    .p_read66(ref_patch_with_borde_866_fu_4178),
    .p_read67(ref_patch_with_borde_867_fu_4174),
    .p_read68(ref_patch_with_borde_868_fu_4170),
    .p_read69(ref_patch_with_borde_869_fu_4166),
    .p_read70(ref_patch_with_borde_870_fu_4162),
    .p_read71(ref_patch_with_borde_871_fu_4158),
    .p_read72(ref_patch_with_borde_872_fu_4154),
    .p_read73(ref_patch_with_borde_873_fu_4150),
    .p_read74(ref_patch_with_borde_874_fu_4146),
    .p_read75(ref_patch_with_borde_875_fu_4142),
    .p_read76(ref_patch_with_borde_876_fu_4138),
    .p_read77(ref_patch_with_borde_877_fu_4134),
    .p_read78(ref_patch_with_borde_878_fu_4130),
    .p_read79(ref_patch_with_borde_879_fu_4126),
    .p_read80(ref_patch_with_borde_880_fu_4122),
    .p_read81(ref_patch_with_borde_881_fu_4118),
    .p_read82(ref_patch_with_borde_882_fu_4114),
    .p_read83(ref_patch_with_borde_883_fu_4110),
    .p_read84(ref_patch_with_borde_884_fu_4106),
    .p_read85(ref_patch_with_borde_885_fu_4102),
    .p_read86(ref_patch_with_borde_886_fu_4098),
    .p_read87(ref_patch_with_borde_887_fu_4094),
    .p_read88(ref_patch_with_borde_888_fu_4090),
    .p_read89(ref_patch_with_borde_889_fu_4086),
    .p_read90(ref_patch_with_borde_890_fu_4082),
    .p_read91(ref_patch_with_borde_891_fu_4078),
    .p_read92(ref_patch_with_borde_892_fu_4074),
    .p_read93(ref_patch_with_borde_893_fu_4070),
    .p_read94(ref_patch_with_borde_894_fu_4066),
    .p_read95(ref_patch_with_borde_895_fu_4062),
    .p_read96(ref_patch_with_borde_896_fu_4058),
    .p_read97(ref_patch_with_borde_897_fu_4054),
    .p_read98(ref_patch_with_borde_898_fu_4050),
    .p_read99(ref_patch_with_borde_899_fu_4046),
    .ap_return_0(grp_compute_inverse_hess_3_fu_4698_ap_return_0),
    .ap_return_1(grp_compute_inverse_hess_3_fu_4698_ap_return_1),
    .ap_return_2(grp_compute_inverse_hess_3_fu_4698_ap_return_2),
    .ap_return_3(grp_compute_inverse_hess_3_fu_4698_ap_return_3),
    .ap_return_4(grp_compute_inverse_hess_3_fu_4698_ap_return_4),
    .ap_return_5(grp_compute_inverse_hess_3_fu_4698_ap_return_5),
    .ap_return_6(grp_compute_inverse_hess_3_fu_4698_ap_return_6),
    .ap_return_7(grp_compute_inverse_hess_3_fu_4698_ap_return_7),
    .ap_return_8(grp_compute_inverse_hess_3_fu_4698_ap_return_8)
);

compute_inverse_hess_2 grp_compute_inverse_hess_2_fu_4802(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_inverse_hess_2_fu_4802_ap_start),
    .ap_done(grp_compute_inverse_hess_2_fu_4802_ap_done),
    .ap_idle(grp_compute_inverse_hess_2_fu_4802_ap_idle),
    .ap_ready(grp_compute_inverse_hess_2_fu_4802_ap_ready),
    .p_read(ref_patch_with_borde_900_fu_4042),
    .p_read1(ref_patch_with_borde_901_fu_4038),
    .p_read2(ref_patch_with_borde_902_fu_4034),
    .p_read3(ref_patch_with_borde_903_fu_4030),
    .p_read4(ref_patch_with_borde_904_fu_4026),
    .p_read5(ref_patch_with_borde_905_fu_4022),
    .p_read6(ref_patch_with_borde_906_fu_4018),
    .p_read7(ref_patch_with_borde_907_fu_4014),
    .p_read8(ref_patch_with_borde_908_fu_4010),
    .p_read9(ref_patch_with_borde_909_fu_4006),
    .p_read10(ref_patch_with_borde_910_fu_4002),
    .p_read11(ref_patch_with_borde_911_fu_3998),
    .p_read12(ref_patch_with_borde_912_fu_3994),
    .p_read13(ref_patch_with_borde_913_fu_3990),
    .p_read14(ref_patch_with_borde_914_fu_3986),
    .p_read15(ref_patch_with_borde_915_fu_3982),
    .p_read16(ref_patch_with_borde_916_fu_3978),
    .p_read17(ref_patch_with_borde_917_fu_3974),
    .p_read18(ref_patch_with_borde_918_fu_3970),
    .p_read19(ref_patch_with_borde_919_fu_3966),
    .p_read20(ref_patch_with_borde_920_fu_3962),
    .p_read21(ref_patch_with_borde_921_fu_3958),
    .p_read22(ref_patch_with_borde_922_fu_3954),
    .p_read23(ref_patch_with_borde_923_fu_3950),
    .p_read24(ref_patch_with_borde_924_fu_3946),
    .p_read25(ref_patch_with_borde_925_fu_3942),
    .p_read26(ref_patch_with_borde_926_fu_3938),
    .p_read27(ref_patch_with_borde_927_fu_3934),
    .p_read28(ref_patch_with_borde_928_fu_3930),
    .p_read29(ref_patch_with_borde_929_fu_3926),
    .p_read30(ref_patch_with_borde_930_fu_3922),
    .p_read31(ref_patch_with_borde_931_fu_3918),
    .p_read32(ref_patch_with_borde_932_fu_3914),
    .p_read33(ref_patch_with_borde_933_fu_3910),
    .p_read34(ref_patch_with_borde_934_fu_3906),
    .p_read35(ref_patch_with_borde_935_fu_3902),
    .p_read36(ref_patch_with_borde_936_fu_3898),
    .p_read37(ref_patch_with_borde_937_fu_3894),
    .p_read38(ref_patch_with_borde_938_fu_3890),
    .p_read39(ref_patch_with_borde_939_fu_3886),
    .p_read40(ref_patch_with_borde_940_fu_3882),
    .p_read41(ref_patch_with_borde_941_fu_3878),
    .p_read42(ref_patch_with_borde_942_fu_3874),
    .p_read43(ref_patch_with_borde_943_fu_3870),
    .p_read44(ref_patch_with_borde_944_fu_3866),
    .p_read45(ref_patch_with_borde_945_fu_3862),
    .p_read46(ref_patch_with_borde_946_fu_3858),
    .p_read47(ref_patch_with_borde_947_fu_3854),
    .p_read48(ref_patch_with_borde_948_fu_3850),
    .p_read49(ref_patch_with_borde_949_fu_3846),
    .p_read50(ref_patch_with_borde_950_fu_3842),
    .p_read51(ref_patch_with_borde_951_fu_3838),
    .p_read52(ref_patch_with_borde_952_fu_3834),
    .p_read53(ref_patch_with_borde_953_fu_3830),
    .p_read54(ref_patch_with_borde_954_fu_3826),
    .p_read55(ref_patch_with_borde_955_fu_3822),
    .p_read56(ref_patch_with_borde_956_fu_3818),
    .p_read57(ref_patch_with_borde_957_fu_3814),
    .p_read58(ref_patch_with_borde_958_fu_3810),
    .p_read59(ref_patch_with_borde_959_fu_3806),
    .p_read60(ref_patch_with_borde_960_fu_3802),
    .p_read61(ref_patch_with_borde_961_fu_3798),
    .p_read62(ref_patch_with_borde_962_fu_3794),
    .p_read63(ref_patch_with_borde_963_fu_3790),
    .p_read64(ref_patch_with_borde_964_fu_3786),
    .p_read65(ref_patch_with_borde_965_fu_3782),
    .p_read66(ref_patch_with_borde_966_fu_3778),
    .p_read67(ref_patch_with_borde_967_fu_3774),
    .p_read68(ref_patch_with_borde_968_fu_3770),
    .p_read69(ref_patch_with_borde_969_fu_3766),
    .p_read70(ref_patch_with_borde_970_fu_3762),
    .p_read71(ref_patch_with_borde_971_fu_3758),
    .p_read72(ref_patch_with_borde_972_fu_3754),
    .p_read73(ref_patch_with_borde_973_fu_3750),
    .p_read74(ref_patch_with_borde_974_fu_3746),
    .p_read75(ref_patch_with_borde_975_fu_3742),
    .p_read76(ref_patch_with_borde_976_fu_3738),
    .p_read77(ref_patch_with_borde_977_fu_3734),
    .p_read78(ref_patch_with_borde_978_fu_3730),
    .p_read79(ref_patch_with_borde_979_fu_3726),
    .p_read80(ref_patch_with_borde_980_fu_3722),
    .p_read81(ref_patch_with_borde_981_fu_3718),
    .p_read82(ref_patch_with_borde_982_fu_3714),
    .p_read83(ref_patch_with_borde_983_fu_3710),
    .p_read84(ref_patch_with_borde_984_fu_3706),
    .p_read85(ref_patch_with_borde_985_fu_3702),
    .p_read86(ref_patch_with_borde_986_fu_3698),
    .p_read87(ref_patch_with_borde_987_fu_3694),
    .p_read88(ref_patch_with_borde_988_fu_3690),
    .p_read89(ref_patch_with_borde_989_fu_3686),
    .p_read90(ref_patch_with_borde_990_fu_3682),
    .p_read91(ref_patch_with_borde_991_fu_3678),
    .p_read92(ref_patch_with_borde_992_fu_3674),
    .p_read93(ref_patch_with_borde_993_fu_3670),
    .p_read94(ref_patch_with_borde_994_fu_3666),
    .p_read95(ref_patch_with_borde_995_fu_3662),
    .p_read96(ref_patch_with_borde_996_fu_3658),
    .p_read97(ref_patch_with_borde_997_fu_3654),
    .p_read98(ref_patch_with_borde_998_fu_3650),
    .p_read99(ref_patch_with_borde_999_fu_3646),
    .ap_return_0(grp_compute_inverse_hess_2_fu_4802_ap_return_0),
    .ap_return_1(grp_compute_inverse_hess_2_fu_4802_ap_return_1),
    .ap_return_2(grp_compute_inverse_hess_2_fu_4802_ap_return_2),
    .ap_return_3(grp_compute_inverse_hess_2_fu_4802_ap_return_3),
    .ap_return_4(grp_compute_inverse_hess_2_fu_4802_ap_return_4),
    .ap_return_5(grp_compute_inverse_hess_2_fu_4802_ap_return_5),
    .ap_return_6(grp_compute_inverse_hess_2_fu_4802_ap_return_6),
    .ap_return_7(grp_compute_inverse_hess_2_fu_4802_ap_return_7),
    .ap_return_8(grp_compute_inverse_hess_2_fu_4802_ap_return_8)
);

compute_inverse_hess_1 grp_compute_inverse_hess_1_fu_4906(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_inverse_hess_1_fu_4906_ap_start),
    .ap_done(grp_compute_inverse_hess_1_fu_4906_ap_done),
    .ap_idle(grp_compute_inverse_hess_1_fu_4906_ap_idle),
    .ap_ready(grp_compute_inverse_hess_1_fu_4906_ap_ready),
    .p_read(ref_patch_with_borde_1000_fu_3642),
    .p_read1(ref_patch_with_borde_1001_fu_3638),
    .p_read2(ref_patch_with_borde_1002_fu_3634),
    .p_read3(ref_patch_with_borde_1003_fu_3630),
    .p_read4(ref_patch_with_borde_1004_fu_3626),
    .p_read5(ref_patch_with_borde_1005_fu_3622),
    .p_read6(ref_patch_with_borde_1006_fu_3618),
    .p_read7(ref_patch_with_borde_1007_fu_3614),
    .p_read8(ref_patch_with_borde_1008_fu_3610),
    .p_read9(ref_patch_with_borde_1009_fu_3606),
    .p_read10(ref_patch_with_borde_1010_fu_3602),
    .p_read11(ref_patch_with_borde_1011_fu_3598),
    .p_read12(ref_patch_with_borde_1012_fu_3594),
    .p_read13(ref_patch_with_borde_1013_fu_3590),
    .p_read14(ref_patch_with_borde_1014_fu_3586),
    .p_read15(ref_patch_with_borde_1015_fu_3582),
    .p_read16(ref_patch_with_borde_1016_fu_3578),
    .p_read17(ref_patch_with_borde_1017_fu_3574),
    .p_read18(ref_patch_with_borde_1018_fu_3570),
    .p_read19(ref_patch_with_borde_1019_fu_3566),
    .p_read20(ref_patch_with_borde_1020_fu_3562),
    .p_read21(ref_patch_with_borde_1021_fu_3558),
    .p_read22(ref_patch_with_borde_1022_fu_3554),
    .p_read23(ref_patch_with_borde_1023_fu_3550),
    .p_read24(ref_patch_with_borde_1024_fu_3546),
    .p_read25(ref_patch_with_borde_1025_fu_3542),
    .p_read26(ref_patch_with_borde_1026_fu_3538),
    .p_read27(ref_patch_with_borde_1027_fu_3534),
    .p_read28(ref_patch_with_borde_1028_fu_3530),
    .p_read29(ref_patch_with_borde_1029_fu_3526),
    .p_read30(ref_patch_with_borde_1030_fu_3522),
    .p_read31(ref_patch_with_borde_1031_fu_3518),
    .p_read32(ref_patch_with_borde_1032_fu_3514),
    .p_read33(ref_patch_with_borde_1033_fu_3510),
    .p_read34(ref_patch_with_borde_1034_fu_3506),
    .p_read35(ref_patch_with_borde_1035_fu_3502),
    .p_read36(ref_patch_with_borde_1036_fu_3498),
    .p_read37(ref_patch_with_borde_1037_fu_3494),
    .p_read38(ref_patch_with_borde_1038_fu_3490),
    .p_read39(ref_patch_with_borde_1039_fu_3486),
    .p_read40(ref_patch_with_borde_1040_fu_3482),
    .p_read41(ref_patch_with_borde_1041_fu_3478),
    .p_read42(ref_patch_with_borde_1042_fu_3474),
    .p_read43(ref_patch_with_borde_1043_fu_3470),
    .p_read44(ref_patch_with_borde_1044_fu_3466),
    .p_read45(ref_patch_with_borde_1045_fu_3462),
    .p_read46(ref_patch_with_borde_1046_fu_3458),
    .p_read47(ref_patch_with_borde_1047_fu_3454),
    .p_read48(ref_patch_with_borde_1048_fu_3450),
    .p_read49(ref_patch_with_borde_1049_fu_3446),
    .p_read50(ref_patch_with_borde_1050_fu_3442),
    .p_read51(ref_patch_with_borde_1051_fu_3438),
    .p_read52(ref_patch_with_borde_1052_fu_3434),
    .p_read53(ref_patch_with_borde_1053_fu_3430),
    .p_read54(ref_patch_with_borde_1054_fu_3426),
    .p_read55(ref_patch_with_borde_1055_fu_3422),
    .p_read56(ref_patch_with_borde_1056_fu_3418),
    .p_read57(ref_patch_with_borde_1057_fu_3414),
    .p_read58(ref_patch_with_borde_1058_fu_3410),
    .p_read59(ref_patch_with_borde_1059_fu_3406),
    .p_read60(ref_patch_with_borde_1060_fu_3402),
    .p_read61(ref_patch_with_borde_1061_fu_3398),
    .p_read62(ref_patch_with_borde_1062_fu_3394),
    .p_read63(ref_patch_with_borde_1063_fu_3390),
    .p_read64(ref_patch_with_borde_1064_fu_3386),
    .p_read65(ref_patch_with_borde_1065_fu_3382),
    .p_read66(ref_patch_with_borde_1066_fu_3378),
    .p_read67(ref_patch_with_borde_1067_fu_3374),
    .p_read68(ref_patch_with_borde_1068_fu_3370),
    .p_read69(ref_patch_with_borde_1069_fu_3366),
    .p_read70(ref_patch_with_borde_1070_fu_3362),
    .p_read71(ref_patch_with_borde_1071_fu_3358),
    .p_read72(ref_patch_with_borde_1072_fu_3354),
    .p_read73(ref_patch_with_borde_1073_fu_3350),
    .p_read74(ref_patch_with_borde_1074_fu_3346),
    .p_read75(ref_patch_with_borde_1075_fu_3342),
    .p_read76(ref_patch_with_borde_1076_fu_3338),
    .p_read77(ref_patch_with_borde_1077_fu_3334),
    .p_read78(ref_patch_with_borde_1078_fu_3330),
    .p_read79(ref_patch_with_borde_1079_fu_3326),
    .p_read80(ref_patch_with_borde_1080_fu_3322),
    .p_read81(ref_patch_with_borde_1081_fu_3318),
    .p_read82(ref_patch_with_borde_1082_fu_3314),
    .p_read83(ref_patch_with_borde_1083_fu_3310),
    .p_read84(ref_patch_with_borde_1084_fu_3306),
    .p_read85(ref_patch_with_borde_1085_fu_3302),
    .p_read86(ref_patch_with_borde_1086_fu_3298),
    .p_read87(ref_patch_with_borde_1087_fu_3294),
    .p_read88(ref_patch_with_borde_1088_fu_3290),
    .p_read89(ref_patch_with_borde_1089_fu_3286),
    .p_read90(ref_patch_with_borde_1090_fu_3282),
    .p_read91(ref_patch_with_borde_1091_fu_3278),
    .p_read92(ref_patch_with_borde_1092_fu_3274),
    .p_read93(ref_patch_with_borde_1093_fu_3270),
    .p_read94(ref_patch_with_borde_1094_fu_3266),
    .p_read95(ref_patch_with_borde_1095_fu_3262),
    .p_read96(ref_patch_with_borde_1096_fu_3258),
    .p_read97(ref_patch_with_borde_1097_fu_3254),
    .p_read98(ref_patch_with_borde_1098_fu_3250),
    .p_read99(ref_patch_with_borde_1099_fu_3246),
    .ap_return_0(grp_compute_inverse_hess_1_fu_4906_ap_return_0),
    .ap_return_1(grp_compute_inverse_hess_1_fu_4906_ap_return_1),
    .ap_return_2(grp_compute_inverse_hess_1_fu_4906_ap_return_2),
    .ap_return_3(grp_compute_inverse_hess_1_fu_4906_ap_return_3),
    .ap_return_4(grp_compute_inverse_hess_1_fu_4906_ap_return_4),
    .ap_return_5(grp_compute_inverse_hess_1_fu_4906_ap_return_5),
    .ap_return_6(grp_compute_inverse_hess_1_fu_4906_ap_return_6),
    .ap_return_7(grp_compute_inverse_hess_1_fu_4906_ap_return_7),
    .ap_return_8(grp_compute_inverse_hess_1_fu_4906_ap_return_8)
);

compute_inverse_hess grp_compute_inverse_hess_fu_5010(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_inverse_hess_fu_5010_ap_start),
    .ap_done(grp_compute_inverse_hess_fu_5010_ap_done),
    .ap_idle(grp_compute_inverse_hess_fu_5010_ap_idle),
    .ap_ready(grp_compute_inverse_hess_fu_5010_ap_ready),
    .p_read(ref_patch_with_borde_1100_fu_3242),
    .p_read1(ref_patch_with_borde_1101_fu_3238),
    .p_read2(ref_patch_with_borde_1102_fu_3234),
    .p_read3(ref_patch_with_borde_1103_fu_3230),
    .p_read4(ref_patch_with_borde_1104_fu_3226),
    .p_read5(ref_patch_with_borde_1105_fu_3222),
    .p_read6(ref_patch_with_borde_1106_fu_3218),
    .p_read7(ref_patch_with_borde_1107_fu_3214),
    .p_read8(ref_patch_with_borde_1108_fu_3210),
    .p_read9(ref_patch_with_borde_1109_fu_3206),
    .p_read10(ref_patch_with_borde_1110_fu_3202),
    .p_read11(ref_patch_with_borde_1111_fu_3198),
    .p_read12(ref_patch_with_borde_1112_fu_3194),
    .p_read13(ref_patch_with_borde_1113_fu_3190),
    .p_read14(ref_patch_with_borde_1114_fu_3186),
    .p_read15(ref_patch_with_borde_1115_fu_3182),
    .p_read16(ref_patch_with_borde_1116_fu_3178),
    .p_read17(ref_patch_with_borde_1117_fu_3174),
    .p_read18(ref_patch_with_borde_1118_fu_3170),
    .p_read19(ref_patch_with_borde_1119_fu_3166),
    .p_read20(ref_patch_with_borde_1120_fu_3162),
    .p_read21(ref_patch_with_borde_1121_fu_3158),
    .p_read22(ref_patch_with_borde_1122_fu_3154),
    .p_read23(ref_patch_with_borde_1123_fu_3150),
    .p_read24(ref_patch_with_borde_1124_fu_3146),
    .p_read25(ref_patch_with_borde_1125_fu_3142),
    .p_read26(ref_patch_with_borde_1126_fu_3138),
    .p_read27(ref_patch_with_borde_1127_fu_3134),
    .p_read28(ref_patch_with_borde_1128_fu_3130),
    .p_read29(ref_patch_with_borde_1129_fu_3126),
    .p_read30(ref_patch_with_borde_1130_fu_3122),
    .p_read31(ref_patch_with_borde_1131_fu_3118),
    .p_read32(ref_patch_with_borde_1132_fu_3114),
    .p_read33(ref_patch_with_borde_1133_fu_3110),
    .p_read34(ref_patch_with_borde_1134_fu_3106),
    .p_read35(ref_patch_with_borde_1135_fu_3102),
    .p_read36(ref_patch_with_borde_1136_fu_3098),
    .p_read37(ref_patch_with_borde_1137_fu_3094),
    .p_read38(ref_patch_with_borde_1138_fu_3090),
    .p_read39(ref_patch_with_borde_1139_fu_3086),
    .p_read40(ref_patch_with_borde_1140_fu_3082),
    .p_read41(ref_patch_with_borde_1141_fu_3078),
    .p_read42(ref_patch_with_borde_1142_fu_3074),
    .p_read43(ref_patch_with_borde_1143_fu_3070),
    .p_read44(ref_patch_with_borde_1144_fu_3066),
    .p_read45(ref_patch_with_borde_1145_fu_3062),
    .p_read46(ref_patch_with_borde_1146_fu_3058),
    .p_read47(ref_patch_with_borde_1147_fu_3054),
    .p_read48(ref_patch_with_borde_1148_fu_3050),
    .p_read49(ref_patch_with_borde_1149_fu_3046),
    .p_read50(ref_patch_with_borde_1150_fu_3042),
    .p_read51(ref_patch_with_borde_1151_fu_3038),
    .p_read52(ref_patch_with_borde_1152_fu_3034),
    .p_read53(ref_patch_with_borde_1153_fu_3030),
    .p_read54(ref_patch_with_borde_1154_fu_3026),
    .p_read55(ref_patch_with_borde_1155_fu_3022),
    .p_read56(ref_patch_with_borde_1156_fu_3018),
    .p_read57(ref_patch_with_borde_1157_fu_3014),
    .p_read58(ref_patch_with_borde_1158_fu_3010),
    .p_read59(ref_patch_with_borde_1159_fu_3006),
    .p_read60(ref_patch_with_borde_1160_fu_3002),
    .p_read61(ref_patch_with_borde_1161_fu_2998),
    .p_read62(ref_patch_with_borde_1162_fu_2994),
    .p_read63(ref_patch_with_borde_1163_fu_2990),
    .p_read64(ref_patch_with_borde_1164_fu_2986),
    .p_read65(ref_patch_with_borde_1165_fu_2982),
    .p_read66(ref_patch_with_borde_1166_fu_2978),
    .p_read67(ref_patch_with_borde_1167_fu_2974),
    .p_read68(ref_patch_with_borde_1168_fu_2970),
    .p_read69(ref_patch_with_borde_1169_fu_2966),
    .p_read70(ref_patch_with_borde_1170_fu_2962),
    .p_read71(ref_patch_with_borde_1171_fu_2958),
    .p_read72(ref_patch_with_borde_1172_fu_2954),
    .p_read73(ref_patch_with_borde_1173_fu_2950),
    .p_read74(ref_patch_with_borde_1174_fu_2946),
    .p_read75(ref_patch_with_borde_1175_fu_2942),
    .p_read76(ref_patch_with_borde_1176_fu_2938),
    .p_read77(ref_patch_with_borde_1177_fu_2934),
    .p_read78(ref_patch_with_borde_1178_fu_2930),
    .p_read79(ref_patch_with_borde_1179_fu_2926),
    .p_read80(ref_patch_with_borde_1180_fu_2922),
    .p_read81(ref_patch_with_borde_1181_fu_2918),
    .p_read82(ref_patch_with_borde_1182_fu_2914),
    .p_read83(ref_patch_with_borde_1183_fu_2910),
    .p_read84(ref_patch_with_borde_1184_fu_2906),
    .p_read85(ref_patch_with_borde_1185_fu_2902),
    .p_read86(ref_patch_with_borde_1186_fu_2898),
    .p_read87(ref_patch_with_borde_1187_fu_2894),
    .p_read88(ref_patch_with_borde_1188_fu_2890),
    .p_read89(ref_patch_with_borde_1189_fu_2886),
    .p_read90(ref_patch_with_borde_1190_fu_2882),
    .p_read91(ref_patch_with_borde_1191_fu_2878),
    .p_read92(ref_patch_with_borde_1192_fu_2874),
    .p_read93(ref_patch_with_borde_1193_fu_2870),
    .p_read94(ref_patch_with_borde_1194_fu_2866),
    .p_read95(ref_patch_with_borde_1195_fu_2862),
    .p_read96(ref_patch_with_borde_1196_fu_2858),
    .p_read97(ref_patch_with_borde_1197_fu_2854),
    .p_read98(ref_patch_with_borde_1198_fu_2850),
    .p_read99(ref_patch_with_borde_1199_fu_2846),
    .ap_return_0(grp_compute_inverse_hess_fu_5010_ap_return_0),
    .ap_return_1(grp_compute_inverse_hess_fu_5010_ap_return_1),
    .ap_return_2(grp_compute_inverse_hess_fu_5010_ap_return_2),
    .ap_return_3(grp_compute_inverse_hess_fu_5010_ap_return_3),
    .ap_return_4(grp_compute_inverse_hess_fu_5010_ap_return_4),
    .ap_return_5(grp_compute_inverse_hess_fu_5010_ap_return_5),
    .ap_return_6(grp_compute_inverse_hess_fu_5010_ap_return_6),
    .ap_return_7(grp_compute_inverse_hess_fu_5010_ap_return_7),
    .ap_return_8(grp_compute_inverse_hess_fu_5010_ap_return_8)
);

batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U495(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5114_p0),
    .din1(grp_fu_5114_p1),
    .ce(grp_fu_5114_ce),
    .dout(grp_fu_5114_p2)
);

batch_align2D_sitofp_32ns_32_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
batch_align2D_sitofp_32ns_32_3_1_U496(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5118_p0),
    .ce(grp_fu_5118_ce),
    .dout(grp_fu_5118_p1)
);

batch_align2D_mux_366_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
batch_align2D_mux_366_32_1_1_U497(
    .din0(H_inv_0_0_reg_28250),
    .din1(H_inv_0_1_reg_28256),
    .din2(H_inv_0_2_reg_28261),
    .din3(H_inv_0_3_reg_28266),
    .din4(H_inv_0_4_reg_28271),
    .din5(H_inv_0_5_reg_28276),
    .din6(H_inv_0_6_reg_28281),
    .din7(H_inv_0_7_reg_28286),
    .din8(H_inv_0_8_reg_28291),
    .din9(H_inv_1_0_reg_28301),
    .din10(H_inv_1_1_reg_28307),
    .din11(H_inv_1_2_reg_28312),
    .din12(H_inv_1_3_reg_28317),
    .din13(H_inv_1_4_reg_28322),
    .din14(H_inv_1_5_reg_28327),
    .din15(H_inv_1_6_reg_28332),
    .din16(H_inv_1_7_reg_28337),
    .din17(H_inv_1_8_reg_28342),
    .din18(H_inv_2_0_reg_28347),
    .din19(H_inv_2_1_reg_28353),
    .din20(H_inv_2_2_reg_28358),
    .din21(H_inv_2_3_reg_28363),
    .din22(H_inv_2_4_reg_28368),
    .din23(H_inv_2_5_reg_28373),
    .din24(H_inv_2_6_reg_28378),
    .din25(H_inv_2_7_reg_28383),
    .din26(H_inv_2_8_reg_28388),
    .din27(H_inv_3_0_reg_28398),
    .din28(H_inv_3_1_reg_28404),
    .din29(H_inv_3_2_reg_28409),
    .din30(H_inv_3_3_reg_28414),
    .din31(H_inv_3_4_reg_28419),
    .din32(H_inv_3_5_reg_28424),
    .din33(H_inv_3_6_reg_28429),
    .din34(H_inv_3_7_reg_28434),
    .din35(H_inv_3_8_reg_28439),
    .din36(indvar6_reg_4676),
    .dout(tmp_480_fu_19553_p38)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state9))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state9)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state19))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state19)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state19);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state29))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state29))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state29);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state49))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state48) & (pos_r_BVALID == 1'b1))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state49))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state49);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((1'b1 == ap_CS_fsm_state48) & (pos_r_BVALID == 1'b1))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_condition_pp4_exit_iter0_state56))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state55) & (debug_BVALID == 1'b1))) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state56))) begin
            ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state56);
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if (((1'b1 == ap_CS_fsm_state55) & (debug_BVALID == 1'b1))) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_debug_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            if ((1'b0 == ap_block_state31_io)) begin
                ap_reg_ioackin_debug_AWREADY <= 1'b0;
            end else if ((debug_AWREADY == 1'b1)) begin
                ap_reg_ioackin_debug_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_debug_WREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_8858)) begin
            if ((1'b0 == ap_block_pp3_stage0_11001)) begin
                ap_reg_ioackin_debug_WREADY <= 1'b0;
            end else if (((1'b0 == ap_block_pp3_stage0_01001) & (debug_WREADY == 1'b1))) begin
                ap_reg_ioackin_debug_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_patches_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            if ((ap_sig_ioackin_patches_ARREADY == 1'b1)) begin
                ap_reg_ioackin_patches_ARREADY <= 1'b0;
            end else if ((patches_ARREADY == 1'b1)) begin
                ap_reg_ioackin_patches_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_pos_r_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            if ((ap_sig_ioackin_pos_r_ARREADY == 1'b1)) begin
                ap_reg_ioackin_pos_r_ARREADY <= 1'b0;
            end else if ((pos_r_ARREADY == 1'b1)) begin
                ap_reg_ioackin_pos_r_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_pos_r_AWREADY <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state39) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state51) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state40) & (1'b0 == ap_block_state40_io)) | ((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31)))) begin
            ap_reg_ioackin_pos_r_AWREADY <= 1'b0;
        end else if ((((1'b1 == ap_CS_fsm_state39) & (pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state38) & (pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state51) & (pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state40) & (pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state31) & (pos_r_AWREADY == 1'b1)))) begin
            ap_reg_ioackin_pos_r_AWREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_pos_r_WREADY <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state43) & (ap_sig_ioackin_pos_r_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state42) & (ap_sig_ioackin_pos_r_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_sig_ioackin_pos_r_WREADY == 1'b1)) | ((exitcond5_reg_28496 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b1 == ap_CS_fsm_state40) & (1'b0 == ap_block_state40_io)))) begin
            ap_reg_ioackin_pos_r_WREADY <= 1'b0;
        end else if ((((1'b1 == ap_CS_fsm_state43) & (pos_r_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state42) & (pos_r_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (pos_r_WREADY == 1'b1)) | ((exitcond5_reg_28496 == 1'd0) & (1'b0 == ap_block_pp4_stage0_01001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (pos_r_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state40) & (pos_r_WREADY == 1'b1)))) begin
            ap_reg_ioackin_pos_r_WREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_pyr_ARREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((ap_sig_ioackin_pyr_ARREADY == 1'b1)) begin
                ap_reg_ioackin_pyr_ARREADY <= 1'b0;
            end else if ((pyr_ARREADY == 1'b1)) begin
                ap_reg_ioackin_pyr_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_inverse_hess_1_fu_4906_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_compute_inverse_hess_1_fu_4906_ap_start_reg <= 1'b1;
        end else if ((grp_compute_inverse_hess_1_fu_4906_ap_ready == 1'b1)) begin
            grp_compute_inverse_hess_1_fu_4906_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_inverse_hess_2_fu_4802_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_compute_inverse_hess_2_fu_4802_ap_start_reg <= 1'b1;
        end else if ((grp_compute_inverse_hess_2_fu_4802_ap_ready == 1'b1)) begin
            grp_compute_inverse_hess_2_fu_4802_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_inverse_hess_3_fu_4698_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_compute_inverse_hess_3_fu_4698_ap_start_reg <= 1'b1;
        end else if ((grp_compute_inverse_hess_3_fu_4698_ap_ready == 1'b1)) begin
            grp_compute_inverse_hess_3_fu_4698_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_inverse_hess_fu_5010_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_compute_inverse_hess_fu_5010_ap_start_reg <= 1'b1;
        end else if ((grp_compute_inverse_hess_fu_5010_ap_ready == 1'b1)) begin
            grp_compute_inverse_hess_fu_5010_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_10806_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar1_reg_4632 <= indvar_next1_fu_10812_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        indvar1_reg_4632 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        indvar3_reg_4665 <= 4'd0;
    end else if (((exitcond2_fu_14058_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar3_reg_4665 <= indvar_next2_fu_14064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (pos_r_BVALID == 1'b1))) begin
        indvar6_reg_4676 <= 6'd0;
    end else if (((exitcond4_fu_19541_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        indvar6_reg_4676 <= indvar_next3_fu_19547_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (debug_BVALID == 1'b1))) begin
        indvar8_reg_4687 <= 4'd0;
    end else if (((exitcond5_fu_19595_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        indvar8_reg_4687 <= indvar_next4_fu_19601_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_reg_4620 <= 19'd0;
    end else if (((exitcond3_reg_19778 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_reg_4620 <= indvar_next_reg_19782;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_10806_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        phi_mul_reg_4643 <= next_mul_fu_10818_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        phi_mul_reg_4643 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_10806_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        phi_urem_reg_4654 <= idx_urem_fu_10850_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        phi_urem_reg_4654 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd0) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1000_fu_3642 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1000_fu_3642 <= ref_patch_with_borde_599;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd1) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1001_fu_3638 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1001_fu_3638 <= ref_patch_with_borde_600;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd2) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1002_fu_3634 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1002_fu_3634 <= ref_patch_with_borde_611;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd3) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1003_fu_3630 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1003_fu_3630 <= ref_patch_with_borde_622;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd4) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1004_fu_3626 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1004_fu_3626 <= ref_patch_with_borde_633;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd5) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1005_fu_3622 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1005_fu_3622 <= ref_patch_with_borde_644;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd6) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1006_fu_3618 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1006_fu_3618 <= ref_patch_with_borde_655;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd7) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1007_fu_3614 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1007_fu_3614 <= ref_patch_with_borde_666;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd8) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1008_fu_3610 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1008_fu_3610 <= ref_patch_with_borde_677;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd9) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1009_fu_3606 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1009_fu_3606 <= ref_patch_with_borde_688;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd10) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1010_fu_3602 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1010_fu_3602 <= ref_patch_with_borde_601;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd11) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1011_fu_3598 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1011_fu_3598 <= ref_patch_with_borde_602;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd12) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1012_fu_3594 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1012_fu_3594 <= ref_patch_with_borde_603;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd13) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1013_fu_3590 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1013_fu_3590 <= ref_patch_with_borde_604;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd14) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1014_fu_3586 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1014_fu_3586 <= ref_patch_with_borde_605;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd15) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1015_fu_3582 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1015_fu_3582 <= ref_patch_with_borde_606;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd16) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1016_fu_3578 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1016_fu_3578 <= ref_patch_with_borde_607;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd17) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1017_fu_3574 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1017_fu_3574 <= ref_patch_with_borde_608;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd18) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1018_fu_3570 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1018_fu_3570 <= ref_patch_with_borde_609;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd19) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1019_fu_3566 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1019_fu_3566 <= ref_patch_with_borde_610;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd20) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1020_fu_3562 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1020_fu_3562 <= ref_patch_with_borde_612;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd21) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1021_fu_3558 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1021_fu_3558 <= ref_patch_with_borde_613;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd22) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1022_fu_3554 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1022_fu_3554 <= ref_patch_with_borde_614;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd23) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1023_fu_3550 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1023_fu_3550 <= ref_patch_with_borde_615;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd24) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1024_fu_3546 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1024_fu_3546 <= ref_patch_with_borde_616;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd25) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1025_fu_3542 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1025_fu_3542 <= ref_patch_with_borde_617;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd26) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1026_fu_3538 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1026_fu_3538 <= ref_patch_with_borde_618;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd27) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1027_fu_3534 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1027_fu_3534 <= ref_patch_with_borde_619;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd28) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1028_fu_3530 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1028_fu_3530 <= ref_patch_with_borde_620;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd29) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1029_fu_3526 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1029_fu_3526 <= ref_patch_with_borde_621;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd30) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1030_fu_3522 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1030_fu_3522 <= ref_patch_with_borde_623;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd31) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1031_fu_3518 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1031_fu_3518 <= ref_patch_with_borde_624;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd32) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1032_fu_3514 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1032_fu_3514 <= ref_patch_with_borde_625;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd33) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1033_fu_3510 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1033_fu_3510 <= ref_patch_with_borde_626;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd34) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1034_fu_3506 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1034_fu_3506 <= ref_patch_with_borde_627;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd35) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1035_fu_3502 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1035_fu_3502 <= ref_patch_with_borde_628;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd36) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1036_fu_3498 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1036_fu_3498 <= ref_patch_with_borde_629;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd37) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1037_fu_3494 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1037_fu_3494 <= ref_patch_with_borde_630;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd38) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1038_fu_3490 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1038_fu_3490 <= ref_patch_with_borde_631;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd39) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1039_fu_3486 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1039_fu_3486 <= ref_patch_with_borde_632;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd40) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1040_fu_3482 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1040_fu_3482 <= ref_patch_with_borde_634;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd41) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1041_fu_3478 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1041_fu_3478 <= ref_patch_with_borde_635;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd42) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1042_fu_3474 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1042_fu_3474 <= ref_patch_with_borde_636;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd43) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1043_fu_3470 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1043_fu_3470 <= ref_patch_with_borde_637;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd44) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1044_fu_3466 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1044_fu_3466 <= ref_patch_with_borde_638;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd45) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1045_fu_3462 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1045_fu_3462 <= ref_patch_with_borde_639;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd46) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1046_fu_3458 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1046_fu_3458 <= ref_patch_with_borde_640;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd47) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1047_fu_3454 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1047_fu_3454 <= ref_patch_with_borde_641;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd48) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1048_fu_3450 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1048_fu_3450 <= ref_patch_with_borde_642;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd49) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1049_fu_3446 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1049_fu_3446 <= ref_patch_with_borde_643;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd50) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1050_fu_3442 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1050_fu_3442 <= ref_patch_with_borde_645;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd51) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1051_fu_3438 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1051_fu_3438 <= ref_patch_with_borde_646;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd52) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1052_fu_3434 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1052_fu_3434 <= ref_patch_with_borde_647;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd53) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1053_fu_3430 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1053_fu_3430 <= ref_patch_with_borde_648;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd54) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1054_fu_3426 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1054_fu_3426 <= ref_patch_with_borde_649;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd55) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1055_fu_3422 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1055_fu_3422 <= ref_patch_with_borde_650;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd56) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1056_fu_3418 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1056_fu_3418 <= ref_patch_with_borde_651;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd57) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1057_fu_3414 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1057_fu_3414 <= ref_patch_with_borde_652;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd58) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1058_fu_3410 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1058_fu_3410 <= ref_patch_with_borde_653;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd59) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1059_fu_3406 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1059_fu_3406 <= ref_patch_with_borde_654;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd60) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1060_fu_3402 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1060_fu_3402 <= ref_patch_with_borde_656;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd61) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1061_fu_3398 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1061_fu_3398 <= ref_patch_with_borde_657;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd62) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1062_fu_3394 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1062_fu_3394 <= ref_patch_with_borde_658;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd63) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1063_fu_3390 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1063_fu_3390 <= ref_patch_with_borde_659;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd64) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1064_fu_3386 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1064_fu_3386 <= ref_patch_with_borde_660;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd65) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1065_fu_3382 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1065_fu_3382 <= ref_patch_with_borde_661;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd66) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1066_fu_3378 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1066_fu_3378 <= ref_patch_with_borde_662;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd67) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1067_fu_3374 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1067_fu_3374 <= ref_patch_with_borde_663;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd68) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1068_fu_3370 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1068_fu_3370 <= ref_patch_with_borde_664;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd69) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1069_fu_3366 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1069_fu_3366 <= ref_patch_with_borde_665;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd70) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1070_fu_3362 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1070_fu_3362 <= ref_patch_with_borde_667;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd71) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1071_fu_3358 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1071_fu_3358 <= ref_patch_with_borde_668;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd72) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1072_fu_3354 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1072_fu_3354 <= ref_patch_with_borde_669;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd73) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1073_fu_3350 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1073_fu_3350 <= ref_patch_with_borde_670;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd74) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1074_fu_3346 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1074_fu_3346 <= ref_patch_with_borde_671;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd75) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1075_fu_3342 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1075_fu_3342 <= ref_patch_with_borde_672;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd76) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1076_fu_3338 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1076_fu_3338 <= ref_patch_with_borde_673;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd77) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1077_fu_3334 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1077_fu_3334 <= ref_patch_with_borde_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd78) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1078_fu_3330 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1078_fu_3330 <= ref_patch_with_borde_675;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd79) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1079_fu_3326 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1079_fu_3326 <= ref_patch_with_borde_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd80) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1080_fu_3322 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1080_fu_3322 <= ref_patch_with_borde_678;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd81) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1081_fu_3318 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1081_fu_3318 <= ref_patch_with_borde_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd82) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1082_fu_3314 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1082_fu_3314 <= ref_patch_with_borde_680;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd83) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1083_fu_3310 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1083_fu_3310 <= ref_patch_with_borde_681;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd84) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1084_fu_3306 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1084_fu_3306 <= ref_patch_with_borde_682;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd85) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1085_fu_3302 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1085_fu_3302 <= ref_patch_with_borde_683;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd86) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1086_fu_3298 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1086_fu_3298 <= ref_patch_with_borde_684;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd87) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1087_fu_3294 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1087_fu_3294 <= ref_patch_with_borde_685;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd88) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1088_fu_3290 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1088_fu_3290 <= ref_patch_with_borde_686;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd89) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1089_fu_3286 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1089_fu_3286 <= ref_patch_with_borde_687;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd90) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1090_fu_3282 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1090_fu_3282 <= ref_patch_with_borde_689;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd91) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1091_fu_3278 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1091_fu_3278 <= ref_patch_with_borde_690;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd92) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1092_fu_3274 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1092_fu_3274 <= ref_patch_with_borde_691;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd93) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1093_fu_3270 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1093_fu_3270 <= ref_patch_with_borde_692;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd94) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1094_fu_3266 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1094_fu_3266 <= ref_patch_with_borde_693;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd95) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1095_fu_3262 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1095_fu_3262 <= ref_patch_with_borde_694;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd96) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1096_fu_3258 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1096_fu_3258 <= ref_patch_with_borde_695;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd97) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1097_fu_3254 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1097_fu_3254 <= ref_patch_with_borde_696;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd98) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1098_fu_3250 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1098_fu_3250 <= ref_patch_with_borde_697;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg == 7'd126) & (div_t_reg_25406_pp1_iter1_reg == 2'd2)) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd127) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd125) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd124) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd123) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd122) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd121) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd120) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd119) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd118) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd117) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd116) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd115) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd114) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd113) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd112) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd111) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd110) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd109) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd108) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd107) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd106) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd105) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd104) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd103) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd102) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd101) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd100) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd99) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))))) begin
        ref_patch_with_borde_1099_fu_3246 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1099_fu_3246 <= ref_patch_with_borde_698;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd0) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1100_fu_3242 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1100_fu_3242 <= ref_patch_with_borde_99;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd1) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1101_fu_3238 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1101_fu_3238 <= ref_patch_with_borde_98;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd2) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1102_fu_3234 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1102_fu_3234 <= ref_patch_with_borde_87;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd3) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1103_fu_3230 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1103_fu_3230 <= ref_patch_with_borde_76;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd4) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1104_fu_3226 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1104_fu_3226 <= ref_patch_with_borde_65;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd5) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1105_fu_3222 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1105_fu_3222 <= ref_patch_with_borde_54;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd6) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1106_fu_3218 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1106_fu_3218 <= ref_patch_with_borde_43;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd7) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1107_fu_3214 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1107_fu_3214 <= ref_patch_with_borde_32;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd8) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1108_fu_3210 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1108_fu_3210 <= ref_patch_with_borde_21;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd9) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1109_fu_3206 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1109_fu_3206 <= ref_patch_with_borde_10;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd10) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1110_fu_3202 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1110_fu_3202 <= ref_patch_with_borde_97;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd11) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1111_fu_3198 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1111_fu_3198 <= ref_patch_with_borde_96;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd12) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1112_fu_3194 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1112_fu_3194 <= ref_patch_with_borde_95;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd13) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1113_fu_3190 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1113_fu_3190 <= ref_patch_with_borde_94;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd14) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1114_fu_3186 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1114_fu_3186 <= ref_patch_with_borde_93;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd15) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1115_fu_3182 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1115_fu_3182 <= ref_patch_with_borde_92;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd16) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1116_fu_3178 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1116_fu_3178 <= ref_patch_with_borde_91;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd17) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1117_fu_3174 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1117_fu_3174 <= ref_patch_with_borde_90;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd18) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1118_fu_3170 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1118_fu_3170 <= ref_patch_with_borde_89;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd19) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1119_fu_3166 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1119_fu_3166 <= ref_patch_with_borde_88;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd20) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1120_fu_3162 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1120_fu_3162 <= ref_patch_with_borde_86;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd21) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1121_fu_3158 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1121_fu_3158 <= ref_patch_with_borde_85;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd22) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1122_fu_3154 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1122_fu_3154 <= ref_patch_with_borde_84;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd23) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1123_fu_3150 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1123_fu_3150 <= ref_patch_with_borde_83;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd24) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1124_fu_3146 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1124_fu_3146 <= ref_patch_with_borde_82;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd25) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1125_fu_3142 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1125_fu_3142 <= ref_patch_with_borde_81;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd26) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1126_fu_3138 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1126_fu_3138 <= ref_patch_with_borde_80;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd27) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1127_fu_3134 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1127_fu_3134 <= ref_patch_with_borde_79;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd28) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1128_fu_3130 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1128_fu_3130 <= ref_patch_with_borde_78;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd29) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1129_fu_3126 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1129_fu_3126 <= ref_patch_with_borde_77;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd30) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1130_fu_3122 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1130_fu_3122 <= ref_patch_with_borde_75;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd31) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1131_fu_3118 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1131_fu_3118 <= ref_patch_with_borde_74;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd32) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1132_fu_3114 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1132_fu_3114 <= ref_patch_with_borde_73;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd33) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1133_fu_3110 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1133_fu_3110 <= ref_patch_with_borde_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd34) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1134_fu_3106 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1134_fu_3106 <= ref_patch_with_borde_71;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd35) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1135_fu_3102 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1135_fu_3102 <= ref_patch_with_borde_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd36) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1136_fu_3098 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1136_fu_3098 <= ref_patch_with_borde_69;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd37) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1137_fu_3094 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1137_fu_3094 <= ref_patch_with_borde_68;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd38) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1138_fu_3090 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1138_fu_3090 <= ref_patch_with_borde_67;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd39) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1139_fu_3086 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1139_fu_3086 <= ref_patch_with_borde_66;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd40) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1140_fu_3082 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1140_fu_3082 <= ref_patch_with_borde_64;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd41) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1141_fu_3078 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1141_fu_3078 <= ref_patch_with_borde_63;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd42) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1142_fu_3074 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1142_fu_3074 <= ref_patch_with_borde_62;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd43) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1143_fu_3070 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1143_fu_3070 <= ref_patch_with_borde_61;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd44) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1144_fu_3066 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1144_fu_3066 <= ref_patch_with_borde_60;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd45) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1145_fu_3062 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1145_fu_3062 <= ref_patch_with_borde_59;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd46) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1146_fu_3058 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1146_fu_3058 <= ref_patch_with_borde_58;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd47) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1147_fu_3054 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1147_fu_3054 <= ref_patch_with_borde_57;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd48) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1148_fu_3050 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1148_fu_3050 <= ref_patch_with_borde_56;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd49) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1149_fu_3046 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1149_fu_3046 <= ref_patch_with_borde_55;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd50) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1150_fu_3042 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1150_fu_3042 <= ref_patch_with_borde_53;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd51) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1151_fu_3038 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1151_fu_3038 <= ref_patch_with_borde_52;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd52) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1152_fu_3034 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1152_fu_3034 <= ref_patch_with_borde_51;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd53) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1153_fu_3030 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1153_fu_3030 <= ref_patch_with_borde_50;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd54) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1154_fu_3026 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1154_fu_3026 <= ref_patch_with_borde_49;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd55) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1155_fu_3022 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1155_fu_3022 <= ref_patch_with_borde_48;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd56) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1156_fu_3018 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1156_fu_3018 <= ref_patch_with_borde_47;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd57) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1157_fu_3014 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1157_fu_3014 <= ref_patch_with_borde_46;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd58) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1158_fu_3010 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1158_fu_3010 <= ref_patch_with_borde_45;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd59) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1159_fu_3006 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1159_fu_3006 <= ref_patch_with_borde_44;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd60) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1160_fu_3002 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1160_fu_3002 <= ref_patch_with_borde_42;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd61) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1161_fu_2998 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1161_fu_2998 <= ref_patch_with_borde_41;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd62) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1162_fu_2994 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1162_fu_2994 <= ref_patch_with_borde_40;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd63) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1163_fu_2990 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1163_fu_2990 <= ref_patch_with_borde_39;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd64) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1164_fu_2986 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1164_fu_2986 <= ref_patch_with_borde_38;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd65) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1165_fu_2982 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1165_fu_2982 <= ref_patch_with_borde_37;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd66) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1166_fu_2978 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1166_fu_2978 <= ref_patch_with_borde_36;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd67) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1167_fu_2974 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1167_fu_2974 <= ref_patch_with_borde_35;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd68) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1168_fu_2970 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1168_fu_2970 <= ref_patch_with_borde_34;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd69) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1169_fu_2966 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1169_fu_2966 <= ref_patch_with_borde_33;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd70) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1170_fu_2962 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1170_fu_2962 <= ref_patch_with_borde_31;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd71) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1171_fu_2958 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1171_fu_2958 <= ref_patch_with_borde_30;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd72) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1172_fu_2954 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1172_fu_2954 <= ref_patch_with_borde_29;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd73) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1173_fu_2950 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1173_fu_2950 <= ref_patch_with_borde_28;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd74) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1174_fu_2946 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1174_fu_2946 <= ref_patch_with_borde_27;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd75) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1175_fu_2942 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1175_fu_2942 <= ref_patch_with_borde_26;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd76) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1176_fu_2938 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1176_fu_2938 <= ref_patch_with_borde_25;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd77) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1177_fu_2934 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1177_fu_2934 <= ref_patch_with_borde_24;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd78) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1178_fu_2930 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1178_fu_2930 <= ref_patch_with_borde_23;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd79) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1179_fu_2926 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1179_fu_2926 <= ref_patch_with_borde_22;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd80) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1180_fu_2922 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1180_fu_2922 <= ref_patch_with_borde_20;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd81) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1181_fu_2918 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1181_fu_2918 <= ref_patch_with_borde_19;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd82) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1182_fu_2914 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1182_fu_2914 <= ref_patch_with_borde_18;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd83) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1183_fu_2910 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1183_fu_2910 <= ref_patch_with_borde_17;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd84) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1184_fu_2906 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1184_fu_2906 <= ref_patch_with_borde_16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd85) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1185_fu_2902 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1185_fu_2902 <= ref_patch_with_borde_15;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd86) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1186_fu_2898 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1186_fu_2898 <= ref_patch_with_borde_14;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd87) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1187_fu_2894 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1187_fu_2894 <= ref_patch_with_borde_13;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd88) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1188_fu_2890 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1188_fu_2890 <= ref_patch_with_borde_12;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd89) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1189_fu_2886 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1189_fu_2886 <= ref_patch_with_borde_11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd90) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1190_fu_2882 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1190_fu_2882 <= ref_patch_with_borde_9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd91) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1191_fu_2878 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1191_fu_2878 <= ref_patch_with_borde_8;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd92) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1192_fu_2874 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1192_fu_2874 <= ref_patch_with_borde_7;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd93) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1193_fu_2870 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1193_fu_2870 <= ref_patch_with_borde_6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd94) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1194_fu_2866 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1194_fu_2866 <= ref_patch_with_borde_5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd95) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1195_fu_2862 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1195_fu_2862 <= ref_patch_with_borde_4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd96) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1196_fu_2858 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1196_fu_2858 <= ref_patch_with_borde_3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd97) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1197_fu_2854 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1197_fu_2854 <= ref_patch_with_borde_2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd98) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_1198_fu_2850 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1198_fu_2850 <= ref_patch_with_borde_1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg == 7'd126) & (div_t_reg_25406_pp1_iter1_reg == 2'd3)) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd127) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd125) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd124) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd123) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd122) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd121) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd120) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd119) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd118) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd117) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd116) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd115) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd114) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd113) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd112) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd111) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd110) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd109) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd108) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd107) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd106) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd105) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd104) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd103) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd102) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd101) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd100) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd99) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))))) begin
        ref_patch_with_borde_1199_fu_2846 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_1199_fu_2846 <= ref_patch_with_borde;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd0) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_800_fu_4442 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_800_fu_4442 <= ref_patch_with_borde_399;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd1) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_801_fu_4438 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_801_fu_4438 <= ref_patch_with_borde_400;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd2) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_802_fu_4434 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_802_fu_4434 <= ref_patch_with_borde_411;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd3) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_803_fu_4430 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_803_fu_4430 <= ref_patch_with_borde_422;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd4) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_804_fu_4426 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_804_fu_4426 <= ref_patch_with_borde_433;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd5) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_805_fu_4422 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_805_fu_4422 <= ref_patch_with_borde_444;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd6) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_806_fu_4418 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_806_fu_4418 <= ref_patch_with_borde_455;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd7) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_807_fu_4414 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_807_fu_4414 <= ref_patch_with_borde_466;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd8) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_808_fu_4410 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_808_fu_4410 <= ref_patch_with_borde_477;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd9) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_809_fu_4406 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_809_fu_4406 <= ref_patch_with_borde_488;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd10) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_810_fu_4402 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_810_fu_4402 <= ref_patch_with_borde_401;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd11) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_811_fu_4398 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_811_fu_4398 <= ref_patch_with_borde_402;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd12) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_812_fu_4394 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_812_fu_4394 <= ref_patch_with_borde_403;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd13) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_813_fu_4390 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_813_fu_4390 <= ref_patch_with_borde_404;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd14) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_814_fu_4386 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_814_fu_4386 <= ref_patch_with_borde_405;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd15) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_815_fu_4382 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_815_fu_4382 <= ref_patch_with_borde_406;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd16) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_816_fu_4378 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_816_fu_4378 <= ref_patch_with_borde_407;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd17) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_817_fu_4374 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_817_fu_4374 <= ref_patch_with_borde_408;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd18) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_818_fu_4370 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_818_fu_4370 <= ref_patch_with_borde_409;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd19) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_819_fu_4366 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_819_fu_4366 <= ref_patch_with_borde_410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd20) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_820_fu_4362 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_820_fu_4362 <= ref_patch_with_borde_412;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd21) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_821_fu_4358 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_821_fu_4358 <= ref_patch_with_borde_413;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd22) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_822_fu_4354 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_822_fu_4354 <= ref_patch_with_borde_414;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd23) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_823_fu_4350 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_823_fu_4350 <= ref_patch_with_borde_415;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd24) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_824_fu_4346 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_824_fu_4346 <= ref_patch_with_borde_416;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd25) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_825_fu_4342 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_825_fu_4342 <= ref_patch_with_borde_417;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd26) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_826_fu_4338 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_826_fu_4338 <= ref_patch_with_borde_418;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd27) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_827_fu_4334 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_827_fu_4334 <= ref_patch_with_borde_419;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd28) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_828_fu_4330 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_828_fu_4330 <= ref_patch_with_borde_420;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd29) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_829_fu_4326 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_829_fu_4326 <= ref_patch_with_borde_421;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd30) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_830_fu_4322 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_830_fu_4322 <= ref_patch_with_borde_423;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd31) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_831_fu_4318 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_831_fu_4318 <= ref_patch_with_borde_424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd32) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_832_fu_4314 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_832_fu_4314 <= ref_patch_with_borde_425;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd33) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_833_fu_4310 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_833_fu_4310 <= ref_patch_with_borde_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd34) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_834_fu_4306 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_834_fu_4306 <= ref_patch_with_borde_427;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd35) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_835_fu_4302 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_835_fu_4302 <= ref_patch_with_borde_428;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd36) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_836_fu_4298 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_836_fu_4298 <= ref_patch_with_borde_429;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd37) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_837_fu_4294 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_837_fu_4294 <= ref_patch_with_borde_430;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd38) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_838_fu_4290 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_838_fu_4290 <= ref_patch_with_borde_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd39) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_839_fu_4286 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_839_fu_4286 <= ref_patch_with_borde_432;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd40) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_840_fu_4282 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_840_fu_4282 <= ref_patch_with_borde_434;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd41) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_841_fu_4278 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_841_fu_4278 <= ref_patch_with_borde_435;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd42) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_842_fu_4274 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_842_fu_4274 <= ref_patch_with_borde_436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd43) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_843_fu_4270 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_843_fu_4270 <= ref_patch_with_borde_437;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd44) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_844_fu_4266 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_844_fu_4266 <= ref_patch_with_borde_438;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd45) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_845_fu_4262 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_845_fu_4262 <= ref_patch_with_borde_439;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd46) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_846_fu_4258 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_846_fu_4258 <= ref_patch_with_borde_440;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd47) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_847_fu_4254 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_847_fu_4254 <= ref_patch_with_borde_441;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd48) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_848_fu_4250 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_848_fu_4250 <= ref_patch_with_borde_442;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd49) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_849_fu_4246 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_849_fu_4246 <= ref_patch_with_borde_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd50) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_850_fu_4242 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_850_fu_4242 <= ref_patch_with_borde_445;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd51) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_851_fu_4238 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_851_fu_4238 <= ref_patch_with_borde_446;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd52) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_852_fu_4234 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_852_fu_4234 <= ref_patch_with_borde_447;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd53) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_853_fu_4230 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_853_fu_4230 <= ref_patch_with_borde_448;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd54) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_854_fu_4226 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_854_fu_4226 <= ref_patch_with_borde_449;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd55) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_855_fu_4222 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_855_fu_4222 <= ref_patch_with_borde_450;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd56) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_856_fu_4218 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_856_fu_4218 <= ref_patch_with_borde_451;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd57) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_857_fu_4214 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_857_fu_4214 <= ref_patch_with_borde_452;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd58) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_858_fu_4210 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_858_fu_4210 <= ref_patch_with_borde_453;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd59) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_859_fu_4206 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_859_fu_4206 <= ref_patch_with_borde_454;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd60) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_860_fu_4202 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_860_fu_4202 <= ref_patch_with_borde_456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd61) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_861_fu_4198 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_861_fu_4198 <= ref_patch_with_borde_457;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd62) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_862_fu_4194 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_862_fu_4194 <= ref_patch_with_borde_458;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd63) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_863_fu_4190 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_863_fu_4190 <= ref_patch_with_borde_459;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd64) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_864_fu_4186 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_864_fu_4186 <= ref_patch_with_borde_460;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd65) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_865_fu_4182 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_865_fu_4182 <= ref_patch_with_borde_461;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd66) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_866_fu_4178 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_866_fu_4178 <= ref_patch_with_borde_462;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd67) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_867_fu_4174 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_867_fu_4174 <= ref_patch_with_borde_463;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd68) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_868_fu_4170 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_868_fu_4170 <= ref_patch_with_borde_464;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd69) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_869_fu_4166 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_869_fu_4166 <= ref_patch_with_borde_465;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd70) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_870_fu_4162 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_870_fu_4162 <= ref_patch_with_borde_467;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd71) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_871_fu_4158 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_871_fu_4158 <= ref_patch_with_borde_468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd72) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_872_fu_4154 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_872_fu_4154 <= ref_patch_with_borde_469;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd73) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_873_fu_4150 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_873_fu_4150 <= ref_patch_with_borde_470;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd74) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_874_fu_4146 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_874_fu_4146 <= ref_patch_with_borde_471;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd75) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_875_fu_4142 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_875_fu_4142 <= ref_patch_with_borde_472;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd76) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_876_fu_4138 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_876_fu_4138 <= ref_patch_with_borde_473;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd77) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_877_fu_4134 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_877_fu_4134 <= ref_patch_with_borde_474;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd78) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_878_fu_4130 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_878_fu_4130 <= ref_patch_with_borde_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd79) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_879_fu_4126 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_879_fu_4126 <= ref_patch_with_borde_476;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd80) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_880_fu_4122 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_880_fu_4122 <= ref_patch_with_borde_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd81) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_881_fu_4118 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_881_fu_4118 <= ref_patch_with_borde_479;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd82) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_882_fu_4114 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_882_fu_4114 <= ref_patch_with_borde_480;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd83) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_883_fu_4110 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_883_fu_4110 <= ref_patch_with_borde_481;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd84) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_884_fu_4106 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_884_fu_4106 <= ref_patch_with_borde_482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd85) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_885_fu_4102 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_885_fu_4102 <= ref_patch_with_borde_483;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd86) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_886_fu_4098 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_886_fu_4098 <= ref_patch_with_borde_484;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd87) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_887_fu_4094 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_887_fu_4094 <= ref_patch_with_borde_485;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd88) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_888_fu_4090 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_888_fu_4090 <= ref_patch_with_borde_486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd89) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_889_fu_4086 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_889_fu_4086 <= ref_patch_with_borde_487;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd90) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_890_fu_4082 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_890_fu_4082 <= ref_patch_with_borde_489;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd91) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_891_fu_4078 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_891_fu_4078 <= ref_patch_with_borde_490;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd92) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_892_fu_4074 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_892_fu_4074 <= ref_patch_with_borde_491;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd93) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_893_fu_4070 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_893_fu_4070 <= ref_patch_with_borde_492;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd94) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_894_fu_4066 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_894_fu_4066 <= ref_patch_with_borde_493;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd95) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_895_fu_4062 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_895_fu_4062 <= ref_patch_with_borde_494;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd96) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_896_fu_4058 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_896_fu_4058 <= ref_patch_with_borde_495;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd97) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_897_fu_4054 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_897_fu_4054 <= ref_patch_with_borde_496;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd98) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_898_fu_4050 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_898_fu_4050 <= ref_patch_with_borde_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg == 7'd126) & (div_t_reg_25406_pp1_iter1_reg == 2'd0)) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd127) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd125) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd124) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd123) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd122) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd121) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd120) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd119) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd118) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd117) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd116) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd115) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd114) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd113) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd112) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd111) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd110) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd109) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd108) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd107) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd106) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd105) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd104) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd103) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd102) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd101) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd100) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd99) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))))) begin
        ref_patch_with_borde_899_fu_4046 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_899_fu_4046 <= ref_patch_with_borde_498;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd0) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_900_fu_4042 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_900_fu_4042 <= ref_patch_with_borde_499;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd1) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_901_fu_4038 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_901_fu_4038 <= ref_patch_with_borde_500;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd2) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_902_fu_4034 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_902_fu_4034 <= ref_patch_with_borde_511;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd3) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_903_fu_4030 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_903_fu_4030 <= ref_patch_with_borde_522;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd4) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_904_fu_4026 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_904_fu_4026 <= ref_patch_with_borde_533;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd5) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_905_fu_4022 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_905_fu_4022 <= ref_patch_with_borde_544;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd6) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_906_fu_4018 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_906_fu_4018 <= ref_patch_with_borde_555;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd7) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_907_fu_4014 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_907_fu_4014 <= ref_patch_with_borde_566;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd8) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_908_fu_4010 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_908_fu_4010 <= ref_patch_with_borde_577;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd9) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_909_fu_4006 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_909_fu_4006 <= ref_patch_with_borde_588;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd10) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_910_fu_4002 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_910_fu_4002 <= ref_patch_with_borde_501;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd11) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_911_fu_3998 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_911_fu_3998 <= ref_patch_with_borde_502;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd12) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_912_fu_3994 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_912_fu_3994 <= ref_patch_with_borde_503;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd13) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_913_fu_3990 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_913_fu_3990 <= ref_patch_with_borde_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd14) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_914_fu_3986 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_914_fu_3986 <= ref_patch_with_borde_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd15) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_915_fu_3982 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_915_fu_3982 <= ref_patch_with_borde_506;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd16) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_916_fu_3978 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_916_fu_3978 <= ref_patch_with_borde_507;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd17) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_917_fu_3974 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_917_fu_3974 <= ref_patch_with_borde_508;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd18) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_918_fu_3970 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_918_fu_3970 <= ref_patch_with_borde_509;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd19) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_919_fu_3966 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_919_fu_3966 <= ref_patch_with_borde_510;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd20) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_920_fu_3962 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_920_fu_3962 <= ref_patch_with_borde_512;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd21) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_921_fu_3958 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_921_fu_3958 <= ref_patch_with_borde_513;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd22) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_922_fu_3954 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_922_fu_3954 <= ref_patch_with_borde_514;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd23) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_923_fu_3950 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_923_fu_3950 <= ref_patch_with_borde_515;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd24) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_924_fu_3946 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_924_fu_3946 <= ref_patch_with_borde_516;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd25) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_925_fu_3942 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_925_fu_3942 <= ref_patch_with_borde_517;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd26) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_926_fu_3938 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_926_fu_3938 <= ref_patch_with_borde_518;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd27) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_927_fu_3934 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_927_fu_3934 <= ref_patch_with_borde_519;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd28) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_928_fu_3930 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_928_fu_3930 <= ref_patch_with_borde_520;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd29) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_929_fu_3926 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_929_fu_3926 <= ref_patch_with_borde_521;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd30) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_930_fu_3922 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_930_fu_3922 <= ref_patch_with_borde_523;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd31) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_931_fu_3918 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_931_fu_3918 <= ref_patch_with_borde_524;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd32) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_932_fu_3914 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_932_fu_3914 <= ref_patch_with_borde_525;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd33) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_933_fu_3910 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_933_fu_3910 <= ref_patch_with_borde_526;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd34) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_934_fu_3906 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_934_fu_3906 <= ref_patch_with_borde_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd35) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_935_fu_3902 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_935_fu_3902 <= ref_patch_with_borde_528;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd36) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_936_fu_3898 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_936_fu_3898 <= ref_patch_with_borde_529;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd37) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_937_fu_3894 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_937_fu_3894 <= ref_patch_with_borde_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd38) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_938_fu_3890 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_938_fu_3890 <= ref_patch_with_borde_531;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd39) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_939_fu_3886 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_939_fu_3886 <= ref_patch_with_borde_532;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd40) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_940_fu_3882 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_940_fu_3882 <= ref_patch_with_borde_534;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd41) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_941_fu_3878 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_941_fu_3878 <= ref_patch_with_borde_535;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd42) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_942_fu_3874 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_942_fu_3874 <= ref_patch_with_borde_536;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd43) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_943_fu_3870 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_943_fu_3870 <= ref_patch_with_borde_537;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd44) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_944_fu_3866 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_944_fu_3866 <= ref_patch_with_borde_538;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd45) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_945_fu_3862 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_945_fu_3862 <= ref_patch_with_borde_539;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd46) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_946_fu_3858 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_946_fu_3858 <= ref_patch_with_borde_540;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd47) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_947_fu_3854 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_947_fu_3854 <= ref_patch_with_borde_541;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd48) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_948_fu_3850 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_948_fu_3850 <= ref_patch_with_borde_542;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd49) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_949_fu_3846 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_949_fu_3846 <= ref_patch_with_borde_543;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd50) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_950_fu_3842 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_950_fu_3842 <= ref_patch_with_borde_545;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd51) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_951_fu_3838 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_951_fu_3838 <= ref_patch_with_borde_546;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd52) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_952_fu_3834 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_952_fu_3834 <= ref_patch_with_borde_547;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd53) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_953_fu_3830 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_953_fu_3830 <= ref_patch_with_borde_548;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd54) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_954_fu_3826 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_954_fu_3826 <= ref_patch_with_borde_549;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd55) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_955_fu_3822 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_955_fu_3822 <= ref_patch_with_borde_550;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd56) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_956_fu_3818 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_956_fu_3818 <= ref_patch_with_borde_551;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd57) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_957_fu_3814 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_957_fu_3814 <= ref_patch_with_borde_552;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd58) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_958_fu_3810 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_958_fu_3810 <= ref_patch_with_borde_553;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd59) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_959_fu_3806 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_959_fu_3806 <= ref_patch_with_borde_554;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd60) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_960_fu_3802 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_960_fu_3802 <= ref_patch_with_borde_556;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd61) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_961_fu_3798 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_961_fu_3798 <= ref_patch_with_borde_557;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd62) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_962_fu_3794 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_962_fu_3794 <= ref_patch_with_borde_558;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd63) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_963_fu_3790 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_963_fu_3790 <= ref_patch_with_borde_559;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd64) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_964_fu_3786 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_964_fu_3786 <= ref_patch_with_borde_560;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd65) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_965_fu_3782 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_965_fu_3782 <= ref_patch_with_borde_561;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd66) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_966_fu_3778 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_966_fu_3778 <= ref_patch_with_borde_562;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd67) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_967_fu_3774 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_967_fu_3774 <= ref_patch_with_borde_563;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd68) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_968_fu_3770 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_968_fu_3770 <= ref_patch_with_borde_564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd69) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_969_fu_3766 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_969_fu_3766 <= ref_patch_with_borde_565;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd70) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_970_fu_3762 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_970_fu_3762 <= ref_patch_with_borde_567;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd71) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_971_fu_3758 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_971_fu_3758 <= ref_patch_with_borde_568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd72) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_972_fu_3754 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_972_fu_3754 <= ref_patch_with_borde_569;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd73) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_973_fu_3750 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_973_fu_3750 <= ref_patch_with_borde_570;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd74) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_974_fu_3746 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_974_fu_3746 <= ref_patch_with_borde_571;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd75) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_975_fu_3742 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_975_fu_3742 <= ref_patch_with_borde_572;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd76) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_976_fu_3738 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_976_fu_3738 <= ref_patch_with_borde_573;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd77) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_977_fu_3734 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_977_fu_3734 <= ref_patch_with_borde_574;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd78) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_978_fu_3730 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_978_fu_3730 <= ref_patch_with_borde_575;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd79) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_979_fu_3726 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_979_fu_3726 <= ref_patch_with_borde_576;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd80) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_980_fu_3722 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_980_fu_3722 <= ref_patch_with_borde_578;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd81) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_981_fu_3718 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_981_fu_3718 <= ref_patch_with_borde_579;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd82) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_982_fu_3714 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_982_fu_3714 <= ref_patch_with_borde_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd83) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_983_fu_3710 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_983_fu_3710 <= ref_patch_with_borde_581;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd84) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_984_fu_3706 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_984_fu_3706 <= ref_patch_with_borde_582;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd85) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_985_fu_3702 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_985_fu_3702 <= ref_patch_with_borde_583;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd86) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_986_fu_3698 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_986_fu_3698 <= ref_patch_with_borde_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd87) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_987_fu_3694 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_987_fu_3694 <= ref_patch_with_borde_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd88) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_988_fu_3690 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_988_fu_3690 <= ref_patch_with_borde_586;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd89) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_989_fu_3686 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_989_fu_3686 <= ref_patch_with_borde_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd90) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_990_fu_3682 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_990_fu_3682 <= ref_patch_with_borde_589;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd91) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_991_fu_3678 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_991_fu_3678 <= ref_patch_with_borde_590;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd92) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_992_fu_3674 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_992_fu_3674 <= ref_patch_with_borde_591;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd93) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_993_fu_3670 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_993_fu_3670 <= ref_patch_with_borde_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd94) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_994_fu_3666 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_994_fu_3666 <= ref_patch_with_borde_593;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd95) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_995_fu_3662 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_995_fu_3662 <= ref_patch_with_borde_594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd96) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_996_fu_3658 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_996_fu_3658 <= ref_patch_with_borde_595;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd97) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_997_fu_3654 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_997_fu_3654 <= ref_patch_with_borde_596;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd98) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ref_patch_with_borde_998_fu_3650 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_998_fu_3650 <= ref_patch_with_borde_597;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg == 7'd126) & (div_t_reg_25406_pp1_iter1_reg == 2'd1)) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd127) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd125) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd124) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd123) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd122) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd121) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd120) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd119) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd118) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd117) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd116) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd115) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd114) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd113) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd112) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd111) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd110) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd109) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd108) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd107) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd106) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd105) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd104) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd103) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd102) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd101) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd100) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd99) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))))) begin
        ref_patch_with_borde_999_fu_3646 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ref_patch_with_borde_999_fu_3646 <= ref_patch_with_borde_598;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd23) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_100_fu_2750 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_100_fu_2750 <= ref_patch_with_borde_83;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd24) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_101_fu_2746 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_101_fu_2746 <= ref_patch_with_borde_82;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd25) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_102_fu_2742 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_102_fu_2742 <= ref_patch_with_borde_81;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd26) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_103_fu_2738 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_103_fu_2738 <= ref_patch_with_borde_80;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd27) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_104_fu_2734 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_104_fu_2734 <= ref_patch_with_borde_79;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd28) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_105_fu_2730 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_105_fu_2730 <= ref_patch_with_borde_78;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd29) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_106_fu_2726 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_106_fu_2726 <= ref_patch_with_borde_77;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd30) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_107_fu_2722 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_107_fu_2722 <= ref_patch_with_borde_75;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd31) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_108_fu_2718 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_108_fu_2718 <= ref_patch_with_borde_74;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd32) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_109_fu_2714 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_109_fu_2714 <= ref_patch_with_borde_73;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd33) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_110_fu_2710 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_110_fu_2710 <= ref_patch_with_borde_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd34) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_111_fu_2706 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_111_fu_2706 <= ref_patch_with_borde_71;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd35) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_112_fu_2702 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_112_fu_2702 <= ref_patch_with_borde_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd36) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_113_fu_2698 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_113_fu_2698 <= ref_patch_with_borde_69;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd37) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_114_fu_2694 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_114_fu_2694 <= ref_patch_with_borde_68;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd38) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_115_fu_2690 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_115_fu_2690 <= ref_patch_with_borde_67;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd39) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_116_fu_2686 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_116_fu_2686 <= ref_patch_with_borde_66;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd40) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_117_fu_2682 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_117_fu_2682 <= ref_patch_with_borde_64;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd41) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_118_fu_2678 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_118_fu_2678 <= ref_patch_with_borde_63;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd42) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_119_fu_2674 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_119_fu_2674 <= ref_patch_with_borde_62;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd43) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_120_fu_2670 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_120_fu_2670 <= ref_patch_with_borde_61;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd44) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_121_fu_2666 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_121_fu_2666 <= ref_patch_with_borde_60;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd45) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_122_fu_2662 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_122_fu_2662 <= ref_patch_with_borde_59;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd46) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_123_fu_2658 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_123_fu_2658 <= ref_patch_with_borde_58;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd47) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_124_fu_2654 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_124_fu_2654 <= ref_patch_with_borde_57;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd48) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_125_fu_2650 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_125_fu_2650 <= ref_patch_with_borde_56;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd49) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_126_fu_2646 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_126_fu_2646 <= ref_patch_with_borde_55;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd50) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_127_fu_2642 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_127_fu_2642 <= ref_patch_with_borde_53;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd51) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_128_fu_2638 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_128_fu_2638 <= ref_patch_with_borde_52;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd52) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_129_fu_2634 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_129_fu_2634 <= ref_patch_with_borde_51;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd53) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_130_fu_2630 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_130_fu_2630 <= ref_patch_with_borde_50;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd54) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_131_fu_2626 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_131_fu_2626 <= ref_patch_with_borde_49;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd55) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_132_fu_2622 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_132_fu_2622 <= ref_patch_with_borde_48;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd56) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_133_fu_2618 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_133_fu_2618 <= ref_patch_with_borde_47;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd57) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_134_fu_2614 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_134_fu_2614 <= ref_patch_with_borde_46;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd58) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_135_fu_2610 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_135_fu_2610 <= ref_patch_with_borde_45;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd59) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_136_fu_2606 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_136_fu_2606 <= ref_patch_with_borde_44;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd60) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_137_fu_2602 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_137_fu_2602 <= ref_patch_with_borde_42;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd61) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_138_fu_2598 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_138_fu_2598 <= ref_patch_with_borde_41;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd62) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_139_fu_2594 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_139_fu_2594 <= ref_patch_with_borde_40;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd63) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_140_fu_2590 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_140_fu_2590 <= ref_patch_with_borde_39;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd64) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_141_fu_2586 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_141_fu_2586 <= ref_patch_with_borde_38;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd65) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_142_fu_2582 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_142_fu_2582 <= ref_patch_with_borde_37;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd66) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_143_fu_2578 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_143_fu_2578 <= ref_patch_with_borde_36;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd67) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_144_fu_2574 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_144_fu_2574 <= ref_patch_with_borde_35;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd68) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_145_fu_2570 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_145_fu_2570 <= ref_patch_with_borde_34;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd69) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_146_fu_2566 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_146_fu_2566 <= ref_patch_with_borde_33;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd70) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_147_fu_2562 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_147_fu_2562 <= ref_patch_with_borde_31;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd71) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_148_fu_2558 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_148_fu_2558 <= ref_patch_with_borde_30;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd72) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_149_fu_2554 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_149_fu_2554 <= ref_patch_with_borde_29;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd73) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_150_fu_2550 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_150_fu_2550 <= ref_patch_with_borde_28;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd74) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_151_fu_2546 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_151_fu_2546 <= ref_patch_with_borde_27;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd75) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_152_fu_2542 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_152_fu_2542 <= ref_patch_with_borde_26;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd76) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_153_fu_2538 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_153_fu_2538 <= ref_patch_with_borde_25;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd77) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_154_fu_2534 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_154_fu_2534 <= ref_patch_with_borde_24;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd78) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_155_fu_2530 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_155_fu_2530 <= ref_patch_with_borde_23;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd79) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_156_fu_2526 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_156_fu_2526 <= ref_patch_with_borde_22;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd80) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_157_fu_2522 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_157_fu_2522 <= ref_patch_with_borde_20;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd81) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_158_fu_2518 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_158_fu_2518 <= ref_patch_with_borde_19;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd82) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_159_fu_2514 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_159_fu_2514 <= ref_patch_with_borde_18;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd83) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_160_fu_2510 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_160_fu_2510 <= ref_patch_with_borde_17;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd84) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_161_fu_2506 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_161_fu_2506 <= ref_patch_with_borde_16;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd85) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_162_fu_2502 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_162_fu_2502 <= ref_patch_with_borde_15;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd86) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_163_fu_2498 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_163_fu_2498 <= ref_patch_with_borde_14;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd87) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_164_fu_2494 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_164_fu_2494 <= ref_patch_with_borde_13;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd88) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_165_fu_2490 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_165_fu_2490 <= ref_patch_with_borde_12;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd89) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_166_fu_2486 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_166_fu_2486 <= ref_patch_with_borde_11;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd90) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_167_fu_2482 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_167_fu_2482 <= ref_patch_with_borde_9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd91) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_168_fu_2478 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_168_fu_2478 <= ref_patch_with_borde_8;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd92) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_169_fu_2474 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_169_fu_2474 <= ref_patch_with_borde_7;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd93) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_170_fu_2470 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_170_fu_2470 <= ref_patch_with_borde_6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd94) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_171_fu_2466 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_171_fu_2466 <= ref_patch_with_borde_5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd95) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_172_fu_2462 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_172_fu_2462 <= ref_patch_with_borde_4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd96) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_173_fu_2458 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_173_fu_2458 <= ref_patch_with_borde_3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd97) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_174_fu_2454 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_174_fu_2454 <= ref_patch_with_borde_2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd98) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_175_fu_2450 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_175_fu_2450 <= ref_patch_with_borde_1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg == 7'd126) & (div_t_reg_25406_pp1_iter1_reg == 2'd3)) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd127) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd125) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd124) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd123) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd122) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd121) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd120) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd119) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd118) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd117) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd116) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd115) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd114) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd113) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd112) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd111) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd110) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd109) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd108) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd107) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd106) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd105) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd104) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd103) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd102) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd101) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd100) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd99) & (div_t_reg_25406_pp1_iter1_reg == 2'd3))))) begin
        tmp_176_fu_2446 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_176_fu_2446 <= ref_patch_with_borde;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd0) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_177_fu_2442 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_177_fu_2442 <= ref_patch_with_borde_599;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd1) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_178_fu_2438 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_178_fu_2438 <= ref_patch_with_borde_600;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd2) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_179_fu_2434 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_179_fu_2434 <= ref_patch_with_borde_611;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd3) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_180_fu_2430 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_180_fu_2430 <= ref_patch_with_borde_622;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd4) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_181_fu_2426 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_181_fu_2426 <= ref_patch_with_borde_633;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd5) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_182_fu_2422 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_182_fu_2422 <= ref_patch_with_borde_644;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd6) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_183_fu_2418 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_183_fu_2418 <= ref_patch_with_borde_655;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd7) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_184_fu_2414 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_184_fu_2414 <= ref_patch_with_borde_666;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd8) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_185_fu_2410 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_185_fu_2410 <= ref_patch_with_borde_677;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd9) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_186_fu_2406 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_186_fu_2406 <= ref_patch_with_borde_688;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd10) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_187_fu_2402 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_187_fu_2402 <= ref_patch_with_borde_601;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd11) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_188_fu_2398 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_188_fu_2398 <= ref_patch_with_borde_602;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd12) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_189_fu_2394 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_189_fu_2394 <= ref_patch_with_borde_603;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd13) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_190_fu_2390 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_190_fu_2390 <= ref_patch_with_borde_604;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd14) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_191_fu_2386 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_191_fu_2386 <= ref_patch_with_borde_605;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd15) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_192_fu_2382 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_192_fu_2382 <= ref_patch_with_borde_606;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd16) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_193_fu_2378 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_193_fu_2378 <= ref_patch_with_borde_607;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd17) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_194_fu_2374 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_194_fu_2374 <= ref_patch_with_borde_608;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd18) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_195_fu_2370 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_195_fu_2370 <= ref_patch_with_borde_609;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd19) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_196_fu_2366 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_196_fu_2366 <= ref_patch_with_borde_610;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd20) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_197_fu_2362 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_197_fu_2362 <= ref_patch_with_borde_612;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd21) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_198_fu_2358 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_198_fu_2358 <= ref_patch_with_borde_613;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd22) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_199_fu_2354 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_199_fu_2354 <= ref_patch_with_borde_614;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd23) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_200_fu_2350 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_200_fu_2350 <= ref_patch_with_borde_615;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd24) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_201_fu_2346 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_201_fu_2346 <= ref_patch_with_borde_616;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd25) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_202_fu_2342 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_202_fu_2342 <= ref_patch_with_borde_617;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd26) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_203_fu_2338 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_203_fu_2338 <= ref_patch_with_borde_618;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd27) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_204_fu_2334 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_204_fu_2334 <= ref_patch_with_borde_619;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd28) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_205_fu_2330 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_205_fu_2330 <= ref_patch_with_borde_620;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd29) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_206_fu_2326 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_206_fu_2326 <= ref_patch_with_borde_621;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd30) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_207_fu_2322 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_207_fu_2322 <= ref_patch_with_borde_623;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd31) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_208_fu_2318 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_208_fu_2318 <= ref_patch_with_borde_624;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd32) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_209_fu_2314 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_209_fu_2314 <= ref_patch_with_borde_625;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd33) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_210_fu_2310 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_210_fu_2310 <= ref_patch_with_borde_626;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd34) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_211_fu_2306 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_211_fu_2306 <= ref_patch_with_borde_627;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd35) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_212_fu_2302 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_212_fu_2302 <= ref_patch_with_borde_628;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd36) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_213_fu_2298 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_213_fu_2298 <= ref_patch_with_borde_629;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd37) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_214_fu_2294 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_214_fu_2294 <= ref_patch_with_borde_630;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd38) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_215_fu_2290 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_215_fu_2290 <= ref_patch_with_borde_631;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd39) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_216_fu_2286 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_216_fu_2286 <= ref_patch_with_borde_632;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd40) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_217_fu_2282 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_217_fu_2282 <= ref_patch_with_borde_634;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd41) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_218_fu_2278 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_218_fu_2278 <= ref_patch_with_borde_635;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd42) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_219_fu_2274 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_219_fu_2274 <= ref_patch_with_borde_636;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd43) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_220_fu_2270 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_220_fu_2270 <= ref_patch_with_borde_637;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd44) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_221_fu_2266 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_221_fu_2266 <= ref_patch_with_borde_638;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd45) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_222_fu_2262 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_222_fu_2262 <= ref_patch_with_borde_639;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd46) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_223_fu_2258 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_223_fu_2258 <= ref_patch_with_borde_640;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd47) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_224_fu_2254 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_224_fu_2254 <= ref_patch_with_borde_641;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd48) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_225_fu_2250 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_225_fu_2250 <= ref_patch_with_borde_642;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd49) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_226_fu_2246 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_226_fu_2246 <= ref_patch_with_borde_643;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd50) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_227_fu_2242 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_227_fu_2242 <= ref_patch_with_borde_645;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd51) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_228_fu_2238 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_228_fu_2238 <= ref_patch_with_borde_646;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd52) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_229_fu_2234 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_229_fu_2234 <= ref_patch_with_borde_647;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd53) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_230_fu_2230 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_230_fu_2230 <= ref_patch_with_borde_648;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd54) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_231_fu_2226 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_231_fu_2226 <= ref_patch_with_borde_649;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd55) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_232_fu_2222 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_232_fu_2222 <= ref_patch_with_borde_650;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd56) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_233_fu_2218 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_233_fu_2218 <= ref_patch_with_borde_651;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd57) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_234_fu_2214 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_234_fu_2214 <= ref_patch_with_borde_652;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd58) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_235_fu_2210 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_235_fu_2210 <= ref_patch_with_borde_653;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd59) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_236_fu_2206 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_236_fu_2206 <= ref_patch_with_borde_654;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd60) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_237_fu_2202 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_237_fu_2202 <= ref_patch_with_borde_656;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd61) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_238_fu_2198 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_238_fu_2198 <= ref_patch_with_borde_657;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd62) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_239_fu_2194 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_239_fu_2194 <= ref_patch_with_borde_658;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd63) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_240_fu_2190 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_240_fu_2190 <= ref_patch_with_borde_659;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd64) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_241_fu_2186 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_241_fu_2186 <= ref_patch_with_borde_660;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd65) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_242_fu_2182 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_242_fu_2182 <= ref_patch_with_borde_661;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd66) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_243_fu_2178 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_243_fu_2178 <= ref_patch_with_borde_662;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd67) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_244_fu_2174 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_244_fu_2174 <= ref_patch_with_borde_663;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd68) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_245_fu_2170 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_245_fu_2170 <= ref_patch_with_borde_664;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd69) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_246_fu_2166 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_246_fu_2166 <= ref_patch_with_borde_665;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd70) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_247_fu_2162 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_247_fu_2162 <= ref_patch_with_borde_667;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd71) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_248_fu_2158 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_248_fu_2158 <= ref_patch_with_borde_668;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd72) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_249_fu_2154 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_249_fu_2154 <= ref_patch_with_borde_669;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd73) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_250_fu_2150 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_250_fu_2150 <= ref_patch_with_borde_670;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd74) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_251_fu_2146 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_251_fu_2146 <= ref_patch_with_borde_671;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd75) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_252_fu_2142 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_252_fu_2142 <= ref_patch_with_borde_672;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd76) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_253_fu_2138 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_253_fu_2138 <= ref_patch_with_borde_673;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd77) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_254_fu_2134 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_254_fu_2134 <= ref_patch_with_borde_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd78) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_255_fu_2130 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_255_fu_2130 <= ref_patch_with_borde_675;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd79) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_256_fu_2126 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_256_fu_2126 <= ref_patch_with_borde_676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd80) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_257_fu_2122 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_257_fu_2122 <= ref_patch_with_borde_678;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd81) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_258_fu_2118 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_258_fu_2118 <= ref_patch_with_borde_679;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd82) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_259_fu_2114 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_259_fu_2114 <= ref_patch_with_borde_680;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd83) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_260_fu_2110 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_260_fu_2110 <= ref_patch_with_borde_681;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd84) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_261_fu_2106 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_261_fu_2106 <= ref_patch_with_borde_682;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd85) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_262_fu_2102 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_262_fu_2102 <= ref_patch_with_borde_683;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd86) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_263_fu_2098 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_263_fu_2098 <= ref_patch_with_borde_684;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd87) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_264_fu_2094 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_264_fu_2094 <= ref_patch_with_borde_685;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd88) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_265_fu_2090 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_265_fu_2090 <= ref_patch_with_borde_686;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd89) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_266_fu_2086 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_266_fu_2086 <= ref_patch_with_borde_687;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd90) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_267_fu_2082 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_267_fu_2082 <= ref_patch_with_borde_689;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd91) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_268_fu_2078 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_268_fu_2078 <= ref_patch_with_borde_690;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd92) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_269_fu_2074 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_269_fu_2074 <= ref_patch_with_borde_691;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd93) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_270_fu_2070 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_270_fu_2070 <= ref_patch_with_borde_692;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd94) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_271_fu_2066 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_271_fu_2066 <= ref_patch_with_borde_693;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd95) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_272_fu_2062 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_272_fu_2062 <= ref_patch_with_borde_694;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd96) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_273_fu_2058 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_273_fu_2058 <= ref_patch_with_borde_695;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd97) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_274_fu_2054 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_274_fu_2054 <= ref_patch_with_borde_696;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd98) & (div_t_reg_25406_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_275_fu_2050 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_275_fu_2050 <= ref_patch_with_borde_697;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg == 7'd126) & (div_t_reg_25406_pp1_iter1_reg == 2'd2)) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd127) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd125) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd124) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd123) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd122) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd121) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd120) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd119) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd118) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd117) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd116) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd115) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd114) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd113) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd112) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd111) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd110) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd109) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd108) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd107) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd106) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd105) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd104) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd103) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd102) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd101) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd100) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd99) & (div_t_reg_25406_pp1_iter1_reg == 2'd2))))) begin
        tmp_276_fu_2046 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_276_fu_2046 <= ref_patch_with_borde_698;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd0) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_277_fu_2042 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_277_fu_2042 <= ref_patch_with_borde_499;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd1) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_278_fu_2038 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_278_fu_2038 <= ref_patch_with_borde_500;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd2) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_279_fu_2034 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_279_fu_2034 <= ref_patch_with_borde_511;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd3) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_280_fu_2030 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_280_fu_2030 <= ref_patch_with_borde_522;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd4) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_281_fu_2026 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_281_fu_2026 <= ref_patch_with_borde_533;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd5) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_282_fu_2022 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_282_fu_2022 <= ref_patch_with_borde_544;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd6) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_283_fu_2018 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_283_fu_2018 <= ref_patch_with_borde_555;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd7) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_284_fu_2014 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_284_fu_2014 <= ref_patch_with_borde_566;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd8) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_285_fu_2010 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_285_fu_2010 <= ref_patch_with_borde_577;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd9) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_286_fu_2006 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_286_fu_2006 <= ref_patch_with_borde_588;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd10) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_287_fu_2002 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_287_fu_2002 <= ref_patch_with_borde_501;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd11) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_288_fu_1998 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_288_fu_1998 <= ref_patch_with_borde_502;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd12) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_289_fu_1994 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_289_fu_1994 <= ref_patch_with_borde_503;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd13) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_290_fu_1990 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_290_fu_1990 <= ref_patch_with_borde_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd14) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_291_fu_1986 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_291_fu_1986 <= ref_patch_with_borde_505;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd15) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_292_fu_1982 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_292_fu_1982 <= ref_patch_with_borde_506;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd16) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_293_fu_1978 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_293_fu_1978 <= ref_patch_with_borde_507;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd17) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_294_fu_1974 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_294_fu_1974 <= ref_patch_with_borde_508;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd18) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_295_fu_1970 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_295_fu_1970 <= ref_patch_with_borde_509;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd19) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_296_fu_1966 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_296_fu_1966 <= ref_patch_with_borde_510;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd20) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_297_fu_1962 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_297_fu_1962 <= ref_patch_with_borde_512;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd21) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_298_fu_1958 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_298_fu_1958 <= ref_patch_with_borde_513;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd22) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_299_fu_1954 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_299_fu_1954 <= ref_patch_with_borde_514;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd23) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_300_fu_1950 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_300_fu_1950 <= ref_patch_with_borde_515;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd24) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_301_fu_1946 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_301_fu_1946 <= ref_patch_with_borde_516;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd25) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_302_fu_1942 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_302_fu_1942 <= ref_patch_with_borde_517;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd26) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_303_fu_1938 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_303_fu_1938 <= ref_patch_with_borde_518;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd27) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_304_fu_1934 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_304_fu_1934 <= ref_patch_with_borde_519;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd28) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_305_fu_1930 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_305_fu_1930 <= ref_patch_with_borde_520;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd29) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_306_fu_1926 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_306_fu_1926 <= ref_patch_with_borde_521;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd30) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_307_fu_1922 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_307_fu_1922 <= ref_patch_with_borde_523;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd31) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_308_fu_1918 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_308_fu_1918 <= ref_patch_with_borde_524;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd32) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_309_fu_1914 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_309_fu_1914 <= ref_patch_with_borde_525;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd33) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_310_fu_1910 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_310_fu_1910 <= ref_patch_with_borde_526;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd34) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_311_fu_1906 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_311_fu_1906 <= ref_patch_with_borde_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd35) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_312_fu_1902 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_312_fu_1902 <= ref_patch_with_borde_528;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd36) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_313_fu_1898 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_313_fu_1898 <= ref_patch_with_borde_529;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd37) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_314_fu_1894 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_314_fu_1894 <= ref_patch_with_borde_530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd38) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_315_fu_1890 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_315_fu_1890 <= ref_patch_with_borde_531;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd39) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_316_fu_1886 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_316_fu_1886 <= ref_patch_with_borde_532;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd40) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_317_fu_1882 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_317_fu_1882 <= ref_patch_with_borde_534;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd41) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_318_fu_1878 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_318_fu_1878 <= ref_patch_with_borde_535;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd42) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_319_fu_1874 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_319_fu_1874 <= ref_patch_with_borde_536;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd43) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_320_fu_1870 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_320_fu_1870 <= ref_patch_with_borde_537;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd44) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_321_fu_1866 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_321_fu_1866 <= ref_patch_with_borde_538;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd45) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_322_fu_1862 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_322_fu_1862 <= ref_patch_with_borde_539;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd46) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_323_fu_1858 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_323_fu_1858 <= ref_patch_with_borde_540;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd47) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_324_fu_1854 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_324_fu_1854 <= ref_patch_with_borde_541;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd48) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_325_fu_1850 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_325_fu_1850 <= ref_patch_with_borde_542;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd49) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_326_fu_1846 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_326_fu_1846 <= ref_patch_with_borde_543;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd50) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_327_fu_1842 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_327_fu_1842 <= ref_patch_with_borde_545;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd51) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_328_fu_1838 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_328_fu_1838 <= ref_patch_with_borde_546;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd52) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_329_fu_1834 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_329_fu_1834 <= ref_patch_with_borde_547;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd53) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_330_fu_1830 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_330_fu_1830 <= ref_patch_with_borde_548;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd54) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_331_fu_1826 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_331_fu_1826 <= ref_patch_with_borde_549;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd55) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_332_fu_1822 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_332_fu_1822 <= ref_patch_with_borde_550;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd56) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_333_fu_1818 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_333_fu_1818 <= ref_patch_with_borde_551;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd57) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_334_fu_1814 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_334_fu_1814 <= ref_patch_with_borde_552;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd58) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_335_fu_1810 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_335_fu_1810 <= ref_patch_with_borde_553;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd59) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_336_fu_1806 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_336_fu_1806 <= ref_patch_with_borde_554;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd60) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_337_fu_1802 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_337_fu_1802 <= ref_patch_with_borde_556;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd61) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_338_fu_1798 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_338_fu_1798 <= ref_patch_with_borde_557;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd62) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_339_fu_1794 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_339_fu_1794 <= ref_patch_with_borde_558;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd63) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_340_fu_1790 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_340_fu_1790 <= ref_patch_with_borde_559;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd64) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_341_fu_1786 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_341_fu_1786 <= ref_patch_with_borde_560;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd65) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_342_fu_1782 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_342_fu_1782 <= ref_patch_with_borde_561;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd66) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_343_fu_1778 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_343_fu_1778 <= ref_patch_with_borde_562;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd67) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_344_fu_1774 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_344_fu_1774 <= ref_patch_with_borde_563;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd68) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_345_fu_1770 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_345_fu_1770 <= ref_patch_with_borde_564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd69) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_346_fu_1766 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_346_fu_1766 <= ref_patch_with_borde_565;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd70) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_347_fu_1762 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_347_fu_1762 <= ref_patch_with_borde_567;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd71) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_348_fu_1758 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_348_fu_1758 <= ref_patch_with_borde_568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd72) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_349_fu_1754 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_349_fu_1754 <= ref_patch_with_borde_569;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd73) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_350_fu_1750 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_350_fu_1750 <= ref_patch_with_borde_570;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd74) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_351_fu_1746 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_351_fu_1746 <= ref_patch_with_borde_571;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd75) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_352_fu_1742 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_352_fu_1742 <= ref_patch_with_borde_572;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd76) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_353_fu_1738 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_353_fu_1738 <= ref_patch_with_borde_573;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd77) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_354_fu_1734 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_354_fu_1734 <= ref_patch_with_borde_574;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd78) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_355_fu_1730 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_355_fu_1730 <= ref_patch_with_borde_575;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd79) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_356_fu_1726 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_356_fu_1726 <= ref_patch_with_borde_576;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd80) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_357_fu_1722 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_357_fu_1722 <= ref_patch_with_borde_578;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd81) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_358_fu_1718 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_358_fu_1718 <= ref_patch_with_borde_579;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd82) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_359_fu_1714 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_359_fu_1714 <= ref_patch_with_borde_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd83) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_360_fu_1710 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_360_fu_1710 <= ref_patch_with_borde_581;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd84) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_361_fu_1706 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_361_fu_1706 <= ref_patch_with_borde_582;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd85) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_362_fu_1702 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_362_fu_1702 <= ref_patch_with_borde_583;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd86) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_363_fu_1698 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_363_fu_1698 <= ref_patch_with_borde_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd87) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_364_fu_1694 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_364_fu_1694 <= ref_patch_with_borde_585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd88) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_365_fu_1690 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_365_fu_1690 <= ref_patch_with_borde_586;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd89) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_366_fu_1686 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_366_fu_1686 <= ref_patch_with_borde_587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd90) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_367_fu_1682 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_367_fu_1682 <= ref_patch_with_borde_589;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd91) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_368_fu_1678 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_368_fu_1678 <= ref_patch_with_borde_590;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd92) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_369_fu_1674 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_369_fu_1674 <= ref_patch_with_borde_591;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd93) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_370_fu_1670 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_370_fu_1670 <= ref_patch_with_borde_592;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd94) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_371_fu_1666 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_371_fu_1666 <= ref_patch_with_borde_593;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd95) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_372_fu_1662 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_372_fu_1662 <= ref_patch_with_borde_594;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd96) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_373_fu_1658 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_373_fu_1658 <= ref_patch_with_borde_595;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd97) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_374_fu_1654 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_374_fu_1654 <= ref_patch_with_borde_596;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd98) & (div_t_reg_25406_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_375_fu_1650 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_375_fu_1650 <= ref_patch_with_borde_597;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg == 7'd126) & (div_t_reg_25406_pp1_iter1_reg == 2'd1)) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd127) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd125) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd124) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd123) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd122) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd121) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd120) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd119) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd118) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd117) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd116) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd115) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd114) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd113) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd112) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd111) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd110) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd109) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd108) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd107) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd106) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd105) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd104) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd103) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd102) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd101) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd100) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd99) & (div_t_reg_25406_pp1_iter1_reg == 2'd1))))) begin
        tmp_376_fu_1646 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_376_fu_1646 <= ref_patch_with_borde_598;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd0) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_377_fu_1642 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_377_fu_1642 <= ref_patch_with_borde_399;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd1) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_378_fu_1638 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_378_fu_1638 <= ref_patch_with_borde_400;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd2) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_379_fu_1634 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_379_fu_1634 <= ref_patch_with_borde_411;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd3) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_380_fu_1630 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_380_fu_1630 <= ref_patch_with_borde_422;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd4) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_381_fu_1626 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_381_fu_1626 <= ref_patch_with_borde_433;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd5) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_382_fu_1622 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_382_fu_1622 <= ref_patch_with_borde_444;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd6) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_383_fu_1618 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_383_fu_1618 <= ref_patch_with_borde_455;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd7) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_384_fu_1614 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_384_fu_1614 <= ref_patch_with_borde_466;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd8) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_385_fu_1610 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_385_fu_1610 <= ref_patch_with_borde_477;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd9) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_386_fu_1606 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_386_fu_1606 <= ref_patch_with_borde_488;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd10) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_387_fu_1602 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_387_fu_1602 <= ref_patch_with_borde_401;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd11) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_388_fu_1598 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_388_fu_1598 <= ref_patch_with_borde_402;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd12) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_389_fu_1594 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_389_fu_1594 <= ref_patch_with_borde_403;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd13) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_390_fu_1590 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_390_fu_1590 <= ref_patch_with_borde_404;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd14) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_391_fu_1586 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_391_fu_1586 <= ref_patch_with_borde_405;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd15) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_392_fu_1582 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_392_fu_1582 <= ref_patch_with_borde_406;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd16) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_393_fu_1578 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_393_fu_1578 <= ref_patch_with_borde_407;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd17) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_394_fu_1574 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_394_fu_1574 <= ref_patch_with_borde_408;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd18) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_395_fu_1570 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_395_fu_1570 <= ref_patch_with_borde_409;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd19) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_396_fu_1566 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_396_fu_1566 <= ref_patch_with_borde_410;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd20) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_397_fu_1562 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_397_fu_1562 <= ref_patch_with_borde_412;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd21) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_398_fu_1558 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_398_fu_1558 <= ref_patch_with_borde_413;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd22) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_399_fu_1554 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_399_fu_1554 <= ref_patch_with_borde_414;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd23) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_400_fu_1550 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_400_fu_1550 <= ref_patch_with_borde_415;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd24) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_401_fu_1546 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_401_fu_1546 <= ref_patch_with_borde_416;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd25) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_402_fu_1542 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_402_fu_1542 <= ref_patch_with_borde_417;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd26) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_403_fu_1538 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_403_fu_1538 <= ref_patch_with_borde_418;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd27) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_404_fu_1534 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_404_fu_1534 <= ref_patch_with_borde_419;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd28) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_405_fu_1530 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_405_fu_1530 <= ref_patch_with_borde_420;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd29) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_406_fu_1526 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_406_fu_1526 <= ref_patch_with_borde_421;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd30) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_407_fu_1522 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_407_fu_1522 <= ref_patch_with_borde_423;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd31) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_408_fu_1518 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_408_fu_1518 <= ref_patch_with_borde_424;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd32) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_409_fu_1514 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_409_fu_1514 <= ref_patch_with_borde_425;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd33) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_410_fu_1510 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_410_fu_1510 <= ref_patch_with_borde_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd34) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_411_fu_1506 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_411_fu_1506 <= ref_patch_with_borde_427;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd35) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_412_fu_1502 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_412_fu_1502 <= ref_patch_with_borde_428;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd36) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_413_fu_1498 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_413_fu_1498 <= ref_patch_with_borde_429;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd37) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_414_fu_1494 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_414_fu_1494 <= ref_patch_with_borde_430;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd38) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_415_fu_1490 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_415_fu_1490 <= ref_patch_with_borde_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd39) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_416_fu_1486 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_416_fu_1486 <= ref_patch_with_borde_432;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd40) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_417_fu_1482 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_417_fu_1482 <= ref_patch_with_borde_434;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd41) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_418_fu_1478 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_418_fu_1478 <= ref_patch_with_borde_435;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd42) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_419_fu_1474 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_419_fu_1474 <= ref_patch_with_borde_436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd43) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_420_fu_1470 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_420_fu_1470 <= ref_patch_with_borde_437;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd44) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_421_fu_1466 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_421_fu_1466 <= ref_patch_with_borde_438;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd45) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_422_fu_1462 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_422_fu_1462 <= ref_patch_with_borde_439;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd46) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_423_fu_1458 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_423_fu_1458 <= ref_patch_with_borde_440;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd47) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_424_fu_1454 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_424_fu_1454 <= ref_patch_with_borde_441;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd48) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_425_fu_1450 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_425_fu_1450 <= ref_patch_with_borde_442;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd49) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_426_fu_1446 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_426_fu_1446 <= ref_patch_with_borde_443;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd50) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_427_fu_1442 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_427_fu_1442 <= ref_patch_with_borde_445;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd51) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_428_fu_1438 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_428_fu_1438 <= ref_patch_with_borde_446;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd52) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_429_fu_1434 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_429_fu_1434 <= ref_patch_with_borde_447;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd53) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_430_fu_1430 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_430_fu_1430 <= ref_patch_with_borde_448;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd54) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_431_fu_1426 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_431_fu_1426 <= ref_patch_with_borde_449;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd55) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_432_fu_1422 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_432_fu_1422 <= ref_patch_with_borde_450;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd56) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_433_fu_1418 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_433_fu_1418 <= ref_patch_with_borde_451;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd57) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_434_fu_1414 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_434_fu_1414 <= ref_patch_with_borde_452;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd58) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_435_fu_1410 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_435_fu_1410 <= ref_patch_with_borde_453;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd59) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_436_fu_1406 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_436_fu_1406 <= ref_patch_with_borde_454;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd60) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_437_fu_1402 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_437_fu_1402 <= ref_patch_with_borde_456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd61) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_438_fu_1398 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_438_fu_1398 <= ref_patch_with_borde_457;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd62) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_439_fu_1394 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_439_fu_1394 <= ref_patch_with_borde_458;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd63) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_440_fu_1390 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_440_fu_1390 <= ref_patch_with_borde_459;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd64) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_441_fu_1386 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_441_fu_1386 <= ref_patch_with_borde_460;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd65) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_442_fu_1382 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_442_fu_1382 <= ref_patch_with_borde_461;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd66) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_443_fu_1378 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_443_fu_1378 <= ref_patch_with_borde_462;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd67) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_444_fu_1374 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_444_fu_1374 <= ref_patch_with_borde_463;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd68) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_445_fu_1370 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_445_fu_1370 <= ref_patch_with_borde_464;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd69) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_446_fu_1366 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_446_fu_1366 <= ref_patch_with_borde_465;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd70) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_447_fu_1362 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_447_fu_1362 <= ref_patch_with_borde_467;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd71) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_448_fu_1358 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_448_fu_1358 <= ref_patch_with_borde_468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd72) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_449_fu_1354 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_449_fu_1354 <= ref_patch_with_borde_469;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd73) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_450_fu_1350 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_450_fu_1350 <= ref_patch_with_borde_470;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd74) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_451_fu_1346 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_451_fu_1346 <= ref_patch_with_borde_471;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd75) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_452_fu_1342 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_452_fu_1342 <= ref_patch_with_borde_472;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd76) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_453_fu_1338 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_453_fu_1338 <= ref_patch_with_borde_473;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd77) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_454_fu_1334 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_454_fu_1334 <= ref_patch_with_borde_474;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd78) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_455_fu_1330 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_455_fu_1330 <= ref_patch_with_borde_475;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd79) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_456_fu_1326 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_456_fu_1326 <= ref_patch_with_borde_476;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd80) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_457_fu_1322 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_457_fu_1322 <= ref_patch_with_borde_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd81) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_458_fu_1318 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_458_fu_1318 <= ref_patch_with_borde_479;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd82) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_459_fu_1314 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_459_fu_1314 <= ref_patch_with_borde_480;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd83) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_460_fu_1310 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_460_fu_1310 <= ref_patch_with_borde_481;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd84) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_461_fu_1306 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_461_fu_1306 <= ref_patch_with_borde_482;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd85) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_462_fu_1302 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_462_fu_1302 <= ref_patch_with_borde_483;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd86) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_463_fu_1298 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_463_fu_1298 <= ref_patch_with_borde_484;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd87) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_464_fu_1294 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_464_fu_1294 <= ref_patch_with_borde_485;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd88) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_465_fu_1290 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_465_fu_1290 <= ref_patch_with_borde_486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd89) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_466_fu_1286 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_466_fu_1286 <= ref_patch_with_borde_487;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd90) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_467_fu_1282 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_467_fu_1282 <= ref_patch_with_borde_489;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd91) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_468_fu_1278 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_468_fu_1278 <= ref_patch_with_borde_490;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd92) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_469_fu_1274 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_469_fu_1274 <= ref_patch_with_borde_491;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd93) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_470_fu_1270 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_470_fu_1270 <= ref_patch_with_borde_492;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd94) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_471_fu_1266 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_471_fu_1266 <= ref_patch_with_borde_493;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd95) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_472_fu_1262 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_472_fu_1262 <= ref_patch_with_borde_494;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd96) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_473_fu_1258 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_473_fu_1258 <= ref_patch_with_borde_495;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd97) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_474_fu_1254 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_474_fu_1254 <= ref_patch_with_borde_496;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd98) & (div_t_reg_25406_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_475_fu_1250 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_475_fu_1250 <= ref_patch_with_borde_497;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg == 7'd126) & (div_t_reg_25406_pp1_iter1_reg == 2'd0)) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd127) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd125) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd124) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd123) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd122) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd121) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd120) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd119) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd118) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd117) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd116) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd115) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd114) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd113) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd112) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd111) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd110) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd109) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd108) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd107) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd106) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd105) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd104) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd103) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd102) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd101) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd100) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))) | ((tmp_67_reg_25410_pp1_iter1_reg == 7'd99) & (div_t_reg_25406_pp1_iter1_reg == 2'd0))))) begin
        tmp_476_fu_1246 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_476_fu_1246 <= ref_patch_with_borde_498;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd2) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_79_fu_2834 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_79_fu_2834 <= ref_patch_with_borde_87;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd3) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_80_fu_2830 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_80_fu_2830 <= ref_patch_with_borde_76;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd4) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_81_fu_2826 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_81_fu_2826 <= ref_patch_with_borde_65;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd5) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_82_fu_2822 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_82_fu_2822 <= ref_patch_with_borde_54;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd6) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_83_fu_2818 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_83_fu_2818 <= ref_patch_with_borde_43;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd7) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_84_fu_2814 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_84_fu_2814 <= ref_patch_with_borde_32;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd8) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_85_fu_2810 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_85_fu_2810 <= ref_patch_with_borde_21;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd9) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_86_fu_2806 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_86_fu_2806 <= ref_patch_with_borde_10;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd10) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_87_fu_2802 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_87_fu_2802 <= ref_patch_with_borde_97;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd11) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_88_fu_2798 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_88_fu_2798 <= ref_patch_with_borde_96;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd12) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_89_fu_2794 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_89_fu_2794 <= ref_patch_with_borde_95;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd13) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_90_fu_2790 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_90_fu_2790 <= ref_patch_with_borde_94;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd14) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_91_fu_2786 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_91_fu_2786 <= ref_patch_with_borde_93;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd15) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_92_fu_2782 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_92_fu_2782 <= ref_patch_with_borde_92;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd16) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_93_fu_2778 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_93_fu_2778 <= ref_patch_with_borde_91;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd17) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_94_fu_2774 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_94_fu_2774 <= ref_patch_with_borde_90;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd18) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_95_fu_2770 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_95_fu_2770 <= ref_patch_with_borde_89;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd19) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_96_fu_2766 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_96_fu_2766 <= ref_patch_with_borde_88;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd20) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_97_fu_2762 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_97_fu_2762 <= ref_patch_with_borde_86;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd21) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_98_fu_2758 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_98_fu_2758 <= ref_patch_with_borde_85;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd22) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_99_fu_2754 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_99_fu_2754 <= ref_patch_with_borde_84;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd0) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_fu_2842 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_fu_2842 <= ref_patch_with_borde_99;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (tmp_67_reg_25410_pp1_iter1_reg == 7'd1) & (div_t_reg_25406_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        tmp_s_fu_2838 <= patches_addr_read_reg_25419;
    end else if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_s_fu_2838 <= ref_patch_with_borde_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) & (1'b0 == ap_block_state35_on_subcall_done))) begin
        H_inv_0_0_reg_28250 <= grp_compute_inverse_hess_3_fu_4698_ap_return_0;
        H_inv_0_1_reg_28256 <= grp_compute_inverse_hess_3_fu_4698_ap_return_1;
        H_inv_0_2_reg_28261 <= grp_compute_inverse_hess_3_fu_4698_ap_return_2;
        H_inv_0_3_reg_28266 <= grp_compute_inverse_hess_3_fu_4698_ap_return_3;
        H_inv_0_4_reg_28271 <= grp_compute_inverse_hess_3_fu_4698_ap_return_4;
        H_inv_0_5_reg_28276 <= grp_compute_inverse_hess_3_fu_4698_ap_return_5;
        H_inv_0_6_reg_28281 <= grp_compute_inverse_hess_3_fu_4698_ap_return_6;
        H_inv_0_7_reg_28286 <= grp_compute_inverse_hess_3_fu_4698_ap_return_7;
        H_inv_0_8_reg_28291 <= grp_compute_inverse_hess_3_fu_4698_ap_return_8;
        H_inv_1_0_reg_28301 <= grp_compute_inverse_hess_2_fu_4802_ap_return_0;
        H_inv_1_1_reg_28307 <= grp_compute_inverse_hess_2_fu_4802_ap_return_1;
        H_inv_1_2_reg_28312 <= grp_compute_inverse_hess_2_fu_4802_ap_return_2;
        H_inv_1_3_reg_28317 <= grp_compute_inverse_hess_2_fu_4802_ap_return_3;
        H_inv_1_4_reg_28322 <= grp_compute_inverse_hess_2_fu_4802_ap_return_4;
        H_inv_1_5_reg_28327 <= grp_compute_inverse_hess_2_fu_4802_ap_return_5;
        H_inv_1_6_reg_28332 <= grp_compute_inverse_hess_2_fu_4802_ap_return_6;
        H_inv_1_7_reg_28337 <= grp_compute_inverse_hess_2_fu_4802_ap_return_7;
        H_inv_1_8_reg_28342 <= grp_compute_inverse_hess_2_fu_4802_ap_return_8;
        H_inv_2_0_reg_28347 <= grp_compute_inverse_hess_1_fu_4906_ap_return_0;
        H_inv_2_1_reg_28353 <= grp_compute_inverse_hess_1_fu_4906_ap_return_1;
        H_inv_2_2_reg_28358 <= grp_compute_inverse_hess_1_fu_4906_ap_return_2;
        H_inv_2_3_reg_28363 <= grp_compute_inverse_hess_1_fu_4906_ap_return_3;
        H_inv_2_4_reg_28368 <= grp_compute_inverse_hess_1_fu_4906_ap_return_4;
        H_inv_2_5_reg_28373 <= grp_compute_inverse_hess_1_fu_4906_ap_return_5;
        H_inv_2_6_reg_28378 <= grp_compute_inverse_hess_1_fu_4906_ap_return_6;
        H_inv_2_7_reg_28383 <= grp_compute_inverse_hess_1_fu_4906_ap_return_7;
        H_inv_2_8_reg_28388 <= grp_compute_inverse_hess_1_fu_4906_ap_return_8;
        H_inv_3_0_reg_28398 <= grp_compute_inverse_hess_fu_5010_ap_return_0;
        H_inv_3_1_reg_28404 <= grp_compute_inverse_hess_fu_5010_ap_return_1;
        H_inv_3_2_reg_28409 <= grp_compute_inverse_hess_fu_5010_ap_return_2;
        H_inv_3_3_reg_28414 <= grp_compute_inverse_hess_fu_5010_ap_return_3;
        H_inv_3_4_reg_28419 <= grp_compute_inverse_hess_fu_5010_ap_return_4;
        H_inv_3_5_reg_28424 <= grp_compute_inverse_hess_fu_5010_ap_return_5;
        H_inv_3_6_reg_28429 <= grp_compute_inverse_hess_fu_5010_ap_return_6;
        H_inv_3_7_reg_28434 <= grp_compute_inverse_hess_fu_5010_ap_return_7;
        H_inv_3_8_reg_28439 <= grp_compute_inverse_hess_fu_5010_ap_return_8;
        tmp_478_reg_28296 <= grp_fu_5118_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_19595_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        UnifiedRetVal_i_reg_28505 <= UnifiedRetVal_i_fu_19733_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_68_reg_26236 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (p_t2_reg_26232 == 2'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cur_px_estimate_0_0 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (tmp_68_reg_26236 == 1'd1) & (p_t2_reg_26232 == 2'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cur_px_estimate_0_1 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_68_reg_26236 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (p_t2_reg_26232 == 2'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cur_px_estimate_1_0 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (tmp_68_reg_26236 == 1'd1) & (p_t2_reg_26232 == 2'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cur_px_estimate_1_1 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_68_reg_26236 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (p_t2_reg_26232 == 2'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cur_px_estimate_2_0 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (tmp_68_reg_26236 == 1'd1) & (p_t2_reg_26232 == 2'd2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cur_px_estimate_2_1 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_68_reg_26236 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (p_t2_reg_26232 == 2'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cur_px_estimate_3_0 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (tmp_68_reg_26236 == 1'd1) & (p_t2_reg_26232 == 2'd3) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cur_px_estimate_3_1 <= pos_r_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        debug_addr_reg_19745[61 : 0] <= tmp_65_fu_5143_p1[61 : 0];
        patches_addr_reg_19766 <= ref_patch_with_border_ptr;
        pos_addr_reg_19758[61 : 0] <= tmp_66_fu_5163_p1[61 : 0];
        pyr_addr_reg_19772 <= pyr_data_ptr;
        tmp_66_cast_reg_19751[61 : 0] <= tmp_66_cast_fu_5167_p1[61 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_10806_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        div_t_reg_25406 <= {{phi_mul_reg_4643[17:16]}};
        tmp_67_reg_25410 <= tmp_67_fu_10834_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        div_t_reg_25406_pp1_iter1_reg <= div_t_reg_25406;
        exitcond1_reg_25392 <= exitcond1_fu_10806_p2;
        tmp_67_reg_25410_pp1_iter1_reg <= tmp_67_reg_25410;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond3_reg_19778 <= exitcond3_fu_5189_p2;
        exitcond3_reg_19778_pp0_iter1_reg <= exitcond3_reg_19778;
        indvar_reg_4620_pp0_iter1_reg <= indvar_reg_4620;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond4_reg_28482 <= exitcond4_fu_19541_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        exitcond5_reg_28496 <= exitcond5_fu_19595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_next_reg_19782 <= indvar_next_fu_5195_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_14058_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        p_t2_reg_26232 <= {{indvar3_reg_4665[2:1]}};
        tmp_68_reg_26236 <= tmp_68_fu_14080_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_25392 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        patches_addr_read_reg_25419 <= patches_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        pos_addr_1_reg_28454[62 : 0] <= cur_px_estimate_ptr6_fu_15901_p1[62 : 0];
        tmp_82_2_reg_28460 <= grp_fu_5118_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1))) begin
        pos_addr_2_reg_28465[62 : 0] <= cur_px_estimate_ptr6_4_fu_15916_p1[62 : 0];
        pos_addr_3_reg_28476[62 : 0] <= cur_px_estimate_ptr6_5_fu_15931_p1[62 : 0];
        tmp_82_3_reg_28471 <= grp_fu_5118_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_reg_19778 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pyr_addr_read_reg_19787 <= pyr_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (pos_r_BVALID == 1'b1))) begin
        ref_patch_with_borde <= tmp_176_fu_2446;
        ref_patch_with_borde_1 <= tmp_175_fu_2450;
        ref_patch_with_borde_10 <= tmp_86_fu_2806;
        ref_patch_with_borde_11 <= tmp_166_fu_2486;
        ref_patch_with_borde_12 <= tmp_165_fu_2490;
        ref_patch_with_borde_13 <= tmp_164_fu_2494;
        ref_patch_with_borde_14 <= tmp_163_fu_2498;
        ref_patch_with_borde_15 <= tmp_162_fu_2502;
        ref_patch_with_borde_16 <= tmp_161_fu_2506;
        ref_patch_with_borde_17 <= tmp_160_fu_2510;
        ref_patch_with_borde_18 <= tmp_159_fu_2514;
        ref_patch_with_borde_19 <= tmp_158_fu_2518;
        ref_patch_with_borde_2 <= tmp_174_fu_2454;
        ref_patch_with_borde_20 <= tmp_157_fu_2522;
        ref_patch_with_borde_21 <= tmp_85_fu_2810;
        ref_patch_with_borde_22 <= tmp_156_fu_2526;
        ref_patch_with_borde_23 <= tmp_155_fu_2530;
        ref_patch_with_borde_24 <= tmp_154_fu_2534;
        ref_patch_with_borde_25 <= tmp_153_fu_2538;
        ref_patch_with_borde_26 <= tmp_152_fu_2542;
        ref_patch_with_borde_27 <= tmp_151_fu_2546;
        ref_patch_with_borde_28 <= tmp_150_fu_2550;
        ref_patch_with_borde_29 <= tmp_149_fu_2554;
        ref_patch_with_borde_3 <= tmp_173_fu_2458;
        ref_patch_with_borde_30 <= tmp_148_fu_2558;
        ref_patch_with_borde_31 <= tmp_147_fu_2562;
        ref_patch_with_borde_32 <= tmp_84_fu_2814;
        ref_patch_with_borde_33 <= tmp_146_fu_2566;
        ref_patch_with_borde_34 <= tmp_145_fu_2570;
        ref_patch_with_borde_35 <= tmp_144_fu_2574;
        ref_patch_with_borde_36 <= tmp_143_fu_2578;
        ref_patch_with_borde_37 <= tmp_142_fu_2582;
        ref_patch_with_borde_38 <= tmp_141_fu_2586;
        ref_patch_with_borde_39 <= tmp_140_fu_2590;
        ref_patch_with_borde_399 <= tmp_377_fu_1642;
        ref_patch_with_borde_4 <= tmp_172_fu_2462;
        ref_patch_with_borde_40 <= tmp_139_fu_2594;
        ref_patch_with_borde_400 <= tmp_378_fu_1638;
        ref_patch_with_borde_401 <= tmp_387_fu_1602;
        ref_patch_with_borde_402 <= tmp_388_fu_1598;
        ref_patch_with_borde_403 <= tmp_389_fu_1594;
        ref_patch_with_borde_404 <= tmp_390_fu_1590;
        ref_patch_with_borde_405 <= tmp_391_fu_1586;
        ref_patch_with_borde_406 <= tmp_392_fu_1582;
        ref_patch_with_borde_407 <= tmp_393_fu_1578;
        ref_patch_with_borde_408 <= tmp_394_fu_1574;
        ref_patch_with_borde_409 <= tmp_395_fu_1570;
        ref_patch_with_borde_41 <= tmp_138_fu_2598;
        ref_patch_with_borde_410 <= tmp_396_fu_1566;
        ref_patch_with_borde_411 <= tmp_379_fu_1634;
        ref_patch_with_borde_412 <= tmp_397_fu_1562;
        ref_patch_with_borde_413 <= tmp_398_fu_1558;
        ref_patch_with_borde_414 <= tmp_399_fu_1554;
        ref_patch_with_borde_415 <= tmp_400_fu_1550;
        ref_patch_with_borde_416 <= tmp_401_fu_1546;
        ref_patch_with_borde_417 <= tmp_402_fu_1542;
        ref_patch_with_borde_418 <= tmp_403_fu_1538;
        ref_patch_with_borde_419 <= tmp_404_fu_1534;
        ref_patch_with_borde_42 <= tmp_137_fu_2602;
        ref_patch_with_borde_420 <= tmp_405_fu_1530;
        ref_patch_with_borde_421 <= tmp_406_fu_1526;
        ref_patch_with_borde_422 <= tmp_380_fu_1630;
        ref_patch_with_borde_423 <= tmp_407_fu_1522;
        ref_patch_with_borde_424 <= tmp_408_fu_1518;
        ref_patch_with_borde_425 <= tmp_409_fu_1514;
        ref_patch_with_borde_426 <= tmp_410_fu_1510;
        ref_patch_with_borde_427 <= tmp_411_fu_1506;
        ref_patch_with_borde_428 <= tmp_412_fu_1502;
        ref_patch_with_borde_429 <= tmp_413_fu_1498;
        ref_patch_with_borde_43 <= tmp_83_fu_2818;
        ref_patch_with_borde_430 <= tmp_414_fu_1494;
        ref_patch_with_borde_431 <= tmp_415_fu_1490;
        ref_patch_with_borde_432 <= tmp_416_fu_1486;
        ref_patch_with_borde_433 <= tmp_381_fu_1626;
        ref_patch_with_borde_434 <= tmp_417_fu_1482;
        ref_patch_with_borde_435 <= tmp_418_fu_1478;
        ref_patch_with_borde_436 <= tmp_419_fu_1474;
        ref_patch_with_borde_437 <= tmp_420_fu_1470;
        ref_patch_with_borde_438 <= tmp_421_fu_1466;
        ref_patch_with_borde_439 <= tmp_422_fu_1462;
        ref_patch_with_borde_44 <= tmp_136_fu_2606;
        ref_patch_with_borde_440 <= tmp_423_fu_1458;
        ref_patch_with_borde_441 <= tmp_424_fu_1454;
        ref_patch_with_borde_442 <= tmp_425_fu_1450;
        ref_patch_with_borde_443 <= tmp_426_fu_1446;
        ref_patch_with_borde_444 <= tmp_382_fu_1622;
        ref_patch_with_borde_445 <= tmp_427_fu_1442;
        ref_patch_with_borde_446 <= tmp_428_fu_1438;
        ref_patch_with_borde_447 <= tmp_429_fu_1434;
        ref_patch_with_borde_448 <= tmp_430_fu_1430;
        ref_patch_with_borde_449 <= tmp_431_fu_1426;
        ref_patch_with_borde_45 <= tmp_135_fu_2610;
        ref_patch_with_borde_450 <= tmp_432_fu_1422;
        ref_patch_with_borde_451 <= tmp_433_fu_1418;
        ref_patch_with_borde_452 <= tmp_434_fu_1414;
        ref_patch_with_borde_453 <= tmp_435_fu_1410;
        ref_patch_with_borde_454 <= tmp_436_fu_1406;
        ref_patch_with_borde_455 <= tmp_383_fu_1618;
        ref_patch_with_borde_456 <= tmp_437_fu_1402;
        ref_patch_with_borde_457 <= tmp_438_fu_1398;
        ref_patch_with_borde_458 <= tmp_439_fu_1394;
        ref_patch_with_borde_459 <= tmp_440_fu_1390;
        ref_patch_with_borde_46 <= tmp_134_fu_2614;
        ref_patch_with_borde_460 <= tmp_441_fu_1386;
        ref_patch_with_borde_461 <= tmp_442_fu_1382;
        ref_patch_with_borde_462 <= tmp_443_fu_1378;
        ref_patch_with_borde_463 <= tmp_444_fu_1374;
        ref_patch_with_borde_464 <= tmp_445_fu_1370;
        ref_patch_with_borde_465 <= tmp_446_fu_1366;
        ref_patch_with_borde_466 <= tmp_384_fu_1614;
        ref_patch_with_borde_467 <= tmp_447_fu_1362;
        ref_patch_with_borde_468 <= tmp_448_fu_1358;
        ref_patch_with_borde_469 <= tmp_449_fu_1354;
        ref_patch_with_borde_47 <= tmp_133_fu_2618;
        ref_patch_with_borde_470 <= tmp_450_fu_1350;
        ref_patch_with_borde_471 <= tmp_451_fu_1346;
        ref_patch_with_borde_472 <= tmp_452_fu_1342;
        ref_patch_with_borde_473 <= tmp_453_fu_1338;
        ref_patch_with_borde_474 <= tmp_454_fu_1334;
        ref_patch_with_borde_475 <= tmp_455_fu_1330;
        ref_patch_with_borde_476 <= tmp_456_fu_1326;
        ref_patch_with_borde_477 <= tmp_385_fu_1610;
        ref_patch_with_borde_478 <= tmp_457_fu_1322;
        ref_patch_with_borde_479 <= tmp_458_fu_1318;
        ref_patch_with_borde_48 <= tmp_132_fu_2622;
        ref_patch_with_borde_480 <= tmp_459_fu_1314;
        ref_patch_with_borde_481 <= tmp_460_fu_1310;
        ref_patch_with_borde_482 <= tmp_461_fu_1306;
        ref_patch_with_borde_483 <= tmp_462_fu_1302;
        ref_patch_with_borde_484 <= tmp_463_fu_1298;
        ref_patch_with_borde_485 <= tmp_464_fu_1294;
        ref_patch_with_borde_486 <= tmp_465_fu_1290;
        ref_patch_with_borde_487 <= tmp_466_fu_1286;
        ref_patch_with_borde_488 <= tmp_386_fu_1606;
        ref_patch_with_borde_489 <= tmp_467_fu_1282;
        ref_patch_with_borde_49 <= tmp_131_fu_2626;
        ref_patch_with_borde_490 <= tmp_468_fu_1278;
        ref_patch_with_borde_491 <= tmp_469_fu_1274;
        ref_patch_with_borde_492 <= tmp_470_fu_1270;
        ref_patch_with_borde_493 <= tmp_471_fu_1266;
        ref_patch_with_borde_494 <= tmp_472_fu_1262;
        ref_patch_with_borde_495 <= tmp_473_fu_1258;
        ref_patch_with_borde_496 <= tmp_474_fu_1254;
        ref_patch_with_borde_497 <= tmp_475_fu_1250;
        ref_patch_with_borde_498 <= tmp_476_fu_1246;
        ref_patch_with_borde_499 <= tmp_277_fu_2042;
        ref_patch_with_borde_5 <= tmp_171_fu_2466;
        ref_patch_with_borde_50 <= tmp_130_fu_2630;
        ref_patch_with_borde_500 <= tmp_278_fu_2038;
        ref_patch_with_borde_501 <= tmp_287_fu_2002;
        ref_patch_with_borde_502 <= tmp_288_fu_1998;
        ref_patch_with_borde_503 <= tmp_289_fu_1994;
        ref_patch_with_borde_504 <= tmp_290_fu_1990;
        ref_patch_with_borde_505 <= tmp_291_fu_1986;
        ref_patch_with_borde_506 <= tmp_292_fu_1982;
        ref_patch_with_borde_507 <= tmp_293_fu_1978;
        ref_patch_with_borde_508 <= tmp_294_fu_1974;
        ref_patch_with_borde_509 <= tmp_295_fu_1970;
        ref_patch_with_borde_51 <= tmp_129_fu_2634;
        ref_patch_with_borde_510 <= tmp_296_fu_1966;
        ref_patch_with_borde_511 <= tmp_279_fu_2034;
        ref_patch_with_borde_512 <= tmp_297_fu_1962;
        ref_patch_with_borde_513 <= tmp_298_fu_1958;
        ref_patch_with_borde_514 <= tmp_299_fu_1954;
        ref_patch_with_borde_515 <= tmp_300_fu_1950;
        ref_patch_with_borde_516 <= tmp_301_fu_1946;
        ref_patch_with_borde_517 <= tmp_302_fu_1942;
        ref_patch_with_borde_518 <= tmp_303_fu_1938;
        ref_patch_with_borde_519 <= tmp_304_fu_1934;
        ref_patch_with_borde_52 <= tmp_128_fu_2638;
        ref_patch_with_borde_520 <= tmp_305_fu_1930;
        ref_patch_with_borde_521 <= tmp_306_fu_1926;
        ref_patch_with_borde_522 <= tmp_280_fu_2030;
        ref_patch_with_borde_523 <= tmp_307_fu_1922;
        ref_patch_with_borde_524 <= tmp_308_fu_1918;
        ref_patch_with_borde_525 <= tmp_309_fu_1914;
        ref_patch_with_borde_526 <= tmp_310_fu_1910;
        ref_patch_with_borde_527 <= tmp_311_fu_1906;
        ref_patch_with_borde_528 <= tmp_312_fu_1902;
        ref_patch_with_borde_529 <= tmp_313_fu_1898;
        ref_patch_with_borde_53 <= tmp_127_fu_2642;
        ref_patch_with_borde_530 <= tmp_314_fu_1894;
        ref_patch_with_borde_531 <= tmp_315_fu_1890;
        ref_patch_with_borde_532 <= tmp_316_fu_1886;
        ref_patch_with_borde_533 <= tmp_281_fu_2026;
        ref_patch_with_borde_534 <= tmp_317_fu_1882;
        ref_patch_with_borde_535 <= tmp_318_fu_1878;
        ref_patch_with_borde_536 <= tmp_319_fu_1874;
        ref_patch_with_borde_537 <= tmp_320_fu_1870;
        ref_patch_with_borde_538 <= tmp_321_fu_1866;
        ref_patch_with_borde_539 <= tmp_322_fu_1862;
        ref_patch_with_borde_54 <= tmp_82_fu_2822;
        ref_patch_with_borde_540 <= tmp_323_fu_1858;
        ref_patch_with_borde_541 <= tmp_324_fu_1854;
        ref_patch_with_borde_542 <= tmp_325_fu_1850;
        ref_patch_with_borde_543 <= tmp_326_fu_1846;
        ref_patch_with_borde_544 <= tmp_282_fu_2022;
        ref_patch_with_borde_545 <= tmp_327_fu_1842;
        ref_patch_with_borde_546 <= tmp_328_fu_1838;
        ref_patch_with_borde_547 <= tmp_329_fu_1834;
        ref_patch_with_borde_548 <= tmp_330_fu_1830;
        ref_patch_with_borde_549 <= tmp_331_fu_1826;
        ref_patch_with_borde_55 <= tmp_126_fu_2646;
        ref_patch_with_borde_550 <= tmp_332_fu_1822;
        ref_patch_with_borde_551 <= tmp_333_fu_1818;
        ref_patch_with_borde_552 <= tmp_334_fu_1814;
        ref_patch_with_borde_553 <= tmp_335_fu_1810;
        ref_patch_with_borde_554 <= tmp_336_fu_1806;
        ref_patch_with_borde_555 <= tmp_283_fu_2018;
        ref_patch_with_borde_556 <= tmp_337_fu_1802;
        ref_patch_with_borde_557 <= tmp_338_fu_1798;
        ref_patch_with_borde_558 <= tmp_339_fu_1794;
        ref_patch_with_borde_559 <= tmp_340_fu_1790;
        ref_patch_with_borde_56 <= tmp_125_fu_2650;
        ref_patch_with_borde_560 <= tmp_341_fu_1786;
        ref_patch_with_borde_561 <= tmp_342_fu_1782;
        ref_patch_with_borde_562 <= tmp_343_fu_1778;
        ref_patch_with_borde_563 <= tmp_344_fu_1774;
        ref_patch_with_borde_564 <= tmp_345_fu_1770;
        ref_patch_with_borde_565 <= tmp_346_fu_1766;
        ref_patch_with_borde_566 <= tmp_284_fu_2014;
        ref_patch_with_borde_567 <= tmp_347_fu_1762;
        ref_patch_with_borde_568 <= tmp_348_fu_1758;
        ref_patch_with_borde_569 <= tmp_349_fu_1754;
        ref_patch_with_borde_57 <= tmp_124_fu_2654;
        ref_patch_with_borde_570 <= tmp_350_fu_1750;
        ref_patch_with_borde_571 <= tmp_351_fu_1746;
        ref_patch_with_borde_572 <= tmp_352_fu_1742;
        ref_patch_with_borde_573 <= tmp_353_fu_1738;
        ref_patch_with_borde_574 <= tmp_354_fu_1734;
        ref_patch_with_borde_575 <= tmp_355_fu_1730;
        ref_patch_with_borde_576 <= tmp_356_fu_1726;
        ref_patch_with_borde_577 <= tmp_285_fu_2010;
        ref_patch_with_borde_578 <= tmp_357_fu_1722;
        ref_patch_with_borde_579 <= tmp_358_fu_1718;
        ref_patch_with_borde_58 <= tmp_123_fu_2658;
        ref_patch_with_borde_580 <= tmp_359_fu_1714;
        ref_patch_with_borde_581 <= tmp_360_fu_1710;
        ref_patch_with_borde_582 <= tmp_361_fu_1706;
        ref_patch_with_borde_583 <= tmp_362_fu_1702;
        ref_patch_with_borde_584 <= tmp_363_fu_1698;
        ref_patch_with_borde_585 <= tmp_364_fu_1694;
        ref_patch_with_borde_586 <= tmp_365_fu_1690;
        ref_patch_with_borde_587 <= tmp_366_fu_1686;
        ref_patch_with_borde_588 <= tmp_286_fu_2006;
        ref_patch_with_borde_589 <= tmp_367_fu_1682;
        ref_patch_with_borde_59 <= tmp_122_fu_2662;
        ref_patch_with_borde_590 <= tmp_368_fu_1678;
        ref_patch_with_borde_591 <= tmp_369_fu_1674;
        ref_patch_with_borde_592 <= tmp_370_fu_1670;
        ref_patch_with_borde_593 <= tmp_371_fu_1666;
        ref_patch_with_borde_594 <= tmp_372_fu_1662;
        ref_patch_with_borde_595 <= tmp_373_fu_1658;
        ref_patch_with_borde_596 <= tmp_374_fu_1654;
        ref_patch_with_borde_597 <= tmp_375_fu_1650;
        ref_patch_with_borde_598 <= tmp_376_fu_1646;
        ref_patch_with_borde_599 <= tmp_177_fu_2442;
        ref_patch_with_borde_6 <= tmp_170_fu_2470;
        ref_patch_with_borde_60 <= tmp_121_fu_2666;
        ref_patch_with_borde_600 <= tmp_178_fu_2438;
        ref_patch_with_borde_601 <= tmp_187_fu_2402;
        ref_patch_with_borde_602 <= tmp_188_fu_2398;
        ref_patch_with_borde_603 <= tmp_189_fu_2394;
        ref_patch_with_borde_604 <= tmp_190_fu_2390;
        ref_patch_with_borde_605 <= tmp_191_fu_2386;
        ref_patch_with_borde_606 <= tmp_192_fu_2382;
        ref_patch_with_borde_607 <= tmp_193_fu_2378;
        ref_patch_with_borde_608 <= tmp_194_fu_2374;
        ref_patch_with_borde_609 <= tmp_195_fu_2370;
        ref_patch_with_borde_61 <= tmp_120_fu_2670;
        ref_patch_with_borde_610 <= tmp_196_fu_2366;
        ref_patch_with_borde_611 <= tmp_179_fu_2434;
        ref_patch_with_borde_612 <= tmp_197_fu_2362;
        ref_patch_with_borde_613 <= tmp_198_fu_2358;
        ref_patch_with_borde_614 <= tmp_199_fu_2354;
        ref_patch_with_borde_615 <= tmp_200_fu_2350;
        ref_patch_with_borde_616 <= tmp_201_fu_2346;
        ref_patch_with_borde_617 <= tmp_202_fu_2342;
        ref_patch_with_borde_618 <= tmp_203_fu_2338;
        ref_patch_with_borde_619 <= tmp_204_fu_2334;
        ref_patch_with_borde_62 <= tmp_119_fu_2674;
        ref_patch_with_borde_620 <= tmp_205_fu_2330;
        ref_patch_with_borde_621 <= tmp_206_fu_2326;
        ref_patch_with_borde_622 <= tmp_180_fu_2430;
        ref_patch_with_borde_623 <= tmp_207_fu_2322;
        ref_patch_with_borde_624 <= tmp_208_fu_2318;
        ref_patch_with_borde_625 <= tmp_209_fu_2314;
        ref_patch_with_borde_626 <= tmp_210_fu_2310;
        ref_patch_with_borde_627 <= tmp_211_fu_2306;
        ref_patch_with_borde_628 <= tmp_212_fu_2302;
        ref_patch_with_borde_629 <= tmp_213_fu_2298;
        ref_patch_with_borde_63 <= tmp_118_fu_2678;
        ref_patch_with_borde_630 <= tmp_214_fu_2294;
        ref_patch_with_borde_631 <= tmp_215_fu_2290;
        ref_patch_with_borde_632 <= tmp_216_fu_2286;
        ref_patch_with_borde_633 <= tmp_181_fu_2426;
        ref_patch_with_borde_634 <= tmp_217_fu_2282;
        ref_patch_with_borde_635 <= tmp_218_fu_2278;
        ref_patch_with_borde_636 <= tmp_219_fu_2274;
        ref_patch_with_borde_637 <= tmp_220_fu_2270;
        ref_patch_with_borde_638 <= tmp_221_fu_2266;
        ref_patch_with_borde_639 <= tmp_222_fu_2262;
        ref_patch_with_borde_64 <= tmp_117_fu_2682;
        ref_patch_with_borde_640 <= tmp_223_fu_2258;
        ref_patch_with_borde_641 <= tmp_224_fu_2254;
        ref_patch_with_borde_642 <= tmp_225_fu_2250;
        ref_patch_with_borde_643 <= tmp_226_fu_2246;
        ref_patch_with_borde_644 <= tmp_182_fu_2422;
        ref_patch_with_borde_645 <= tmp_227_fu_2242;
        ref_patch_with_borde_646 <= tmp_228_fu_2238;
        ref_patch_with_borde_647 <= tmp_229_fu_2234;
        ref_patch_with_borde_648 <= tmp_230_fu_2230;
        ref_patch_with_borde_649 <= tmp_231_fu_2226;
        ref_patch_with_borde_65 <= tmp_81_fu_2826;
        ref_patch_with_borde_650 <= tmp_232_fu_2222;
        ref_patch_with_borde_651 <= tmp_233_fu_2218;
        ref_patch_with_borde_652 <= tmp_234_fu_2214;
        ref_patch_with_borde_653 <= tmp_235_fu_2210;
        ref_patch_with_borde_654 <= tmp_236_fu_2206;
        ref_patch_with_borde_655 <= tmp_183_fu_2418;
        ref_patch_with_borde_656 <= tmp_237_fu_2202;
        ref_patch_with_borde_657 <= tmp_238_fu_2198;
        ref_patch_with_borde_658 <= tmp_239_fu_2194;
        ref_patch_with_borde_659 <= tmp_240_fu_2190;
        ref_patch_with_borde_66 <= tmp_116_fu_2686;
        ref_patch_with_borde_660 <= tmp_241_fu_2186;
        ref_patch_with_borde_661 <= tmp_242_fu_2182;
        ref_patch_with_borde_662 <= tmp_243_fu_2178;
        ref_patch_with_borde_663 <= tmp_244_fu_2174;
        ref_patch_with_borde_664 <= tmp_245_fu_2170;
        ref_patch_with_borde_665 <= tmp_246_fu_2166;
        ref_patch_with_borde_666 <= tmp_184_fu_2414;
        ref_patch_with_borde_667 <= tmp_247_fu_2162;
        ref_patch_with_borde_668 <= tmp_248_fu_2158;
        ref_patch_with_borde_669 <= tmp_249_fu_2154;
        ref_patch_with_borde_67 <= tmp_115_fu_2690;
        ref_patch_with_borde_670 <= tmp_250_fu_2150;
        ref_patch_with_borde_671 <= tmp_251_fu_2146;
        ref_patch_with_borde_672 <= tmp_252_fu_2142;
        ref_patch_with_borde_673 <= tmp_253_fu_2138;
        ref_patch_with_borde_674 <= tmp_254_fu_2134;
        ref_patch_with_borde_675 <= tmp_255_fu_2130;
        ref_patch_with_borde_676 <= tmp_256_fu_2126;
        ref_patch_with_borde_677 <= tmp_185_fu_2410;
        ref_patch_with_borde_678 <= tmp_257_fu_2122;
        ref_patch_with_borde_679 <= tmp_258_fu_2118;
        ref_patch_with_borde_68 <= tmp_114_fu_2694;
        ref_patch_with_borde_680 <= tmp_259_fu_2114;
        ref_patch_with_borde_681 <= tmp_260_fu_2110;
        ref_patch_with_borde_682 <= tmp_261_fu_2106;
        ref_patch_with_borde_683 <= tmp_262_fu_2102;
        ref_patch_with_borde_684 <= tmp_263_fu_2098;
        ref_patch_with_borde_685 <= tmp_264_fu_2094;
        ref_patch_with_borde_686 <= tmp_265_fu_2090;
        ref_patch_with_borde_687 <= tmp_266_fu_2086;
        ref_patch_with_borde_688 <= tmp_186_fu_2406;
        ref_patch_with_borde_689 <= tmp_267_fu_2082;
        ref_patch_with_borde_69 <= tmp_113_fu_2698;
        ref_patch_with_borde_690 <= tmp_268_fu_2078;
        ref_patch_with_borde_691 <= tmp_269_fu_2074;
        ref_patch_with_borde_692 <= tmp_270_fu_2070;
        ref_patch_with_borde_693 <= tmp_271_fu_2066;
        ref_patch_with_borde_694 <= tmp_272_fu_2062;
        ref_patch_with_borde_695 <= tmp_273_fu_2058;
        ref_patch_with_borde_696 <= tmp_274_fu_2054;
        ref_patch_with_borde_697 <= tmp_275_fu_2050;
        ref_patch_with_borde_698 <= tmp_276_fu_2046;
        ref_patch_with_borde_7 <= tmp_169_fu_2474;
        ref_patch_with_borde_70 <= tmp_112_fu_2702;
        ref_patch_with_borde_71 <= tmp_111_fu_2706;
        ref_patch_with_borde_72 <= tmp_110_fu_2710;
        ref_patch_with_borde_73 <= tmp_109_fu_2714;
        ref_patch_with_borde_74 <= tmp_108_fu_2718;
        ref_patch_with_borde_75 <= tmp_107_fu_2722;
        ref_patch_with_borde_76 <= tmp_80_fu_2830;
        ref_patch_with_borde_77 <= tmp_106_fu_2726;
        ref_patch_with_borde_78 <= tmp_105_fu_2730;
        ref_patch_with_borde_79 <= tmp_104_fu_2734;
        ref_patch_with_borde_8 <= tmp_168_fu_2478;
        ref_patch_with_borde_80 <= tmp_103_fu_2738;
        ref_patch_with_borde_81 <= tmp_102_fu_2742;
        ref_patch_with_borde_82 <= tmp_101_fu_2746;
        ref_patch_with_borde_83 <= tmp_100_fu_2750;
        ref_patch_with_borde_84 <= tmp_99_fu_2754;
        ref_patch_with_borde_85 <= tmp_98_fu_2758;
        ref_patch_with_borde_86 <= tmp_97_fu_2762;
        ref_patch_with_borde_87 <= tmp_79_fu_2834;
        ref_patch_with_borde_88 <= tmp_96_fu_2766;
        ref_patch_with_borde_89 <= tmp_95_fu_2770;
        ref_patch_with_borde_9 <= tmp_167_fu_2482;
        ref_patch_with_borde_90 <= tmp_94_fu_2774;
        ref_patch_with_borde_91 <= tmp_93_fu_2778;
        ref_patch_with_borde_92 <= tmp_92_fu_2782;
        ref_patch_with_borde_93 <= tmp_91_fu_2786;
        ref_patch_with_borde_94 <= tmp_90_fu_2790;
        ref_patch_with_borde_95 <= tmp_89_fu_2794;
        ref_patch_with_borde_96 <= tmp_88_fu_2798;
        ref_patch_with_borde_97 <= tmp_87_fu_2802;
        ref_patch_with_borde_98 <= tmp_s_fu_2838;
        ref_patch_with_borde_99 <= tmp_fu_2842;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | ((1'b1 == ap_CS_fsm_state35) & (1'b0 == ap_block_state35_on_subcall_done)))) begin
        reg_5121 <= pyr_data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state42) & (ap_sig_ioackin_pos_r_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state39) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_sig_ioackin_pos_r_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state40) & (1'b0 == ap_block_state40_io)))) begin
        reg_5125 <= grp_fu_5114_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_19541_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_480_reg_28491 <= tmp_480_fu_19553_p38;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_82_1_reg_28444 <= grp_fu_5118_p1;
    end
end

always @ (*) begin
    if ((exitcond3_fu_5189_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond1_fu_10806_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_14058_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state29 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state29 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond4_fu_19541_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state49 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state49 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond5_fu_19595_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state56 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state56 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) & (pos_r_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_reg_19778 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_phi_fu_4624_p4 = indvar_next_reg_19782;
    end else begin
        ap_phi_mux_indvar_phi_fu_4624_p4 = indvar_reg_4620;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) & (pos_r_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_debug_AWREADY == 1'b0)) begin
        ap_sig_ioackin_debug_AWREADY = debug_AWREADY;
    end else begin
        ap_sig_ioackin_debug_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_debug_WREADY == 1'b0)) begin
        ap_sig_ioackin_debug_WREADY = debug_WREADY;
    end else begin
        ap_sig_ioackin_debug_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_patches_ARREADY == 1'b0)) begin
        ap_sig_ioackin_patches_ARREADY = patches_ARREADY;
    end else begin
        ap_sig_ioackin_patches_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_pos_r_ARREADY == 1'b0)) begin
        ap_sig_ioackin_pos_r_ARREADY = pos_r_ARREADY;
    end else begin
        ap_sig_ioackin_pos_r_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_pos_r_AWREADY == 1'b0)) begin
        ap_sig_ioackin_pos_r_AWREADY = pos_r_AWREADY;
    end else begin
        ap_sig_ioackin_pos_r_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_pos_r_WREADY == 1'b0)) begin
        ap_sig_ioackin_pos_r_WREADY = pos_r_WREADY;
    end else begin
        ap_sig_ioackin_pos_r_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_pyr_ARREADY == 1'b0)) begin
        ap_sig_ioackin_pyr_ARREADY = pyr_ARREADY;
    end else begin
        ap_sig_ioackin_pyr_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) & (1'b0 == ap_block_state40_io))) begin
        converged_ap_vld = 1'b1;
    end else begin
        converged_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_debug_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state31))) begin
        debug_AWVALID = 1'b1;
    end else begin
        debug_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) & (debug_BVALID == 1'b1))) begin
        debug_BREADY = 1'b1;
    end else begin
        debug_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_reg_28482 == 1'd0) & (1'b0 == ap_block_pp3_stage0_01001) & (ap_reg_ioackin_debug_WREADY == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        debug_WVALID = 1'b1;
    end else begin
        debug_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        debug_blk_n_AW = m_axi_debug_AWREADY;
    end else begin
        debug_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        debug_blk_n_B = m_axi_debug_BVALID;
    end else begin
        debug_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (exitcond4_reg_28482 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        debug_blk_n_W = m_axi_debug_WREADY;
    end else begin
        debug_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | ((1'b1 == ap_CS_fsm_state42) & (ap_sig_ioackin_pos_r_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state39) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (ap_sig_ioackin_pos_r_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state40) & (1'b0 == ap_block_state40_io)))) begin
        grp_fu_5114_ce = 1'b1;
    end else begin
        grp_fu_5114_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_5114_p0 = H_inv_3_0_reg_28398;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_5114_p0 = H_inv_2_0_reg_28347;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_5114_p0 = H_inv_1_0_reg_28301;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_5114_p0 = H_inv_0_0_reg_28250;
    end else begin
        grp_fu_5114_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_5114_p1 = tmp_82_3_reg_28471;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_5114_p1 = tmp_82_2_reg_28460;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_5114_p1 = tmp_82_1_reg_28444;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_5114_p1 = tmp_478_reg_28296;
    end else begin
        grp_fu_5114_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | ((1'b1 == ap_CS_fsm_state38) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state35) & (1'b0 == ap_block_state35_on_subcall_done)))) begin
        grp_fu_5118_ce = 1'b1;
    end else begin
        grp_fu_5118_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_5118_p0 = tmp_81_3_fu_15891_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_5118_p0 = tmp_81_2_fu_15850_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_5118_p0 = tmp_81_1_fu_15737_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_5118_p0 = tmp_477_fu_14132_p1;
    end else begin
        grp_fu_5118_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_patches_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state12))) begin
        patches_ARVALID = 1'b1;
    end else begin
        patches_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_reg_25392 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        patches_RREADY = 1'b1;
    end else begin
        patches_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        patches_blk_n_AR = m_axi_patches_ARREADY;
    end else begin
        patches_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond1_reg_25392 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_blk_n_R = m_axi_patches_RVALID;
    end else begin
        patches_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_pos_r_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state22))) begin
        pos_r_ARVALID = 1'b1;
    end else begin
        pos_r_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state40))) begin
        pos_r_AWADDR = pos_addr_3_reg_28476;
    end else if (((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state39))) begin
        pos_r_AWADDR = pos_addr_2_reg_28465;
    end else if (((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state38))) begin
        pos_r_AWADDR = pos_addr_1_reg_28454;
    end else if ((((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state51)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state31)))) begin
        pos_r_AWADDR = pos_addr_reg_19758;
    end else begin
        pos_r_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state51))) begin
        pos_r_AWLEN = 32'd8;
    end else if ((((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state39)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state38)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state40)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state31)))) begin
        pos_r_AWLEN = 32'd1;
    end else begin
        pos_r_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state39)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state38)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state51)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state40)) | ((ap_reg_ioackin_pos_r_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state31)))) begin
        pos_r_AWVALID = 1'b1;
    end else begin
        pos_r_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state48) & (pos_r_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state47) & (pos_r_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state46) & (pos_r_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state62) & (pos_r_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state45) & (pos_r_BVALID == 1'b1)))) begin
        pos_r_BREADY = 1'b1;
    end else begin
        pos_r_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        pos_r_RREADY = 1'b1;
    end else begin
        pos_r_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond5_reg_28496 == 1'd0) & (1'b0 == ap_block_pp4_stage0_01001) & (ap_reg_ioackin_pos_r_WREADY == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        pos_r_WDATA = UnifiedRetVal_i_reg_28505;
    end else if ((((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state43)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state42)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state41)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state40)))) begin
        pos_r_WDATA = reg_5125;
    end else begin
        pos_r_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state43)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state42)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state41)) | ((exitcond5_reg_28496 == 1'd0) & (1'b0 == ap_block_pp4_stage0_01001) & (ap_reg_ioackin_pos_r_WREADY == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_reg_ioackin_pos_r_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state40)))) begin
        pos_r_WVALID = 1'b1;
    end else begin
        pos_r_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        pos_r_blk_n_AR = m_axi_pos_r_ARREADY;
    end else begin
        pos_r_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state31))) begin
        pos_r_blk_n_AW = m_axi_pos_r_AWREADY;
    end else begin
        pos_r_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state45))) begin
        pos_r_blk_n_B = m_axi_pos_r_BVALID;
    end else begin
        pos_r_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        pos_r_blk_n_R = m_axi_pos_r_RVALID;
    end else begin
        pos_r_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | ((1'b0 == ap_block_pp4_stage0) & (exitcond5_reg_28496 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        pos_r_blk_n_W = m_axi_pos_r_WREADY;
    end else begin
        pos_r_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_pyr_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
        pyr_ARVALID = 1'b1;
    end else begin
        pyr_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_reg_19778 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pyr_RREADY = 1'b1;
    end else begin
        pyr_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        pyr_blk_n_AR = m_axi_pyr_ARREADY;
    end else begin
        pyr_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond3_reg_19778 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pyr_blk_n_R = m_axi_pyr_RVALID;
    end else begin
        pyr_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        pyr_data_address0 = 19'd3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        pyr_data_address0 = 19'd2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        pyr_data_address0 = 19'd1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        pyr_data_address0 = 19'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        pyr_data_address0 = indvar4_fu_5201_p1;
    end else begin
        pyr_data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | ((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pyr_data_ce0 = 1'b1;
    end else begin
        pyr_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond3_reg_19778_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pyr_data_we0 = 1'b1;
    end else begin
        pyr_data_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((transfer_pyr_read_read_fu_4452_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (transfer_pyr_read_read_fu_4452_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((ap_sig_ioackin_pyr_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond3_fu_5189_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond3_fu_5189_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((ap_sig_ioackin_patches_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_fu_10806_p2 == 1'd1)) & ~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond1_fu_10806_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((ap_sig_ioackin_pos_r_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_fu_14058_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (exitcond2_fu_14058_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b0 == ap_block_state31_io) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & (1'b0 == ap_block_state35_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (1'b0 == ap_block_state40_io))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (ap_sig_ioackin_pos_r_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & (ap_sig_ioackin_pos_r_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (ap_sig_ioackin_pos_r_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & (pos_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (pos_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (pos_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == ap_CS_fsm_state48) & (pos_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b0 == ap_block_pp3_stage0_subdone) & (exitcond4_fu_19541_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (exitcond4_fu_19541_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == ap_CS_fsm_state51) & (ap_sig_ioackin_pos_r_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == ap_CS_fsm_state55) & (debug_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond5_fu_19595_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond5_fu_19595_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            if (((1'b1 == ap_CS_fsm_state62) & (pos_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign UnifiedRetVal_i_fu_19733_p3 = ((sel_tmp12_i_fu_19727_p2[0:0] === 1'b1) ? cur_px_estimate_3_0 : sel_tmp11_i_fu_19719_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exitcond3_reg_19778 == 1'd0) & (pyr_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exitcond3_reg_19778 == 1'd0) & (pyr_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((exitcond1_reg_25392 == 1'd0) & (patches_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((exitcond1_reg_25392 == 1'd0) & (patches_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((pos_r_RVALID == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((pos_r_RVALID == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((1'b1 == ap_block_state50_io) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((1'b1 == ap_block_state50_io) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp4_stage0_11001 = ((1'b1 == ap_block_state57_io) & (ap_enable_reg_pp4_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp4_stage0_subdone = ((1'b1 == ap_block_state57_io) & (ap_enable_reg_pp4_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = ((exitcond3_reg_19778 == 1'd0) & (pyr_RVALID == 1'b0));
end

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp1_stage0_iter1 = ((exitcond1_reg_25392 == 1'd0) & (patches_RVALID == 1'b0));
end

assign ap_block_state21_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp2_stage0_iter1 = (pos_r_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state31_io = ((ap_sig_ioackin_debug_AWREADY == 1'b0) | (ap_sig_ioackin_pos_r_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state35_on_subcall_done = ((grp_compute_inverse_hess_fu_5010_ap_done == 1'b0) | (grp_compute_inverse_hess_1_fu_4906_ap_done == 1'b0) | (grp_compute_inverse_hess_2_fu_4802_ap_done == 1'b0) | (grp_compute_inverse_hess_3_fu_4698_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state40_io = ((ap_sig_ioackin_pos_r_WREADY == 1'b0) | (ap_sig_ioackin_pos_r_AWREADY == 1'b0));
end

assign ap_block_state49_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state50_io = ((exitcond4_reg_28482 == 1'd0) & (ap_sig_ioackin_debug_WREADY == 1'b0));
end

assign ap_block_state50_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state57_io = ((exitcond5_reg_28496 == 1'd0) & (ap_sig_ioackin_pos_r_WREADY == 1'b0));
end

assign ap_block_state57_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_8858 = ((exitcond4_reg_28482 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cur_px_estimate_ptr5_fu_5153_p4 = {{cur_px_estimate_ptr[63:2]}};

assign cur_px_estimate_ptr6_1_fu_15896_p2 = (tmp_66_cast_reg_19751 + 63'd2);

assign cur_px_estimate_ptr6_2_fu_15911_p2 = (tmp_66_cast_reg_19751 + 63'd4);

assign cur_px_estimate_ptr6_3_fu_15926_p2 = (tmp_66_cast_reg_19751 + 63'd6);

assign cur_px_estimate_ptr6_4_fu_15916_p1 = cur_px_estimate_ptr6_2_fu_15911_p2;

assign cur_px_estimate_ptr6_5_fu_15931_p1 = cur_px_estimate_ptr6_3_fu_15926_p2;

assign cur_px_estimate_ptr6_fu_15901_p1 = cur_px_estimate_ptr6_1_fu_15896_p2;

assign exitcond1_fu_10806_p2 = ((indvar1_reg_4632 == 9'd400) ? 1'b1 : 1'b0);

assign exitcond2_fu_14058_p2 = ((indvar3_reg_4665 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond3_fu_5189_p2 = ((ap_phi_mux_indvar_phi_fu_4624_p4 == 19'd473760) ? 1'b1 : 1'b0);

assign exitcond4_fu_19541_p2 = ((indvar6_reg_4676 == 6'd36) ? 1'b1 : 1'b0);

assign exitcond5_fu_19595_p2 = ((indvar8_reg_4687 == 4'd8) ? 1'b1 : 1'b0);

assign grp_compute_inverse_hess_1_fu_4906_ap_start = grp_compute_inverse_hess_1_fu_4906_ap_start_reg;

assign grp_compute_inverse_hess_2_fu_4802_ap_start = grp_compute_inverse_hess_2_fu_4802_ap_start_reg;

assign grp_compute_inverse_hess_3_fu_4698_ap_start = grp_compute_inverse_hess_3_fu_4698_ap_start_reg;

assign grp_compute_inverse_hess_fu_5010_ap_start = grp_compute_inverse_hess_fu_5010_ap_start_reg;

assign idx_urem_fu_10850_p3 = ((tmp_69_fu_10844_p2[0:0] === 1'b1) ? next_urem_fu_10838_p2 : 9'd0);

assign indvar4_fu_5201_p1 = indvar_reg_4620_pp0_iter1_reg;

assign indvar_next1_fu_10812_p2 = (indvar1_reg_4632 + 9'd1);

assign indvar_next2_fu_14064_p2 = (indvar3_reg_4665 + 4'd1);

assign indvar_next3_fu_19547_p2 = (indvar6_reg_4676 + 6'd1);

assign indvar_next4_fu_19601_p2 = (indvar8_reg_4687 + 4'd1);

assign indvar_next_fu_5195_p2 = (ap_phi_mux_indvar_phi_fu_4624_p4 + 19'd1);

assign inv_out7_fu_5133_p4 = {{inv_out[63:2]}};

assign next_mul_fu_10818_p2 = (19'd656 + phi_mul_reg_4643);

assign next_urem_fu_10838_p2 = (phi_urem_reg_4654 + 9'd1);

assign sel_tmp10_i_fu_19713_p2 = ((tmp_70_fu_19607_p1 == 3'd5) ? 1'b1 : 1'b0);

assign sel_tmp11_i_fu_19719_p3 = ((sel_tmp10_i_fu_19713_p2[0:0] === 1'b1) ? cur_px_estimate_2_1 : sel_tmp9_i_fu_19705_p3);

assign sel_tmp12_i_fu_19727_p2 = ((tmp_70_fu_19607_p1 == 3'd6) ? 1'b1 : 1'b0);

assign sel_tmp1_i_fu_19649_p3 = ((sel_tmp_i_fu_19643_p2[0:0] === 1'b1) ? cur_px_estimate_0_0 : cur_px_estimate_3_1);

assign sel_tmp2_i_fu_19657_p2 = ((tmp_70_fu_19607_p1 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_i_fu_19663_p3 = ((sel_tmp2_i_fu_19657_p2[0:0] === 1'b1) ? cur_px_estimate_0_1 : sel_tmp1_i_fu_19649_p3);

assign sel_tmp4_i_fu_19671_p2 = ((tmp_70_fu_19607_p1 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp5_i_fu_19677_p3 = ((sel_tmp4_i_fu_19671_p2[0:0] === 1'b1) ? cur_px_estimate_1_0 : sel_tmp3_i_fu_19663_p3);

assign sel_tmp6_i_fu_19685_p2 = ((tmp_70_fu_19607_p1 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp7_i_fu_19691_p3 = ((sel_tmp6_i_fu_19685_p2[0:0] === 1'b1) ? cur_px_estimate_1_1 : sel_tmp5_i_fu_19677_p3);

assign sel_tmp8_i_fu_19699_p2 = ((tmp_70_fu_19607_p1 == 3'd4) ? 1'b1 : 1'b0);

assign sel_tmp9_i_fu_19705_p3 = ((sel_tmp8_i_fu_19699_p2[0:0] === 1'b1) ? cur_px_estimate_2_0 : sel_tmp7_i_fu_19691_p3);

assign sel_tmp_i_fu_19643_p2 = ((tmp_70_fu_19607_p1 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_477_fu_14132_p1 = reg_5121;

assign tmp_65_fu_5143_p1 = inv_out7_fu_5133_p4;

assign tmp_66_cast_fu_5167_p1 = cur_px_estimate_ptr5_fu_5153_p4;

assign tmp_66_fu_5163_p1 = cur_px_estimate_ptr5_fu_5153_p4;

assign tmp_67_fu_10834_p1 = phi_urem_reg_4654[6:0];

assign tmp_68_fu_14080_p1 = indvar3_reg_4665[0:0];

assign tmp_69_fu_10844_p2 = ((next_urem_fu_10838_p2 < 9'd100) ? 1'b1 : 1'b0);

assign tmp_70_fu_19607_p1 = indvar8_reg_4687[2:0];

assign tmp_81_1_fu_15737_p1 = reg_5121;

assign tmp_81_2_fu_15850_p1 = reg_5121;

assign tmp_81_3_fu_15891_p1 = reg_5121;

assign transfer_pyr_read_read_fu_4452_p2 = transfer_pyr;

always @ (posedge ap_clk) begin
    debug_addr_reg_19745[63:62] <= 2'b00;
    tmp_66_cast_reg_19751[62] <= 1'b0;
    pos_addr_reg_19758[63:62] <= 2'b00;
    pos_addr_1_reg_28454[63] <= 1'b0;
    pos_addr_2_reg_28465[63] <= 1'b0;
    pos_addr_3_reg_28476[63] <= 1'b0;
end

endmodule //batch_align2D
