// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "10/24/2019 14:38:23"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module sync_rom (
	clk,
	addr,
	data);
input 	logic clk ;
input 	logic [15:0] addr ;
output 	logic [7:0] data ;

// Design Ports Information
// data[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[15]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[13]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[14]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[8]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[9]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[10]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[11]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[12]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \addr[15]~input_o ;
wire \addr[13]~input_o ;
wire \addr[14]~input_o ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ;
wire \addr[0]~input_o ;
wire \addr[1]~input_o ;
wire \addr[2]~input_o ;
wire \addr[3]~input_o ;
wire \addr[4]~input_o ;
wire \addr[5]~input_o ;
wire \addr[6]~input_o ;
wire \addr[7]~input_o ;
wire \addr[8]~input_o ;
wire \addr[9]~input_o ;
wire \addr[10]~input_o ;
wire \addr[11]~input_o ;
wire \addr[12]~input_o ;
wire \rom_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ;
wire \rom_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire [3:0] \rom_rtl_0|auto_generated|rden_decode|w_anode278w ;
wire [2:0] \rom_rtl_0|auto_generated|address_reg_a ;

wire [0:0] \rom_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;

assign \rom_rtl_0|auto_generated|ram_block1a32~portadataout  = \rom_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a40~portadataout  = \rom_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a48~portadataout  = \rom_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a56~portadataout  = \rom_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a8~portadataout  = \rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a16~portadataout  = \rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a24~portadataout  = \rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a33~portadataout  = \rom_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a41~portadataout  = \rom_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a49~portadataout  = \rom_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a57~portadataout  = \rom_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a1~portadataout  = \rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a9~portadataout  = \rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a17~portadataout  = \rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a25~portadataout  = \rom_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a34~portadataout  = \rom_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a42~portadataout  = \rom_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a50~portadataout  = \rom_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a58~portadataout  = \rom_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a2~portadataout  = \rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a10~portadataout  = \rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a18~portadataout  = \rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a26~portadataout  = \rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a35~portadataout  = \rom_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a43~portadataout  = \rom_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a51~portadataout  = \rom_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a59~portadataout  = \rom_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a3~portadataout  = \rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a11~portadataout  = \rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a19~portadataout  = \rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a27~portadataout  = \rom_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a36~portadataout  = \rom_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a44~portadataout  = \rom_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a52~portadataout  = \rom_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a60~portadataout  = \rom_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a4~portadataout  = \rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a12~portadataout  = \rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a20~portadataout  = \rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a28~portadataout  = \rom_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a37~portadataout  = \rom_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a45~portadataout  = \rom_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a53~portadataout  = \rom_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a61~portadataout  = \rom_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a5~portadataout  = \rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a13~portadataout  = \rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a21~portadataout  = \rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a29~portadataout  = \rom_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a38~portadataout  = \rom_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a46~portadataout  = \rom_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a54~portadataout  = \rom_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a62~portadataout  = \rom_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a6~portadataout  = \rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a14~portadataout  = \rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a22~portadataout  = \rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a30~portadataout  = \rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a39~portadataout  = \rom_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a47~portadataout  = \rom_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a55~portadataout  = \rom_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a63~portadataout  = \rom_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a7~portadataout  = \rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a15~portadataout  = \rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a23~portadataout  = \rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a31~portadataout  = \rom_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \data[0]~output (
	.i(\rom_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[0]),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
defparam \data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \data[1]~output (
	.i(\rom_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[1]),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
defparam \data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \data[2]~output (
	.i(\rom_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[2]),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
defparam \data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \data[3]~output (
	.i(\rom_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[3]),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
defparam \data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \data[4]~output (
	.i(\rom_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[4]),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
defparam \data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \data[5]~output (
	.i(\rom_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[5]),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
defparam \data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \data[6]~output (
	.i(\rom_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[6]),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
defparam \data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \data[7]~output (
	.i(\rom_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[7]),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
defparam \data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \addr[15]~input (
	.i(addr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[15]~input_o ));
// synopsys translate_off
defparam \addr[15]~input .bus_hold = "false";
defparam \addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y6_N35
dffeas \rom_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \rom_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \addr[13]~input (
	.i(addr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[13]~input_o ));
// synopsys translate_off
defparam \addr[13]~input .bus_hold = "false";
defparam \addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y6_N11
dffeas \rom_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \addr[14]~input (
	.i(addr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[14]~input_o ));
// synopsys translate_off
defparam \addr[14]~input .bus_hold = "false";
defparam \addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N15
cyclonev_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout  = ( !\addr[13]~input_o  & ( (\addr[15]~input_o  & \addr[14]~input_o ) ) )

	.dataa(!\addr[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr[14]~input_o ),
	.datae(gnd),
	.dataf(!\addr[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0 .lut_mask = 64'h0055005500000000;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \addr[0]~input (
	.i(addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[0]~input_o ));
// synopsys translate_off
defparam \addr[0]~input .bus_hold = "false";
defparam \addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \addr[1]~input (
	.i(addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[1]~input_o ));
// synopsys translate_off
defparam \addr[1]~input .bus_hold = "false";
defparam \addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \addr[2]~input (
	.i(addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[2]~input_o ));
// synopsys translate_off
defparam \addr[2]~input .bus_hold = "false";
defparam \addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \addr[3]~input (
	.i(addr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[3]~input_o ));
// synopsys translate_off
defparam \addr[3]~input .bus_hold = "false";
defparam \addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \addr[4]~input (
	.i(addr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[4]~input_o ));
// synopsys translate_off
defparam \addr[4]~input .bus_hold = "false";
defparam \addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \addr[5]~input (
	.i(addr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[5]~input_o ));
// synopsys translate_off
defparam \addr[5]~input .bus_hold = "false";
defparam \addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \addr[6]~input (
	.i(addr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[6]~input_o ));
// synopsys translate_off
defparam \addr[6]~input .bus_hold = "false";
defparam \addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \addr[7]~input (
	.i(addr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[7]~input_o ));
// synopsys translate_off
defparam \addr[7]~input .bus_hold = "false";
defparam \addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \addr[8]~input (
	.i(addr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[8]~input_o ));
// synopsys translate_off
defparam \addr[8]~input .bus_hold = "false";
defparam \addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \addr[9]~input (
	.i(addr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[9]~input_o ));
// synopsys translate_off
defparam \addr[9]~input .bus_hold = "false";
defparam \addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \addr[10]~input (
	.i(addr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[10]~input_o ));
// synopsys translate_off
defparam \addr[10]~input .bus_hold = "false";
defparam \addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \addr[11]~input (
	.i(addr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[11]~input_o ));
// synopsys translate_off
defparam \addr[11]~input .bus_hold = "false";
defparam \addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \addr[12]~input (
	.i(addr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[12]~input_o ));
// synopsys translate_off
defparam \addr[12]~input .bus_hold = "false";
defparam \addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N18
cyclonev_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout  = ( \addr[13]~input_o  & ( (\addr[14]~input_o  & \addr[15]~input_o ) ) )

	.dataa(!\addr[14]~input_o ),
	.datab(gnd),
	.datac(!\addr[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0 .lut_mask = 64'h0000000005050505;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N6
cyclonev_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout  = ( \addr[13]~input_o  & ( (!\addr[14]~input_o  & \addr[15]~input_o ) ) )

	.dataa(!\addr[14]~input_o ),
	.datab(gnd),
	.datac(!\addr[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N3
cyclonev_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout  = ( !\addr[13]~input_o  & ( (\addr[15]~input_o  & !\addr[14]~input_o ) ) )

	.dataa(!\addr[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr[14]~input_o ),
	.datae(gnd),
	.dataf(!\addr[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0 .lut_mask = 64'h5500550000000000;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: FF_X52_Y6_N47
dffeas \rom_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N30
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a32~portadataout  & ( \rom_rtl_0|auto_generated|address_reg_a [1] & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\rom_rtl_0|auto_generated|ram_block1a48~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// \rom_rtl_0|auto_generated|address_reg_a [1] & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a48~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [0] & 
// ((\rom_rtl_0|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( \rom_rtl_0|auto_generated|ram_block1a32~portadataout  & ( !\rom_rtl_0|auto_generated|address_reg_a [1] & ( (!\rom_rtl_0|auto_generated|address_reg_a [0]) # 
// (\rom_rtl_0|auto_generated|ram_block1a40~portadataout ) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a32~portadataout  & ( !\rom_rtl_0|auto_generated|address_reg_a [1] & ( (\rom_rtl_0|auto_generated|address_reg_a [0] & 
// \rom_rtl_0|auto_generated|ram_block1a40~portadataout ) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\rom_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h0055AAFF27272727;
defparam \rom_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N39
cyclonev_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout  = ( !\addr[13]~input_o  & ( (!\addr[15]~input_o  & \addr[14]~input_o ) ) )

	.dataa(!\addr[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr[14]~input_o ),
	.datae(gnd),
	.dataf(!\addr[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0 .lut_mask = 64'h00AA00AA00000000;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N30
cyclonev_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout  = ( \addr[13]~input_o  & ( (!\addr[14]~input_o  & !\addr[15]~input_o ) ) )

	.dataa(!\addr[14]~input_o ),
	.datab(gnd),
	.datac(!\addr[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N27
cyclonev_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode278w[3] (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode278w [3] = ( !\addr[13]~input_o  & ( (!\addr[15]~input_o  & !\addr[14]~input_o ) ) )

	.dataa(!\addr[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr[14]~input_o ),
	.datae(gnd),
	.dataf(!\addr[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode278w[3] .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode278w[3] .lut_mask = 64'hAA00AA0000000000;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode278w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N42
cyclonev_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout  = ( \addr[13]~input_o  & ( (\addr[14]~input_o  & !\addr[15]~input_o ) ) )

	.dataa(!\addr[14]~input_o ),
	.datab(gnd),
	.datac(!\addr[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0 .lut_mask = 64'h0000000050505050;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N6
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\rom_rtl_0|auto_generated|address_reg_a [1])) # (\rom_rtl_0|auto_generated|ram_block1a16~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (((\rom_rtl_0|auto_generated|address_reg_a [1]) # 
// (\rom_rtl_0|auto_generated|ram_block1a8~portadataout )))) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom_rtl_0|auto_generated|address_reg_a [1])))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (((\rom_rtl_0|auto_generated|address_reg_a [1]) # 
// (\rom_rtl_0|auto_generated|ram_block1a8~portadataout )))) ) ) ) # ( \rom_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\rom_rtl_0|auto_generated|address_reg_a [1])) # (\rom_rtl_0|auto_generated|ram_block1a16~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (((\rom_rtl_0|auto_generated|ram_block1a8~portadataout  & 
// !\rom_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ((\rom_rtl_0|auto_generated|address_reg_a [1])))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (((\rom_rtl_0|auto_generated|ram_block1a8~portadataout  & !\rom_rtl_0|auto_generated|address_reg_a 
// [1])))) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0350F350035FF35F;
defparam \rom_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N45
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [2]) # (\rom_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ) ) ) # ( 
// !\rom_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (\rom_rtl_0|auto_generated|address_reg_a [2] & \rom_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ) ) )

	.dataa(!\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\rom_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \rom_rtl_0|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "666666666666666666666666333333339999999999999999999999999999999933333333333333333333333319999999333333333333333333333333333333339999999999999999999999998CCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCC6666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666666666666333333399999999999999999999999999999999333333333333333333333333319999993333333333333333333333333333333399999999999999999999999998CCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCC666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "66666666666666666666666666333333999999999999999999999999999999993333333333333333333333333319999933333333333333333333333333333333999999999999999999999999998CCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCC66666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666666666666666666333339999999999999999999999999999999933333333333333333333333333319999333333333333333333333333333333339999999999999999999999999998CCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCC6666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "6666666666666666666666666666333399999999999999999999999999999999333333333333333333333333333319993333333333333333333333333333333399999999999999999999999999998CCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCC666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666333999999999999999999999999999999993333333333333333333333333333319933333333333333333333333333333333999999999999999999999999999998CC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "666666666666666666666666666666339999999999999999999999999999999933333333333333333333333333333319333333333333333333333333333333339999999999999999999999999999998C66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666666666666666666666639999999999999999999999999999999933333333333333333333333333333331333333333333333333333333333333339999999999999999999999999999999866666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "6666666666666666333333333333333399999999999999999999999999999999333333333333333319999999999999993333333333333333333333333333333399999999999999998CCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCC666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666333333333333333999999999999999999999999999999993333333333333333319999999999999933333333333333333333333333333333999999999999999998CCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCC66666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "666666666666666666333333333333339999999999999999999999999999999933333333333333333319999999999999333333333333333333333333333333339999999999999999998CCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCC6666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666666333333333333399999999999999999999999999999999333333333333333333319999999999993333333333333333333333333333333399999999999999999998CCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCC666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "66666666666666666666333333333333999999999999999999999999999999993333333333333333333319999999999933333333333333333333333333333333999999999999999999998CCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCC66666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666666666666333333333339999999999999999999999999999999933333333333333333333319999999999333333333333333333333333333333339999999999999999999998CCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCC6666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "6666666666666666666666333333333399999999999999999999999999999999333333333333333333333319999999993333333333333333333333333333333399999999999999999999998CCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCC666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666333333333999999999999999999999999999999993333333333333333333333319999999933333333333333333333333333333333999999999999999999999998CCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCC66666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "66666666333333333333333333333333999999999999999999999999999999993333333319999999999999999999999933333333333333333333333333333333999999998CCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCC66666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666333333333333333333333339999999999999999999999999999999933333333319999999999999999999999333333333333333333333333333333339999999998CCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCC6666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "6666666666333333333333333333333399999999999999999999999999999999333333333319999999999999999999993333333333333333333333333333333399999999998CCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCC666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666333333333333333333333999999999999999999999999999999993333333333319999999999999999999933333333333333333333333333333333999999999998CCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCC66666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "666666666666333333333333333333339999999999999999999999999999999933333333333319999999999999999999333333333333333333333333333333339999999999998CCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCC6666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666333333333333333333399999999999999999999999999999999333333333333319999999999999999993333333333333333333333333333333399999999999998CCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCC666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "66666666666666333333333333333333999999999999999999999999999999993333333333333319999999999999999933333333333333333333333333333333999999999999998CCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCC66666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666666333333333333333339999999999999999999999999999999933333333333333319999999999999999333333333333333333333333333333339999999999999998CCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCCCCCCCCCC6666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "333333333333333333333333333333339999999999999999999999999999999919999999999999999999999999999999333333333333333333333333333333338CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666C6666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6333333333333333333333333333333399999999999999999999999999999999319999999999999999999999999999993333333333333333333333333333333398CCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CC666666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "66333333333333333333333333333333999999999999999999999999999999993319999999999999999999999999999933333333333333333333333333333333998CCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCC66666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666333333333333333333333333333339999999999999999999999999999999933319999999999999999999999999999333333333333333333333333333333339998CCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCC6666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "6666333333333333333333333333333399999999999999999999999999999999333319999999999999999999999999993333333333333333333333333333333399998CCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCC666666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666333333333333333333333333333999999999999999999999999999999993333319999999999999999999999999933333333333333333333333333333333999998CCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCC66666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "666666333333333333333333333333339999999999999999999999999999999933333319999999999999999999999999333333333333333333333333333333339999998CCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCC6666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666333333333333333333333333399999999999999999999999999999999333333319999999999999999999999993333333333333333333333333333333399999998CCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666666666CCCCCCCC666666666666666666666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N24
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a25~portadataout  & ( ((!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\rom_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a9~portadataout )))) # (\rom_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\rom_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\rom_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a9~portadataout ))))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// (((\rom_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \rom_rtl_0|auto_generated|ram_block1a17~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a9~portadataout ))))) # 
// (\rom_rtl_0|auto_generated|address_reg_a [1] & (((!\rom_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a17~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((!\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a9~portadataout 
// ))))) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\rom_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h404C707C434F737F;
defparam \rom_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "9999999999999999999999999999999966666666333333333333333333333333333333333333333333333333333333333333333319999999999999999999999966666666666666666666666666666666999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666666666699999999999999999999999999999999666666666333333333333333333333333333333333333333333333333333333333333333319999999999999999999999666666666666666666666666666666669999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666666666";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "999999999999999999999999999999996666666666333333333333333333333333333333333333333333333333333333333333333319999999999999999999996666666666666666666666666666666699999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666666669999999999999999999999999999999966666666666333333333333333333333333333333333333333333333333333333333333333319999999999999999999966666666666666666666666666666666999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "99999999999999999999999999999999666666666666333333333333333333333333333333333333333333333333333333333333333319999999999999999999666666666666666666666666666666669999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666666999999999999999999999999999999996666666666666333333333333333333333333333333333333333333333333333333333333333319999999999999999996666666666666666666666666666666699999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666666666";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "9999999999999999999999999999999966666666666666333333333333333333333333333333333333333333333333333333333333333319999999999999999966666666666666666666666666666666999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666699999999999999999999999999999999666666666666666333333333333333333333333333333333333333333333333333333333333333319999999999999999666666666666666666666666666666669999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "99999999999999999999999999999999666666666666666666666666333333333333333333333333333333333333333333333333333333333333333319999999666666666666666666666666666666669999999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666999999999999999999999999999999996666666666666666666666666333333333333333333333333333333333333333333333333333333333333333319999996666666666666666666666666666666699999999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "9999999999999999999999999999999966666666666666666666666666333333333333333333333333333333333333333333333333333333333333333319999966666666666666666666666666666666999999999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666699999999999999999999999999999999666666666666666666666666666333333333333333333333333333333333333333333333333333333333333333319999666666666666666666666666666666669999999999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "999999999999999999999999999999996666666666666666666666666666333333333333333333333333333333333333333333333333333333333333333319996666666666666666666666666666666699999999999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6669999999999999999999999999999999966666666666666666666666666666333333333333333333333333333333333333333333333333333333333333333319966666666666666666666666666666666999999999999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "99999999999999999999999999999999666666666666666666666666666666333333333333333333333333333333333333333333333333333333333333333319666666666666666666666666666666669999999999999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6999999999999999999999999999999996666666666666666666666666666666333333333333333333333333333333333333333333333333333333333333333316666666666666666666666666666666699999999999999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "99999999999999999999999999999999333333333333333333333333333333333333333333333333333333333333333319999999999999999999999999999999666666666666666666666666666666668CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666666666666666666999999999999999999999999999999996333333333333333333333333333333333333333333333333333333333333333319999999999999999999999999999996666666666666666666666666666666698CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666666666666666666666";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "9999999999999999999999999999999966333333333333333333333333333333333333333333333333333333333333333319999999999999999999999999999966666666666666666666666666666666998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666666666666666699999999999999999999999999999999666333333333333333333333333333333333333333333333333333333333333333319999999999999999999999999999666666666666666666666666666666669998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666666666666666";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "999999999999999999999999999999996666333333333333333333333333333333333333333333333333333333333333333319999999999999999999999999996666666666666666666666666666666699998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666666666666669999999999999999999999999999999966666333333333333333333333333333333333333333333333333333333333333333319999999999999999999999999966666666666666666666666666666666999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666666666666666";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "99999999999999999999999999999999666666333333333333333333333333333333333333333333333333333333333333333319999999999999999999999999666666666666666666666666666666669999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666666666666666999999999999999999999999999999996666666333333333333333333333333333333333333333333333333333333333333333319999999999999999999999996666666666666666666666666666666699999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666666666666666";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "999999999999999999999999999999996666666666666666333333333333333333333333333333333333333333333333333333333333333319999999999999996666666666666666666666666666666699999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666669999999999999999999999999999999966666666666666666333333333333333333333333333333333333333333333333333333333333333319999999999999966666666666666666666666666666666999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666666666";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "99999999999999999999999999999999666666666666666666333333333333333333333333333333333333333333333333333333333333333319999999999999666666666666666666666666666666669999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666666999999999999999999999999999999996666666666666666666333333333333333333333333333333333333333333333333333333333333333319999999999996666666666666666666666666666666699999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC666666666666";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "9999999999999999999999999999999966666666666666666666333333333333333333333333333333333333333333333333333333333333333319999999999966666666666666666666666666666666999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666699999999999999999999999999999999666666666666666666666333333333333333333333333333333333333333333333333333333333333333319999999999666666666666666666666666666666669999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666666";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "999999999999999999999999999999996666666666666666666666333333333333333333333333333333333333333333333333333333333333333319999999996666666666666666666666666666666699999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666666669999999999999999999999999999999966666666666666666666666333333333333333333333333333333333333333333333333333333333333333319999999966666666666666666666666666666666999999999999999999999998CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC66666666";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N18
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a41~portadataout  & ( \rom_rtl_0|auto_generated|address_reg_a [0] & ( (!\rom_rtl_0|auto_generated|address_reg_a [1]) # 
// (\rom_rtl_0|auto_generated|ram_block1a57~portadataout ) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a41~portadataout  & ( \rom_rtl_0|auto_generated|address_reg_a [0] & ( (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// \rom_rtl_0|auto_generated|ram_block1a57~portadataout ) ) ) ) # ( \rom_rtl_0|auto_generated|ram_block1a41~portadataout  & ( !\rom_rtl_0|auto_generated|address_reg_a [0] & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((\rom_rtl_0|auto_generated|ram_block1a33~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a49~portadataout )) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a41~portadataout  & ( 
// !\rom_rtl_0|auto_generated|address_reg_a [0] & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a33~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// (\rom_rtl_0|auto_generated|ram_block1a49~portadataout )) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \rom_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N0
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout  & ( (\rom_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) # (\rom_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( 
// !\rom_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [2] & \rom_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(!\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\rom_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \rom_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E17878787878787878787878780F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C3C3C3C3C3C3C3C3C07878787878787878787878787878787878787871E1E1E1E1E1E1E1E1E1E1E1E03C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E87878787878787878787878780F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C3C3C3C3C3C3C3C3C078787878787878787878787878787878787878E1E1E1E1E1E1E1E1E1E1E1E1E03C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1787878787878787878787878780F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C3C3C3C3C3C3C3C3C3C078787878787878787878787878787878787871E1E1E1E1E1E1E1E1E1E1E1E1E03C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E8787878787878787878787878780F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C3C3C3C3C3C3C3C3C3C0787878787878787878787878787878787878E1E1E1E1E1E1E1E1E1E1E1E1E1E03C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E178787878787878787878787878780F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C3C3C3C3C3C3C3C3C3C3C0787878787878787878787878787878787871E1E1E1E1E1E1E1E1E1E1E1E1E1E03C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E878787878787878787878787878780F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C3C3C3C3C3C3C3C3C3C3C07878787878787878787878787878787878E1E1E1E1E1E1E1E1E1E1E1E1E1E1E03CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E17878787878787878787878787878780FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C3C3C3C3C3C3C3C3C3C3C3C07878787878787878787878787878787871E1E1E1E1E1E1E1E1E1E1E1E1E1E1E030F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F011E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E878787878787878787878787878787803C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C078787878787878787878787878787878E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E178787878787878780F0F0F0F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C3C3C3C3C0787878787878787878787878787878787878787878787871E1E1E1E1E1E1E1E03C3C3C3C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E878787878787878780F0F0F0F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C3C3C3C3C07878787878787878787878787878787878787878787878E1E1E1E1E1E1E1E1E03C3C3C3C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E17878787878787878780F0F0F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C3C3C3C3C3C07878787878787878787878787878787878787878787871E1E1E1E1E1E1E1E1E03C3C3C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E87878787878787878780F0F0F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C3C3C3C3C3C078787878787878787878787878787878787878787878E1E1E1E1E1E1E1E1E1E03C3C3C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1787878787878787878780F0F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C3C3C3C3C3C3C078787878787878787878787878787878787878787871E1E1E1E1E1E1E1E1E1E03C3C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E8787878787878787878780F0F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C3C3C3C3C3C3C0787878787878787878787878787878787878787878E1E1E1E1E1E1E1E1E1E1E03C3C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E178787878787878787878780F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C3C3C3C3C3C3C3C0787878787878787878787878787878787878787871E1E1E1E1E1E1E1E1E1E1E03C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E878787878787878787878780F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C3C3C3C3C3C3C3C07878787878787878787878787878787878787878E1E1E1E1E1E1E1E1E1E1E1E03C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3078787878787878787878787878787878787878787878787878787878787878703C3C3C3C3C3C3C3C3C3C3C3C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E80F0F0F0F0F0F0F0F0F0F0F0F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC078787878787878787878787878787878787878787878787878787878787878E03C3C3C3C3C3C3C3C3C3C3C3C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1780F0F0F0F0F0F0F0F0F0F0F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C078787878787878787878787878787878787878787878787878787878787871E03C3C3C3C3C3C3C3C3C3C3C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E8780F0F0F0F0F0F0F0F0F0F0F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C0787878787878787878787878787878787878787878787878787878787878E1E03C3C3C3C3C3C3C3C3C3C3C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E178780F0F0F0F0F0F0F0F0F0F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C0787878787878787878787878787878787878787878787878787878787871E1E03C3C3C3C3C3C3C3C3C3C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E878780F0F0F0F0F0F0F0F0F0F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C07878787878787878787878787878787878787878787878787878787878E1E1E03C3C3C3C3C3C3C3C3C3C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E17878780F0F0F0F0F0F0F0F0F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C07878787878787878787878787878787878787878787878787878787871E1E1E03C3C3C3C3C3C3C3C3C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E87878780F0F0F0F0F0F0F0F0F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C078787878787878787878787878787878787878787878787878787878E1E1E1E03C3C3C3C3C3C3C3C3C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1787878780F0F0F0F0F0F0F0F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C078787878787878787878787878787878787878787878787878787871E1E1E1E03C3C3C3C3C3C3C3C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E8787878780F0F0F0F0F0F0F0F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C0787878787878787878787878787878787878787878787878787878E1E1E1E1E03C3C3C3C3C3C3C3C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E178787878780F0F0F0F0F0F0F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C3C0787878787878787878787878787878787878787878787878787871E1E1E1E1E03C3C3C3C3C3C3C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E878787878780F0F0F0F0F0F0F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C3C07878787878787878787878787878787878787878787878787878E1E1E1E1E1E03C3C3C3C3C3C3C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E17878787878780F0F0F0F0F0F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C3C3C07878787878787878787878787878787878787878787878787871E1E1E1E1E1E03C3C3C3C3C3C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E87878787878780F0F0F0F0F0F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C3C3C078787878787878787878787878787878787878787878787878E1E1E1E1E1E1E03C3C3C3C3C3C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1787878787878780F0F0F0F0F0F0F0F0FC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C33C3C3C3C3C3C3C078787878787878787878787878787878787878787878787871E1E1E1E1E1E1E03C3C3C3C3C3C3C3C30F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E11E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E8787878787878780F0F0F0F0F0F0F0F03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CC3C3C3C3C3C3C3C0787878787878787878787878787878787878787878787878E1E1E1E1E1E1E1E03C3C3C3C3C3C3C3CF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N36
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a50~portadataout  & ( \rom_rtl_0|auto_generated|address_reg_a [0] & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & 
// (\rom_rtl_0|auto_generated|ram_block1a42~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a50~portadataout  & ( 
// \rom_rtl_0|auto_generated|address_reg_a [0] & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a42~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((\rom_rtl_0|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( \rom_rtl_0|auto_generated|ram_block1a50~portadataout  & ( !\rom_rtl_0|auto_generated|address_reg_a [0] & ( (\rom_rtl_0|auto_generated|address_reg_a [1]) # 
// (\rom_rtl_0|auto_generated|ram_block1a34~portadataout ) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a50~portadataout  & ( !\rom_rtl_0|auto_generated|address_reg_a [0] & ( (\rom_rtl_0|auto_generated|ram_block1a34~portadataout  & 
// !\rom_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h550055FF330F330F;
defparam \rom_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E107878787878787878787878787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C303C3C3C3C3C3C3C3C3C3C3C3C3C3C3C38787878787878787878787878787878701E1E1E1E1E1E1E1E1E1E1E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F80F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC07878787878787878787878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C78787878787878787878787878787878F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "780F0F0F0F0F0F0F0F0F0F0F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C078787878787878787878787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E03C3C3C3C3C3C3C3C3C3C3C3C3C3C3878787878787878787878787878787870F01E1E1E1E1E1E1E1E1E1E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8780F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C078787878787878787878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E03C3C3C3C3C3C3C3C3C3C3C3C3C3C78787878787878787878787878787878F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "78780F0F0F0F0F0F0F0F0F0F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C0787878787878787878787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E03C3C3C3C3C3C3C3C3C3C3C3C3C3878787878787878787878787878787870F0F01E1E1E1E1E1E1E1E1E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F878780F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C0787878787878787878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E03C3C3C3C3C3C3C3C3C3C3C3C3C78787878787878787878787878787878F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "7878780F0F0F0F0F0F0F0F0F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C07878787878787878787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E03C3C3C3C3C3C3C3C3C3C3C3C3878787878787878787878787878787870F0F0F01E1E1E1E1E1E1E1E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F87878780F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C07878787878787878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E03C3C3C3C3C3C3C3C3C3C3C3C78787878787878787878787878787878F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "7878787878787878787878780F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C3C3C3C3C3C3C3C3C07878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E1E1E1E1E1E1E1E1E03C3C3C3878787878787878787878787878787870F0F0F0F0F0F0F0F0F0F0F0F01E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F87878787878787878787878780F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C3C3C3C3C3C3C3C3C07878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E1E1E1E1E1E1E1E1E03C3C3C78787878787878787878787878787878F0F0F0F0F0F0F0F0F0F0F0F0F01E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "787878787878787878787878780F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C3C3C3C3C3C3C3C3C3C078787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E1E1E1E1E1E1E1E1E1E03C3C3878787878787878787878787878787870F0F0F0F0F0F0F0F0F0F0F0F0F01E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8787878787878787878787878780F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C3C3C3C3C3C3C3C3C3C078783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E1E1E1E1E1E1E1E1E1E03C3C78787878787878787878787878787878F0F0F0F0F0F0F0F0F0F0F0F0F0F01E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "78787878787878787878787878780F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C3C3C3C3C3C3C3C3C3C3C0787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E1E1E1E1E1E1E1E1E1E1E03C3878787878787878787878787878787870F0F0F0F0F0F0F0F0F0F0F0F0F0F01E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F878787878787878787878787878780F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C3C3C3C3C3C3C3C3C3C3C0783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E1E1E1E1E1E1E1E1E1E1E03C78787878787878787878787878787878F0F0F0F0F0F0F0F0F0F0F0F0F0F0F01EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "7878787878787878787878787878780FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C3C3C3C3C3C3C3C3C3C3C3C07C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E1E1E1E1E1E1E1E1E1E1E1E03878787878787878787878787878787870F0F0F0F0F0F0F0F0F0F0F0F0F0F0F010F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F878787878787878787878787878787801E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C03C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E078787878787878787878787878787878F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "78787878787878780F0F0F0F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C3C3C3C3C0787878787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E1E1E1E1E03C3C3C3C3C3C3C3878787878787878787878787878787870F0F0F0F0F0F0F0F01E1E1E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F878787878787878780F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C3C3C3C3C0787878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E1E1E1E1E03C3C3C3C3C3C3C78787878787878787878787878787878F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "7878787878787878780F0F0F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C3C3C3C3C3C07878787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E1E1E1E1E1E03C3C3C3C3C3C3878787878787878787878787878787870F0F0F0F0F0F0F0F0F01E1E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F87878787878787878780F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C3C3C3C3C3C07878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E1E1E1E1E1E03C3C3C3C3C3C78787878787878787878787878787878F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "787878787878787878780F0F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C3C3C3C3C3C3C078787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E1E1E1E1E1E1E03C3C3C3C3C3878787878787878787878787878787870F0F0F0F0F0F0F0F0F0F01E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8787878787878787878780F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C3C3C3C3C3C3C078787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E1E1E1E1E1E1E03C3C3C3C3C78787878787878787878787878787878F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "78787878787878787878780F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C3C3C3C3C3C3C3C0787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E1E1E1E1E1E1E1E03C3C3C3C3878787878787878787878787878787870F0F0F0F0F0F0F0F0F0F0F01E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F878787878787878787878780F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C3C3C3C3C3C3C3C0787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E1E1E1E1E1E1E1E03C3C3C3C78787878787878787878787878787878F0F0F0F0F0F0F0F0F0F0F0F01E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "787878780F0F0F0F0F0F0F0F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C078787878787878787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E03C3C3C3C3C3C3C3C3C3C3C3878787878787878787878787878787870F0F0F0F01E1E1E1E1E1E1E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8787878780F0F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C078787878787878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E03C3C3C3C3C3C3C3C3C3C3C78787878787878787878787878787878F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "78787878780F0F0F0F0F0F0F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C3C0787878787878787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E1E03C3C3C3C3C3C3C3C3C3C3878787878787878787878787878787870F0F0F0F0F01E1E1E1E1E1E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F878787878780F0F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C3C0787878787878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E1E03C3C3C3C3C3C3C3C3C3C78787878787878787878787878787878F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "7878787878780F0F0F0F0F0F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C3C3C07878787878787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E1E1E03C3C3C3C3C3C3C3C3C3878787878787878787878787878787870F0F0F0F0F0F01E1E1E1E1E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F87878787878780F0F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C3C3C07878787878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E1E1E03C3C3C3C3C3C3C3C3C78787878787878787878787878787878F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "787878787878780F0F0F0F0F0F0F0F0FE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E13C3C3C3C3C3C3C078787878787878787C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C31E1E1E1E1E1E1E03C3C3C3C3C3C3C3C3878787878787878787878787878787870F0F0F0F0F0F0F01E1E1E1E1E1E1E1E10F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8787878787878780F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1EC3C3C3C3C3C3C3C078787878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3CE1E1E1E1E1E1E1E03C3C3C3C3C3C3C3C78787878787878787878787878787878F0F0F0F0F0F0F0F01E1E1E1E1E1E1E1EF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N12
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \rom_rtl_0|auto_generated|address_reg_a [0] & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((\rom_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// \rom_rtl_0|auto_generated|address_reg_a [0] & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// (\rom_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( \rom_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\rom_rtl_0|auto_generated|address_reg_a [0] & ( (\rom_rtl_0|auto_generated|address_reg_a [1]) # 
// (\rom_rtl_0|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\rom_rtl_0|auto_generated|address_reg_a [0] & ( (\rom_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// !\rom_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h330033FF0F550F55;
defparam \rom_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N42
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [2]) # (\rom_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ) ) ) # ( 
// !\rom_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (\rom_rtl_0|auto_generated|address_reg_a [2] & \rom_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ) ) )

	.dataa(!\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\rom_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \rom_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "7F807F807F807F8000FF00FF00FF00FFFE01FE01FE01FE01FE01FE01FE01FE013FC03FC03FC03FC0007F807F807F807FFC03FC03FC03FC03FC03FC03FC03FC031FE01FE01FE01FE0003FC03FC03FC03FF807F807F807F807F807F807F807F8070FF00FF00FF00FF0001FE01FE01FE01FF00FF00FF00FF00FF00FF00FF00FF00F07F807F807F807F8000FF00FF00FF00FE01FE01FE01FE01FE01FE01FE01FE01F03FC03FC03FC03FC0007F807F807F807C03FC03FC03FC03FC03FC03FC03FC03F01FE01FE01FE01FE0003FC03FC03FC03807F807F807F807F807F807F807F807F00FF00FF00FF00FF0001FE01FE01FE0100FF00FF00FF00FF00FF00FF00FF00FF";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "807F807F807F807F8000FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FEC03FC03FC03FC03FC0007F807F807F8003FC03FC03FC03FC03FC03FC03FC03FCE01FE01FE01FE01FE0003FC03FC03FC007F807F807F807F807F807F807F807F8F00FF00FF00FF00FF0001FE01FE01FE00FF00FF00FF00FF00FF00FF00FF00FF0F807F807F807F807F8000FF00FF00FF01FE01FE01FE01FE01FE01FE01FE01FE0FC03FC03FC03FC03FC0007F807F807F83FC03FC03FC03FC03FC03FC03FC03FC0FE01FE01FE01FE01FE0003FC03FC03FC7F807F807F807F807F807F807F807F80FF00FF00FF00FF00FF0001FE01FE01FEFF00FF00FF00FF00FF00FF00FF00FF00";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "7F807F807F807F807F8000FF00FF00FFFE01FE01FE01FE01FE01FE01FE01FE013FC03FC03FC03FC03FC0007F807F807FFC03FC03FC03FC03FC03FC03FC03FC031FE01FE01FE01FE01FE0003FC03FC03FF807F807F807F807F807F807F807F8070FF00FF00FF00FF00FF0001FE01FE01FF00FF00FF00FF00FF00FF00FF00FF00F07F807F807F807F807F8000FF00FF00FE01FE01FE01FE01FE01FE01FE01FE01F03FC03FC03FC03FC03FC0007F807F807C03FC03FC03FC03FC03FC03FC03FC03F01FE01FE01FE01FE01FE0003FC03FC03807F807F807F807F807F807F807F807F00FF00FF00FF00FF00FF0001FE01FE0100FF00FF00FF00FF00FF00FF00FF00FF";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "807F807F807F807F807F8000FF00FF0001FE01FE01FE01FE01FE01FE01FE01FEC03FC03FC03FC03FC03FC0007F807F8003FC03FC03FC03FC03FC03FC03FC03FCE01FE01FE01FE01FE01FE0003FC03FC007F807F807F807F807F807F807F807F8F00FF00FF00FF00FF00FF0001FE01FE00FF00FF00FF00FF00FF00FF00FF00FF0F807F807F807F807F807F8000FF00FF01FE01FE01FE01FE01FE01FE01FE01FE0FC03FC03FC03FC03FC03FC0007F807F83FC03FC03FC03FC03FC03FC03FC03FC0FE01FE01FE01FE01FE01FE0003FC03FC7F807F807F807F807F807F807F807F80FF00FF00FF00FF00FF00FF0001FE01FEFF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "7F807F807F807F807F807F8000FF00FFFE01FE01FE01FE01FE01FE01FE01FE013FC03FC03FC03FC03FC03FC0007F807FFC03FC03FC03FC03FC03FC03FC03FC031FE01FE01FE01FE01FE01FE0003FC03FF807F807F807F807F807F807F807F8070FF00FF00FF00FF00FF00FF0001FE01FF00FF00FF00FF00FF00FF00FF00FF00F07F807F807F807F807F807F8000FF00FE01FE01FE01FE01FE01FE01FE01FE01F03FC03FC03FC03FC03FC03FC0007F807C03FC03FC03FC03FC03FC03FC03FC03F01FE01FE01FE01FE01FE01FE0003FC03807F807F807F807F807F807F807F807F00FF00FF00FF00FF00FF00FF0001FE0100FF00FF00FF00FF00FF00FF00FF00FF";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "807F807F807F807F807F807F8000FF0001FE01FE01FE01FE01FE01FE01FE01FEC03FC03FC03FC03FC03FC03FC0007F8003FC03FC03FC03FC03FC03FC03FC03FCE01FE01FE01FE01FE01FE01FE0003FC007F807F807F807F807F807F807F807F8F00FF00FF00FF00FF00FF00FF0001FE00FF00FF00FF00FF00FF00FF00FF00FF0F807F807F807F807F807F807F8000FF01FE01FE01FE01FE01FE01FE01FE01FE0FC03FC03FC03FC03FC03FC03FC0007F83FC03FC03FC03FC03FC03FC03FC03FC0FE01FE01FE01FE01FE01FE01FE0003FC7F807F807F807F807F807F807F807F80FF00FF00FF00FF00FF00FF00FF0001FEFF00FF00FF00FF00FF00FF00FF00FF00";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "7F807F807F807F807F807F807F8000FFFE01FE01FE01FE01FE01FE01FE01FE013FC03FC03FC03FC03FC03FC03FC0007FFC03FC03FC03FC03FC03FC03FC03FC031FE01FE01FE01FE01FE01FE01FE0003FF807F807F807F807F807F807F807F8070FF00FF00FF00FF00FF00FF00FF0001FF00FF00FF00FF00FF00FF00FF00FF00F07F807F807F807F807F807F807F8000FE01FE01FE01FE01FE01FE01FE01FE01F03FC03FC03FC03FC03FC03FC03FC0007C03FC03FC03FC03FC03FC03FC03FC03F01FE01FE01FE01FE01FE01FE01FE0003807F807F807F807F807F807F807F807F00FF00FF00FF00FF00FF00FF00FF000100FF00FF00FF00FF00FF00FF00FF00FF";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "807F807F807F807F807F807F807F800001FE01FE01FE01FE01FE01FE01FE01FEC03FC03FC03FC03FC03FC03FC03FC00003FC03FC03FC03FC03FC03FC03FC03FCE01FE01FE01FE01FE01FE01FE01FE00007F807F807F807F807F807F807F807F8F00FF00FF00FF00FF00FF00FF00FF0000FF00FF00FF00FF00FF00FF00FF00FF0F807F807F807F807F807F807F807F8001FE01FE01FE01FE01FE01FE01FE01FE0FC03FC03FC03FC03FC03FC03FC03FC003FC03FC03FC03FC03FC03FC03FC03FC0FE01FE01FE01FE01FE01FE01FE01FE007F807F807F807F807F807F807F807F80FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "7F807F8000FF00FF00FF00FF00FF00FFFE01FE01FE01FE01FE01FE01FE01FE013FC03FC0007F807F807F807F807F807FFC03FC03FC03FC03FC03FC03FC03FC031FE01FE0003FC03FC03FC03FC03FC03FF807F807F807F807F807F807F807F8070FF00FF0001FE01FE01FE01FE01FE01FF00FF00FF00FF00FF00FF00FF00FF00F07F807F8000FF00FF00FF00FF00FF00FE01FE01FE01FE01FE01FE01FE01FE01F03FC03FC0007F807F807F807F807F807C03FC03FC03FC03FC03FC03FC03FC03F01FE01FE0003FC03FC03FC03FC03FC03807F807F807F807F807F807F807F807F00FF00FF0001FE01FE01FE01FE01FE0100FF00FF00FF00FF00FF00FF00FF00FF";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "807F807F8000FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FEC03FC03FC0007F807F807F807F807F8003FC03FC03FC03FC03FC03FC03FC03FCE01FE01FE0003FC03FC03FC03FC03FC007F807F807F807F807F807F807F807F8F00FF00FF0001FE01FE01FE01FE01FE00FF00FF00FF00FF00FF00FF00FF00FF0F807F807F8000FF00FF00FF00FF00FF01FE01FE01FE01FE01FE01FE01FE01FE0FC03FC03FC0007F807F807F807F807F83FC03FC03FC03FC03FC03FC03FC03FC0FE01FE01FE0003FC03FC03FC03FC03FC7F807F807F807F807F807F807F807F80FF00FF00FF0001FE01FE01FE01FE01FEFF00FF00FF00FF00FF00FF00FF00FF00";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "7F807F807F8000FF00FF00FF00FF00FFFE01FE01FE01FE01FE01FE01FE01FE013FC03FC03FC0007F807F807F807F807FFC03FC03FC03FC03FC03FC03FC03FC031FE01FE01FE0003FC03FC03FC03FC03FF807F807F807F807F807F807F807F8070FF00FF00FF0001FE01FE01FE01FE01FF00FF00FF00FF00FF00FF00FF00FF00F07F807F807F8000FF00FF00FF00FF00FE01FE01FE01FE01FE01FE01FE01FE01F03FC03FC03FC0007F807F807F807F807C03FC03FC03FC03FC03FC03FC03FC03F01FE01FE01FE0003FC03FC03FC03FC03807F807F807F807F807F807F807F807F00FF00FF00FF0001FE01FE01FE01FE0100FF00FF00FF00FF00FF00FF00FF00FF";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "807F807F807F8000FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FEC03FC03FC03FC0007F807F807F807F8003FC03FC03FC03FC03FC03FC03FC03FCE01FE01FE01FE0003FC03FC03FC03FC007F807F807F807F807F807F807F807F8F00FF00FF00FF0001FE01FE01FE01FE00FF00FF00FF00FF00FF00FF00FF00FF0F807F807F807F8000FF00FF00FF00FF01FE01FE01FE01FE01FE01FE01FE01FE0FC03FC03FC03FC0007F807F807F807F83FC03FC03FC03FC03FC03FC03FC03FC0FE01FE01FE01FE0003FC03FC03FC03FC7F807F807F807F807F807F807F807F80FF00FF00FF00FF0001FE01FE01FE01FEFF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00FF00FF00FF00FF00FF00FF00FF00FFFE01FE01FE01FE01FE01FE01FE01FE01007F807F807F807F807F807F807F807FFC03FC03FC03FC03FC03FC03FC03FC03003FC03FC03FC03FC03FC03FC03FC03FF807F807F807F807F807F807F807F807001FE01FE01FE01FE01FE01FE01FE01FF00FF00FF00FF00FF00FF00FF00FF00F000FF00FF00FF00FF00FF00FF00FF00FE01FE01FE01FE01FE01FE01FE01FE01F0007F807F807F807F807F807F807F807C03FC03FC03FC03FC03FC03FC03FC03F0003FC03FC03FC03FC03FC03FC03FC03807F807F807F807F807F807F807F807F0001FE01FE01FE01FE01FE01FE01FE0100FF00FF00FF00FF00FF00FF00FF00FF";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "8000FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FEC0007F807F807F807F807F807F807F8003FC03FC03FC03FC03FC03FC03FC03FCE0003FC03FC03FC03FC03FC03FC03FC007F807F807F807F807F807F807F807F8F0001FE01FE01FE01FE01FE01FE01FE00FF00FF00FF00FF00FF00FF00FF00FF0F8000FF00FF00FF00FF00FF00FF00FF01FE01FE01FE01FE01FE01FE01FE01FE0FC0007F807F807F807F807F807F807F83FC03FC03FC03FC03FC03FC03FC03FC0FE0003FC03FC03FC03FC03FC03FC03FC7F807F807F807F807F807F807F807F80FF0001FE01FE01FE01FE01FE01FE01FEFF00FF00FF00FF00FF00FF00FF00FF00";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "7F8000FF00FF00FF00FF00FF00FF00FFFE01FE01FE01FE01FE01FE01FE01FE013FC0007F807F807F807F807F807F807FFC03FC03FC03FC03FC03FC03FC03FC031FE0003FC03FC03FC03FC03FC03FC03FF807F807F807F807F807F807F807F8070FF0001FE01FE01FE01FE01FE01FE01FF00FF00FF00FF00FF00FF00FF00FF00F07F8000FF00FF00FF00FF00FF00FF00FE01FE01FE01FE01FE01FE01FE01FE01F03FC0007F807F807F807F807F807F807C03FC03FC03FC03FC03FC03FC03FC03F01FE0003FC03FC03FC03FC03FC03FC03807F807F807F807F807F807F807F807F00FF0001FE01FE01FE01FE01FE01FE0100FF00FF00FF00FF00FF00FF00FF00FF";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "807F8000FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FEC03FC0007F807F807F807F807F807F8003FC03FC03FC03FC03FC03FC03FC03FCE01FE0003FC03FC03FC03FC03FC03FC007F807F807F807F807F807F807F807F8F00FF0001FE01FE01FE01FE01FE01FE00FF00FF00FF00FF00FF00FF00FF00FF0F807F8000FF00FF00FF00FF00FF00FF01FE01FE01FE01FE01FE01FE01FE01FE0FC03FC0007F807F807F807F807F807F83FC03FC03FC03FC03FC03FC03FC03FC0FE01FE0003FC03FC03FC03FC03FC03FC7F807F807F807F807F807F807F807F80FF00FF0001FE01FE01FE01FE01FE01FEFF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N54
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a19~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a27~portadataout  & ( ((!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// ((\rom_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\rom_rtl_0|auto_generated|ram_block1a19~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// ((\rom_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a11~portadataout )))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// (((\rom_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \rom_rtl_0|auto_generated|ram_block1a19~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a11~portadataout )))) # 
// (\rom_rtl_0|auto_generated|address_reg_a [1] & (((!\rom_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a19~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a27~portadataout  & ( 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\rom_rtl_0|auto_generated|ram_block1a11~portadataout )))) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\rom_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h04C434F407C737F7;
defparam \rom_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "FE01FE01FE01FE01FE01FE01FE01FE0100FF00FF00FF00FF00FF00FF00FF00FFFC03FC03FC03FC03FC03FC03FC03FC03007F807F807F807F807F807F807F807FF807F807F807F807F807F807F807F807003FC03FC03FC03FC03FC03FC03FC03FF00FF00FF00FF00FF00FF00FF00FF00F001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01F000FF00FF00FF00FF00FF00FF00FF00FC03FC03FC03FC03FC03FC03FC03FC03F0007F807F807F807F807F807F807F807807F807F807F807F807F807F807F807F0003FC03FC03FC03FC03FC03FC03FC0300FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "01FE01FE01FE01FE01FE01FE01FE01FE8000FF00FF00FF00FF00FF00FF00FF0003FC03FC03FC03FC03FC03FC03FC03FCC0007F807F807F807F807F807F807F8007F807F807F807F807F807F807F807F8E0003FC03FC03FC03FC03FC03FC03FC00FF00FF00FF00FF00FF00FF00FF00FF0F0001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE0F8000FF00FF00FF00FF00FF00FF00FF03FC03FC03FC03FC03FC03FC03FC03FC0FC0007F807F807F807F807F807F807F87F807F807F807F807F807F807F807F80FE0003FC03FC03FC03FC03FC03FC03FCFF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "FE01FE01FE01FE01FE01FE01FE01FE017F8000FF00FF00FF00FF00FF00FF00FFFC03FC03FC03FC03FC03FC03FC03FC033FC0007F807F807F807F807F807F807FF807F807F807F807F807F807F807F8071FE0003FC03FC03FC03FC03FC03FC03FF00FF00FF00FF00FF00FF00FF00FF00F0FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01F07F8000FF00FF00FF00FF00FF00FF00FC03FC03FC03FC03FC03FC03FC03FC03F03FC0007F807F807F807F807F807F807807F807F807F807F807F807F807F807F01FE0003FC03FC03FC03FC03FC03FC0300FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "01FE01FE01FE01FE01FE01FE01FE01FE807F8000FF00FF00FF00FF00FF00FF0003FC03FC03FC03FC03FC03FC03FC03FCC03FC0007F807F807F807F807F807F8007F807F807F807F807F807F807F807F8E01FE0003FC03FC03FC03FC03FC03FC00FF00FF00FF00FF00FF00FF00FF00FF0F00FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE0F807F8000FF00FF00FF00FF00FF00FF03FC03FC03FC03FC03FC03FC03FC03FC0FC03FC0007F807F807F807F807F807F87F807F807F807F807F807F807F807F80FE01FE0003FC03FC03FC03FC03FC03FCFF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "FE01FE01FE01FE01FE01FE01FE01FE017F807F8000FF00FF00FF00FF00FF00FFFC03FC03FC03FC03FC03FC03FC03FC033FC03FC0007F807F807F807F807F807FF807F807F807F807F807F807F807F8071FE01FE0003FC03FC03FC03FC03FC03FF00FF00FF00FF00FF00FF00FF00FF00F0FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01F07F807F8000FF00FF00FF00FF00FF00FC03FC03FC03FC03FC03FC03FC03FC03F03FC03FC0007F807F807F807F807F807807F807F807F807F807F807F807F807F01FE01FE0003FC03FC03FC03FC03FC0300FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "01FE01FE01FE01FE01FE01FE01FE01FE807F807F8000FF00FF00FF00FF00FF0003FC03FC03FC03FC03FC03FC03FC03FCC03FC03FC0007F807F807F807F807F8007F807F807F807F807F807F807F807F8E01FE01FE0003FC03FC03FC03FC03FC00FF00FF00FF00FF00FF00FF00FF00FF0F00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE0F807F807F8000FF00FF00FF00FF00FF03FC03FC03FC03FC03FC03FC03FC03FC0FC03FC03FC0007F807F807F807F807F87F807F807F807F807F807F807F807F80FE01FE01FE0003FC03FC03FC03FC03FCFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "FE01FE01FE01FE01FE01FE01FE01FE017F807F807F8000FF00FF00FF00FF00FFFC03FC03FC03FC03FC03FC03FC03FC033FC03FC03FC0007F807F807F807F807FF807F807F807F807F807F807F807F8071FE01FE01FE0003FC03FC03FC03FC03FF00FF00FF00FF00FF00FF00FF00FF00F0FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01F07F807F807F8000FF00FF00FF00FF00FC03FC03FC03FC03FC03FC03FC03FC03F03FC03FC03FC0007F807F807F807F807807F807F807F807F807F807F807F807F01FE01FE01FE0003FC03FC03FC03FC0300FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "01FE01FE01FE01FE01FE01FE01FE01FE807F807F807F8000FF00FF00FF00FF0003FC03FC03FC03FC03FC03FC03FC03FCC03FC03FC03FC0007F807F807F807F8007F807F807F807F807F807F807F807F8E01FE01FE01FE0003FC03FC03FC03FC00FF00FF00FF00FF00FF00FF00FF00FF0F00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE0F807F807F807F8000FF00FF00FF00FF03FC03FC03FC03FC03FC03FC03FC03FC0FC03FC03FC03FC0007F807F807F807F87F807F807F807F807F807F807F807F80FE01FE01FE01FE0003FC03FC03FC03FCFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FE01FE01FE01FE01FE01FE01FE01FE017F807F807F807F8000FF00FF00FF00FFFC03FC03FC03FC03FC03FC03FC03FC033FC03FC03FC03FC0007F807F807F807FF807F807F807F807F807F807F807F8071FE01FE01FE01FE0003FC03FC03FC03FF00FF00FF00FF00FF00FF00FF00FF00F0FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01F07F807F807F807F8000FF00FF00FF00FC03FC03FC03FC03FC03FC03FC03FC03F03FC03FC03FC03FC0007F807F807F807807F807F807F807F807F807F807F807F01FE01FE01FE01FE0003FC03FC03FC0300FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "01FE01FE01FE01FE01FE01FE01FE01FE807F807F807F807F8000FF00FF00FF0003FC03FC03FC03FC03FC03FC03FC03FCC03FC03FC03FC03FC0007F807F807F8007F807F807F807F807F807F807F807F8E01FE01FE01FE01FE0003FC03FC03FC00FF00FF00FF00FF00FF00FF00FF00FF0F00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE0F807F807F807F807F8000FF00FF00FF03FC03FC03FC03FC03FC03FC03FC03FC0FC03FC03FC03FC03FC0007F807F807F87F807F807F807F807F807F807F807F80FE01FE01FE01FE01FE0003FC03FC03FCFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FE01FE01FE01FE01FE01FE01FE01FE017F807F807F807F807F8000FF00FF00FFFC03FC03FC03FC03FC03FC03FC03FC033FC03FC03FC03FC03FC0007F807F807FF807F807F807F807F807F807F807F8071FE01FE01FE01FE01FE0003FC03FC03FF00FF00FF00FF00FF00FF00FF00FF00F0FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01F07F807F807F807F807F8000FF00FF00FC03FC03FC03FC03FC03FC03FC03FC03F03FC03FC03FC03FC03FC0007F807F807807F807F807F807F807F807F807F807F01FE01FE01FE01FE01FE0003FC03FC0300FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE01";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "01FE01FE01FE01FE01FE01FE01FE01FE807F807F807F807F807F8000FF00FF0003FC03FC03FC03FC03FC03FC03FC03FCC03FC03FC03FC03FC03FC0007F807F8007F807F807F807F807F807F807F807F8E01FE01FE01FE01FE01FE0003FC03FC00FF00FF00FF00FF00FF00FF00FF00FF0F00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE01FE0F807F807F807F807F807F8000FF00FF03FC03FC03FC03FC03FC03FC03FC03FC0FC03FC03FC03FC03FC03FC0007F807F87F807F807F807F807F807F807F807F80FE01FE01FE01FE01FE01FE0003FC03FCFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01FE";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FE01FE01FE01FE01FE01FE01FE01FE017F807F807F807F807F807F8000FF00FFFC03FC03FC03FC03FC03FC03FC03FC033FC03FC03FC03FC03FC03FC0007F807FF807F807F807F807F807F807F807F8071FE01FE01FE01FE01FE01FE0003FC03FF00FF00FF00FF00FF00FF00FF00FF00F0FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE01F07F807F807F807F807F807F8000FF00FC03FC03FC03FC03FC03FC03FC03FC03F03FC03FC03FC03FC03FC03FC0007F807807F807F807F807F807F807F807F807F01FE01FE01FE01FE01FE01FE0003FC0300FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE01";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "01FE01FE01FE01FE01FE01FE01FE01FE807F807F807F807F807F807F8000FF0003FC03FC03FC03FC03FC03FC03FC03FCC03FC03FC03FC03FC03FC03FC0007F8007F807F807F807F807F807F807F807F8E01FE01FE01FE01FE01FE01FE0003FC00FF00FF00FF00FF00FF00FF00FF00FF0F00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE01FE0F807F807F807F807F807F807F8000FF03FC03FC03FC03FC03FC03FC03FC03FC0FC03FC03FC03FC03FC03FC03FC0007F87F807F807F807F807F807F807F807F80FE01FE01FE01FE01FE01FE01FE0003FCFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001FE";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FE01FE01FE01FE01FE01FE01FE01FE017F807F807F807F807F807F807F8000FFFC03FC03FC03FC03FC03FC03FC03FC033FC03FC03FC03FC03FC03FC03FC0007FF807F807F807F807F807F807F807F8071FE01FE01FE01FE01FE01FE01FE0003FF00FF00FF00FF00FF00FF00FF00FF00F0FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE01F07F807F807F807F807F807F807F8000FC03FC03FC03FC03FC03FC03FC03FC03F03FC03FC03FC03FC03FC03FC03FC0007807F807F807F807F807F807F807F807F01FE01FE01FE01FE01FE01FE01FE000300FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0001";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "01FE01FE01FE01FE01FE01FE01FE01FE807F807F807F807F807F807F807F800003FC03FC03FC03FC03FC03FC03FC03FCC03FC03FC03FC03FC03FC03FC03FC00007F807F807F807F807F807F807F807F8E01FE01FE01FE01FE01FE01FE01FE0000FF00FF00FF00FF00FF00FF00FF00FF0F00FF00FF00FF00FF00FF00FF00FF0001FE01FE01FE01FE01FE01FE01FE01FE0F807F807F807F807F807F807F807F8003FC03FC03FC03FC03FC03FC03FC03FC0FC03FC03FC03FC03FC03FC03FC03FC007F807F807F807F807F807F807F807F80FE01FE01FE01FE01FE01FE01FE01FE00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N48
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \rom_rtl_0|auto_generated|address_reg_a [0] & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((\rom_rtl_0|auto_generated|ram_block1a43~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a59~portadataout )) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// \rom_rtl_0|auto_generated|address_reg_a [0] & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a43~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// (\rom_rtl_0|auto_generated|ram_block1a59~portadataout )) ) ) ) # ( \rom_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\rom_rtl_0|auto_generated|address_reg_a [0] & ( (!\rom_rtl_0|auto_generated|address_reg_a [1]) # 
// (\rom_rtl_0|auto_generated|ram_block1a51~portadataout ) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\rom_rtl_0|auto_generated|address_reg_a [0] & ( (\rom_rtl_0|auto_generated|ram_block1a51~portadataout  & 
// \rom_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h0033FF330F550F55;
defparam \rom_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N3
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  & ( (\rom_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) # (\rom_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( 
// !\rom_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [2] & \rom_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(!\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rom_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\rom_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \rom_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFE0001FFFE0001FFFE0001FFFE00017FFF80007FFF80000000FFFF0000FFFFFFFC0003FFFC0003FFFC0003FFFC00033FFFC0003FFFC00000007FFF80007FFFFFF80007FFF80007FFF80007FFF800071FFFE0001FFFE00000003FFFC0003FFFFFF0000FFFF0000FFFF0000FFFF0000F0FFFF0000FFFF00000001FFFE0001FFFFFE0001FFFE0001FFFE0001FFFE0001F07FFF80007FFF80000000FFFF0000FFFFFC0003FFFC0003FFFC0003FFFC0003F03FFFC0003FFFC00000007FFF80007FFFF80007FFF80007FFF80007FFF80007F01FFFE0001FFFE00000003FFFC0003FFFF0000FFFF0000FFFF0000FFFF0000FF00FFFF0000FFFF00000001FFFE0001FF";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FE0001FFFE0001FFFE0001FFFE0001FF007FFF80007FFF80000000FFFF0000FFFC0003FFFC0003FFFC0003FFFC0003FF003FFFC0003FFFC00000007FFF80007FF80007FFF80007FFF80007FFF80007FF001FFFE0001FFFE00000003FFFC0003FF0000FFFF0000FFFF0000FFFF0000FFF000FFFF0000FFFF00000001FFFE0001FE0001FFFE0001FFFE0001FFFE0001FFF0007FFF80007FFF80000000FFFF0000FC0003FFFC0003FFFC0003FFFC0003FFF0003FFFC0003FFFC00000007FFF8000780007FFF80007FFF80007FFF80007FFF0001FFFE0001FFFE00000003FFFC00030000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00000001FFFE0001";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "0001FFFE0001FFFE0001FFFE0001FFFE80007FFF80007FFF80000000FFFF00000003FFFC0003FFFC0003FFFC0003FFFCC0003FFFC0003FFFC00000007FFF80000007FFF80007FFF80007FFF80007FFF8E0001FFFE0001FFFE00000003FFFC000000FFFF0000FFFF0000FFFF0000FFFF0F0000FFFF0000FFFF00000001FFFE000001FFFE0001FFFE0001FFFE0001FFFE0F80007FFF80007FFF80000000FFFF000003FFFC0003FFFC0003FFFC0003FFFC0FC0003FFFC0003FFFC00000007FFF800007FFF80007FFF80007FFF80007FFF80FE0001FFFE0001FFFE00000003FFFC0000FFFF0000FFFF0000FFFF0000FFFF00FF0000FFFF0000FFFF00000001FFFE00";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "01FFFE0001FFFE0001FFFE0001FFFE00FF80007FFF80007FFF80000000FFFF0003FFFC0003FFFC0003FFFC0003FFFC00FFC0003FFFC0003FFFC00000007FFF8007FFF80007FFF80007FFF80007FFF800FFE0001FFFE0001FFFE00000003FFFC00FFFF0000FFFF0000FFFF0000FFFF000FFF0000FFFF0000FFFF00000001FFFE01FFFE0001FFFE0001FFFE0001FFFE000FFF80007FFF80007FFF80000000FFFF03FFFC0003FFFC0003FFFC0003FFFC000FFFC0003FFFC0003FFFC00000007FFF87FFF80007FFF80007FFF80007FFF8000FFFE0001FFFE0001FFFE00000003FFFCFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00000001FFFE";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "FFFE0001FFFE0001FFFE0001FFFE00010000FFFF0000FFFF0000FFFF0000FFFFFFFC0003FFFC0003FFFC0003FFFC000300007FFF80007FFF80007FFF80007FFFFFF80007FFF80007FFF80007FFF8000700003FFFC0003FFFC0003FFFC0003FFFFFF0000FFFF0000FFFF0000FFFF0000F00001FFFE0001FFFE0001FFFE0001FFFFFE0001FFFE0001FFFE0001FFFE0001F00000FFFF0000FFFF0000FFFF0000FFFFFC0003FFFC0003FFFC0003FFFC0003F000007FFF80007FFF80007FFF80007FFFF80007FFF80007FFF80007FFF80007F000003FFFC0003FFFC0003FFFC0003FFFF0000FFFF0000FFFF0000FFFF0000FF000001FFFE0001FFFE0001FFFE0001FF";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "FE0001FFFE0001FFFE0001FFFE0001FF000000FFFF0000FFFF0000FFFF0000FFFC0003FFFC0003FFFC0003FFFC0003FF0000007FFF80007FFF80007FFF80007FF80007FFF80007FFF80007FFF80007FF0000003FFFC0003FFFC0003FFFC0003FF0000FFFF0000FFFF0000FFFF0000FFF0000001FFFE0001FFFE0001FFFE0001FE0001FFFE0001FFFE0001FFFE0001FFF0000000FFFF0000FFFF0000FFFF0000FC0003FFFC0003FFFC0003FFFC0003FFF00000007FFF80007FFF80007FFF8000780007FFF80007FFF80007FFF80007FFF00000003FFFC0003FFFC0003FFFC00030000FFFF0000FFFF0000FFFF0000FFFF00000001FFFE0001FFFE0001FFFE0001";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "0001FFFE0001FFFE0001FFFE0001FFFE80000000FFFF0000FFFF0000FFFF00000003FFFC0003FFFC0003FFFC0003FFFCC00000007FFF80007FFF80007FFF80000007FFF80007FFF80007FFF80007FFF8E00000003FFFC0003FFFC0003FFFC000000FFFF0000FFFF0000FFFF0000FFFF0F00000001FFFE0001FFFE0001FFFE000001FFFE0001FFFE0001FFFE0001FFFE0F80000000FFFF0000FFFF0000FFFF000003FFFC0003FFFC0003FFFC0003FFFC0FC00000007FFF80007FFF80007FFF800007FFF80007FFF80007FFF80007FFF80FE00000003FFFC0003FFFC0003FFFC0000FFFF0000FFFF0000FFFF0000FFFF00FF00000001FFFE0001FFFE0001FFFE00";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "01FFFE0001FFFE0001FFFE0001FFFE00FF80000000FFFF0000FFFF0000FFFF0003FFFC0003FFFC0003FFFC0003FFFC00FFC00000007FFF80007FFF80007FFF8007FFF80007FFF80007FFF80007FFF800FFE00000003FFFC0003FFFC0003FFFC00FFFF0000FFFF0000FFFF0000FFFF000FFF00000001FFFE0001FFFE0001FFFE01FFFE0001FFFE0001FFFE0001FFFE000FFF80000000FFFF0000FFFF0000FFFF03FFFC0003FFFC0003FFFC0003FFFC000FFFC00000007FFF80007FFF80007FFF87FFF80007FFF80007FFF80007FFF8000FFFE00000003FFFC0003FFFC0003FFFCFFFF0000FFFF0000FFFF0000FFFF0000FFFF00000001FFFE0001FFFE0001FFFE";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "FFFE0001FFFE0001FFFE0001FFFE00017FFF80007FFF80007FFF80000000FFFFFFFC0003FFFC0003FFFC0003FFFC00033FFFC0003FFFC0003FFFC00000007FFFFFF80007FFF80007FFF80007FFF800071FFFE0001FFFE0001FFFE00000003FFFFFF0000FFFF0000FFFF0000FFFF0000F0FFFF0000FFFF0000FFFF00000001FFFFFE0001FFFE0001FFFE0001FFFE0001F07FFF80007FFF80007FFF80000000FFFFFC0003FFFC0003FFFC0003FFFC0003F03FFFC0003FFFC0003FFFC00000007FFFF80007FFF80007FFF80007FFF80007F01FFFE0001FFFE0001FFFE00000003FFFF0000FFFF0000FFFF0000FFFF0000FF00FFFF0000FFFF0000FFFF00000001FF";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "FE0001FFFE0001FFFE0001FFFE0001FF007FFF80007FFF80007FFF80000000FFFC0003FFFC0003FFFC0003FFFC0003FF003FFFC0003FFFC0003FFFC00000007FF80007FFF80007FFF80007FFF80007FF001FFFE0001FFFE0001FFFE00000003FF0000FFFF0000FFFF0000FFFF0000FFF000FFFF0000FFFF0000FFFF00000001FE0001FFFE0001FFFE0001FFFE0001FFF0007FFF80007FFF80007FFF80000000FC0003FFFC0003FFFC0003FFFC0003FFF0003FFFC0003FFFC0003FFFC0000000780007FFF80007FFF80007FFF80007FFF0001FFFE0001FFFE0001FFFE000000030000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00000001";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "0001FFFE0001FFFE0001FFFE0001FFFE80007FFF80007FFF80007FFF800000000003FFFC0003FFFC0003FFFC0003FFFCC0003FFFC0003FFFC0003FFFC00000000007FFF80007FFF80007FFF80007FFF8E0001FFFE0001FFFE0001FFFE0000000000FFFF0000FFFF0000FFFF0000FFFF0F0000FFFF0000FFFF0000FFFF0000000001FFFE0001FFFE0001FFFE0001FFFE0F80007FFF80007FFF80007FFF8000000003FFFC0003FFFC0003FFFC0003FFFC0FC0003FFFC0003FFFC0003FFFC000000007FFF80007FFF80007FFF80007FFF80FE0001FFFE0001FFFE0001FFFE00000000FFFF0000FFFF0000FFFF0000FFFF00FF0000FFFF0000FFFF0000FFFF000000";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "01FFFE0001FFFE0001FFFE0001FFFE00FF80007FFF80007FFF80007FFF80000003FFFC0003FFFC0003FFFC0003FFFC00FFC0003FFFC0003FFFC0003FFFC0000007FFF80007FFF80007FFF80007FFF800FFE0001FFFE0001FFFE0001FFFE000000FFFF0000FFFF0000FFFF0000FFFF000FFF0000FFFF0000FFFF0000FFFF000001FFFE0001FFFE0001FFFE0001FFFE000FFF80007FFF80007FFF80007FFF800003FFFC0003FFFC0003FFFC0003FFFC000FFFC0003FFFC0003FFFC0003FFFC00007FFF80007FFF80007FFF80007FFF8000FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "FFFE0001FFFE0001FFFE0001FFFE00017FFF80000000FFFF0000FFFF0000FFFFFFFC0003FFFC0003FFFC0003FFFC00033FFFC00000007FFF80007FFF80007FFFFFF80007FFF80007FFF80007FFF800071FFFE00000003FFFC0003FFFC0003FFFFFF0000FFFF0000FFFF0000FFFF0000F0FFFF00000001FFFE0001FFFE0001FFFFFE0001FFFE0001FFFE0001FFFE0001F07FFF80000000FFFF0000FFFF0000FFFFFC0003FFFC0003FFFC0003FFFC0003F03FFFC00000007FFF80007FFF80007FFFF80007FFF80007FFF80007FFF80007F01FFFE00000003FFFC0003FFFC0003FFFF0000FFFF0000FFFF0000FFFF0000FF00FFFF00000001FFFE0001FFFE0001FF";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "FE0001FFFE0001FFFE0001FFFE0001FF007FFF80000000FFFF0000FFFF0000FFFC0003FFFC0003FFFC0003FFFC0003FF003FFFC00000007FFF80007FFF80007FF80007FFF80007FFF80007FFF80007FF001FFFE00000003FFFC0003FFFC0003FF0000FFFF0000FFFF0000FFFF0000FFF000FFFF00000001FFFE0001FFFE0001FE0001FFFE0001FFFE0001FFFE0001FFF0007FFF80000000FFFF0000FFFF0000FC0003FFFC0003FFFC0003FFFC0003FFF0003FFFC00000007FFF80007FFF8000780007FFF80007FFF80007FFF80007FFF0001FFFE00000003FFFC0003FFFC00030000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00000001FFFE0001FFFE0001";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "0001FFFE0001FFFE0001FFFE0001FFFE80007FFF80000000FFFF0000FFFF00000003FFFC0003FFFC0003FFFC0003FFFCC0003FFFC00000007FFF80007FFF80000007FFF80007FFF80007FFF80007FFF8E0001FFFE00000003FFFC0003FFFC000000FFFF0000FFFF0000FFFF0000FFFF0F0000FFFF00000001FFFE0001FFFE000001FFFE0001FFFE0001FFFE0001FFFE0F80007FFF80000000FFFF0000FFFF000003FFFC0003FFFC0003FFFC0003FFFC0FC0003FFFC00000007FFF80007FFF800007FFF80007FFF80007FFF80007FFF80FE0001FFFE00000003FFFC0003FFFC0000FFFF0000FFFF0000FFFF0000FFFF00FF0000FFFF00000001FFFE0001FFFE00";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "01FFFE0001FFFE0001FFFE0001FFFE00FF80007FFF80000000FFFF0000FFFF0003FFFC0003FFFC0003FFFC0003FFFC00FFC0003FFFC00000007FFF80007FFF8007FFF80007FFF80007FFF80007FFF800FFE0001FFFE00000003FFFC0003FFFC00FFFF0000FFFF0000FFFF0000FFFF000FFF0000FFFF00000001FFFE0001FFFE01FFFE0001FFFE0001FFFE0001FFFE000FFF80007FFF80000000FFFF0000FFFF03FFFC0003FFFC0003FFFC0003FFFC000FFFC0003FFFC00000007FFF80007FFF87FFF80007FFF80007FFF80007FFF8000FFFE0001FFFE00000003FFFC0003FFFCFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00000001FFFE0001FFFE";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N42
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a36~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a52~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0]) # 
// ((!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a44~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( 
// !\rom_rtl_0|auto_generated|ram_block1a36~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a52~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & (((\rom_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\rom_rtl_0|auto_generated|address_reg_a [0] & ((!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a44~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((\rom_rtl_0|auto_generated|ram_block1a60~portadataout ))))) ) ) ) # ( \rom_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a52~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\rom_rtl_0|auto_generated|address_reg_a [1])))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & ((!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a44~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((\rom_rtl_0|auto_generated|ram_block1a60~portadataout ))))) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a52~portadataout  & ( (\rom_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a44~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a60~portadataout ))))) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \rom_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "7FFF80000000FFFF0000FFFF0000FFFFFFFE0001FFFE0001FFFE0001FFFE00013FFFC00000007FFF80007FFF80007FFFFFFC0003FFFC0003FFFC0003FFFC00031FFFE00000003FFFC0003FFFC0003FFFFFF80007FFF80007FFF80007FFF800070FFFF00000001FFFE0001FFFE0001FFFFFF0000FFFF0000FFFF0000FFFF0000F07FFF80000000FFFF0000FFFF0000FFFFFE0001FFFE0001FFFE0001FFFE0001F03FFFC00000007FFF80007FFF80007FFFFC0003FFFC0003FFFC0003FFFC0003F01FFFE00000003FFFC0003FFFC0003FFFF80007FFF80007FFF80007FFF80007F00FFFF00000001FFFE0001FFFE0001FFFF0000FFFF0000FFFF0000FFFF0000FF";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "007FFF80000000FFFF0000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FF003FFFC00000007FFF80007FFF80007FFC0003FFFC0003FFFC0003FFFC0003FF001FFFE00000003FFFC0003FFFC0003FF80007FFF80007FFF80007FFF80007FF000FFFF00000001FFFE0001FFFE0001FF0000FFFF0000FFFF0000FFFF0000FFF0007FFF80000000FFFF0000FFFF0000FE0001FFFE0001FFFE0001FFFE0001FFF0003FFFC00000007FFF80007FFF80007C0003FFFC0003FFFC0003FFFC0003FFF0001FFFE00000003FFFC0003FFFC000380007FFF80007FFF80007FFF80007FFF0000FFFF00000001FFFE0001FFFE00010000FFFF0000FFFF0000FFFF0000FFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "80007FFF80000000FFFF0000FFFF00000001FFFE0001FFFE0001FFFE0001FFFEC0003FFFC00000007FFF80007FFF80000003FFFC0003FFFC0003FFFC0003FFFCE0001FFFE00000003FFFC0003FFFC0000007FFF80007FFF80007FFF80007FFF8F0000FFFF00000001FFFE0001FFFE000000FFFF0000FFFF0000FFFF0000FFFF0F80007FFF80000000FFFF0000FFFF000001FFFE0001FFFE0001FFFE0001FFFE0FC0003FFFC00000007FFF80007FFF800003FFFC0003FFFC0003FFFC0003FFFC0FE0001FFFE00000003FFFC0003FFFC00007FFF80007FFF80007FFF80007FFF80FF0000FFFF00000001FFFE0001FFFE0000FFFF0000FFFF0000FFFF0000FFFF00";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "FF80007FFF80000000FFFF0000FFFF0001FFFE0001FFFE0001FFFE0001FFFE00FFC0003FFFC00000007FFF80007FFF8003FFFC0003FFFC0003FFFC0003FFFC00FFE0001FFFE00000003FFFC0003FFFC007FFF80007FFF80007FFF80007FFF800FFF0000FFFF00000001FFFE0001FFFE00FFFF0000FFFF0000FFFF0000FFFF000FFF80007FFF80000000FFFF0000FFFF01FFFE0001FFFE0001FFFE0001FFFE000FFFC0003FFFC00000007FFF80007FFF83FFFC0003FFFC0003FFFC0003FFFC000FFFE0001FFFE00000003FFFC0003FFFC7FFF80007FFF80007FFF80007FFF8000FFFF0000FFFF00000001FFFE0001FFFEFFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "0000FFFF0000FFFF0000FFFF0000FFFFFFFE0001FFFE0001FFFE0001FFFE000100007FFF80007FFF80007FFF80007FFFFFFC0003FFFC0003FFFC0003FFFC000300003FFFC0003FFFC0003FFFC0003FFFFFF80007FFF80007FFF80007FFF8000700001FFFE0001FFFE0001FFFE0001FFFFFF0000FFFF0000FFFF0000FFFF0000F00000FFFF0000FFFF0000FFFF0000FFFFFE0001FFFE0001FFFE0001FFFE0001F000007FFF80007FFF80007FFF80007FFFFC0003FFFC0003FFFC0003FFFC0003F000003FFFC0003FFFC0003FFFC0003FFFF80007FFF80007FFF80007FFF80007F000001FFFE0001FFFE0001FFFE0001FFFF0000FFFF0000FFFF0000FFFF0000FF";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "000000FFFF0000FFFF0000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FF0000007FFF80007FFF80007FFF80007FFC0003FFFC0003FFFC0003FFFC0003FF0000003FFFC0003FFFC0003FFFC0003FF80007FFF80007FFF80007FFF80007FF0000001FFFE0001FFFE0001FFFE0001FF0000FFFF0000FFFF0000FFFF0000FFF0000000FFFF0000FFFF0000FFFF0000FE0001FFFE0001FFFE0001FFFE0001FFF00000007FFF80007FFF80007FFF80007C0003FFFC0003FFFC0003FFFC0003FFF00000003FFFC0003FFFC0003FFFC000380007FFF80007FFF80007FFF80007FFF00000001FFFE0001FFFE0001FFFE00010000FFFF0000FFFF0000FFFF0000FFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "80000000FFFF0000FFFF0000FFFF00000001FFFE0001FFFE0001FFFE0001FFFEC00000007FFF80007FFF80007FFF80000003FFFC0003FFFC0003FFFC0003FFFCE00000003FFFC0003FFFC0003FFFC0000007FFF80007FFF80007FFF80007FFF8F00000001FFFE0001FFFE0001FFFE000000FFFF0000FFFF0000FFFF0000FFFF0F80000000FFFF0000FFFF0000FFFF000001FFFE0001FFFE0001FFFE0001FFFE0FC00000007FFF80007FFF80007FFF800003FFFC0003FFFC0003FFFC0003FFFC0FE00000003FFFC0003FFFC0003FFFC00007FFF80007FFF80007FFF80007FFF80FF00000001FFFE0001FFFE0001FFFE0000FFFF0000FFFF0000FFFF0000FFFF00";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "FF80000000FFFF0000FFFF0000FFFF0001FFFE0001FFFE0001FFFE0001FFFE00FFC00000007FFF80007FFF80007FFF8003FFFC0003FFFC0003FFFC0003FFFC00FFE00000003FFFC0003FFFC0003FFFC007FFF80007FFF80007FFF80007FFF800FFF00000001FFFE0001FFFE0001FFFE00FFFF0000FFFF0000FFFF0000FFFF000FFF80000000FFFF0000FFFF0000FFFF01FFFE0001FFFE0001FFFE0001FFFE000FFFC00000007FFF80007FFF80007FFF83FFFC0003FFFC0003FFFC0003FFFC000FFFE00000003FFFC0003FFFC0003FFFC7FFF80007FFF80007FFF80007FFF8000FFFF00000001FFFE0001FFFE0001FFFEFFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "7FFF80007FFF80000000FFFF0000FFFFFFFE0001FFFE0001FFFE0001FFFE00013FFFC0003FFFC00000007FFF80007FFFFFFC0003FFFC0003FFFC0003FFFC00031FFFE0001FFFE00000003FFFC0003FFFFFF80007FFF80007FFF80007FFF800070FFFF0000FFFF00000001FFFE0001FFFFFF0000FFFF0000FFFF0000FFFF0000F07FFF80007FFF80000000FFFF0000FFFFFE0001FFFE0001FFFE0001FFFE0001F03FFFC0003FFFC00000007FFF80007FFFFC0003FFFC0003FFFC0003FFFC0003F01FFFE0001FFFE00000003FFFC0003FFFF80007FFF80007FFF80007FFF80007F00FFFF0000FFFF00000001FFFE0001FFFF0000FFFF0000FFFF0000FFFF0000FF";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "007FFF80007FFF80000000FFFF0000FFFE0001FFFE0001FFFE0001FFFE0001FF003FFFC0003FFFC00000007FFF80007FFC0003FFFC0003FFFC0003FFFC0003FF001FFFE0001FFFE00000003FFFC0003FF80007FFF80007FFF80007FFF80007FF000FFFF0000FFFF00000001FFFE0001FF0000FFFF0000FFFF0000FFFF0000FFF0007FFF80007FFF80000000FFFF0000FE0001FFFE0001FFFE0001FFFE0001FFF0003FFFC0003FFFC00000007FFF80007C0003FFFC0003FFFC0003FFFC0003FFF0001FFFE0001FFFE00000003FFFC000380007FFF80007FFF80007FFF80007FFF0000FFFF0000FFFF00000001FFFE00010000FFFF0000FFFF0000FFFF0000FFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "80007FFF80007FFF80000000FFFF00000001FFFE0001FFFE0001FFFE0001FFFEC0003FFFC0003FFFC00000007FFF80000003FFFC0003FFFC0003FFFC0003FFFCE0001FFFE0001FFFE00000003FFFC0000007FFF80007FFF80007FFF80007FFF8F0000FFFF0000FFFF00000001FFFE000000FFFF0000FFFF0000FFFF0000FFFF0F80007FFF80007FFF80000000FFFF000001FFFE0001FFFE0001FFFE0001FFFE0FC0003FFFC0003FFFC00000007FFF800003FFFC0003FFFC0003FFFC0003FFFC0FE0001FFFE0001FFFE00000003FFFC00007FFF80007FFF80007FFF80007FFF80FF0000FFFF0000FFFF00000001FFFE0000FFFF0000FFFF0000FFFF0000FFFF00";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FF80007FFF80007FFF80000000FFFF0001FFFE0001FFFE0001FFFE0001FFFE00FFC0003FFFC0003FFFC00000007FFF8003FFFC0003FFFC0003FFFC0003FFFC00FFE0001FFFE0001FFFE00000003FFFC007FFF80007FFF80007FFF80007FFF800FFF0000FFFF0000FFFF00000001FFFE00FFFF0000FFFF0000FFFF0000FFFF000FFF80007FFF80007FFF80000000FFFF01FFFE0001FFFE0001FFFE0001FFFE000FFFC0003FFFC0003FFFC00000007FFF83FFFC0003FFFC0003FFFC0003FFFC000FFFE0001FFFE0001FFFE00000003FFFC7FFF80007FFF80007FFF80007FFF8000FFFF0000FFFF0000FFFF00000001FFFEFFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "7FFF80007FFF80007FFF80000000FFFFFFFE0001FFFE0001FFFE0001FFFE00013FFFC0003FFFC0003FFFC00000007FFFFFFC0003FFFC0003FFFC0003FFFC00031FFFE0001FFFE0001FFFE00000003FFFFFF80007FFF80007FFF80007FFF800070FFFF0000FFFF0000FFFF00000001FFFFFF0000FFFF0000FFFF0000FFFF0000F07FFF80007FFF80007FFF80000000FFFFFE0001FFFE0001FFFE0001FFFE0001F03FFFC0003FFFC0003FFFC00000007FFFFC0003FFFC0003FFFC0003FFFC0003F01FFFE0001FFFE0001FFFE00000003FFFF80007FFF80007FFF80007FFF80007F00FFFF0000FFFF0000FFFF00000001FFFF0000FFFF0000FFFF0000FFFF0000FF";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "007FFF80007FFF80007FFF80000000FFFE0001FFFE0001FFFE0001FFFE0001FF003FFFC0003FFFC0003FFFC00000007FFC0003FFFC0003FFFC0003FFFC0003FF001FFFE0001FFFE0001FFFE00000003FF80007FFF80007FFF80007FFF80007FF000FFFF0000FFFF0000FFFF00000001FF0000FFFF0000FFFF0000FFFF0000FFF0007FFF80007FFF80007FFF80000000FE0001FFFE0001FFFE0001FFFE0001FFF0003FFFC0003FFFC0003FFFC00000007C0003FFFC0003FFFC0003FFFC0003FFF0001FFFE0001FFFE0001FFFE0000000380007FFF80007FFF80007FFF80007FFF0000FFFF0000FFFF0000FFFF000000010000FFFF0000FFFF0000FFFF0000FFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "80007FFF80007FFF80007FFF800000000001FFFE0001FFFE0001FFFE0001FFFEC0003FFFC0003FFFC0003FFFC00000000003FFFC0003FFFC0003FFFC0003FFFCE0001FFFE0001FFFE0001FFFE00000000007FFF80007FFF80007FFF80007FFF8F0000FFFF0000FFFF0000FFFF0000000000FFFF0000FFFF0000FFFF0000FFFF0F80007FFF80007FFF80007FFF8000000001FFFE0001FFFE0001FFFE0001FFFE0FC0003FFFC0003FFFC0003FFFC000000003FFFC0003FFFC0003FFFC0003FFFC0FE0001FFFE0001FFFE0001FFFE000000007FFF80007FFF80007FFF80007FFF80FF0000FFFF0000FFFF0000FFFF00000000FFFF0000FFFF0000FFFF0000FFFF00";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FF80007FFF80007FFF80007FFF80000001FFFE0001FFFE0001FFFE0001FFFE00FFC0003FFFC0003FFFC0003FFFC0000003FFFC0003FFFC0003FFFC0003FFFC00FFE0001FFFE0001FFFE0001FFFE0000007FFF80007FFF80007FFF80007FFF800FFF0000FFFF0000FFFF0000FFFF000000FFFF0000FFFF0000FFFF0000FFFF000FFF80007FFF80007FFF80007FFF800001FFFE0001FFFE0001FFFE0001FFFE000FFFC0003FFFC0003FFFC0003FFFC00003FFFC0003FFFC0003FFFC0003FFFC000FFFE0001FFFE0001FFFE0001FFFE00007FFF80007FFF80007FFF80007FFF8000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N48
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [1]) # 
// ((!\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( 
// !\rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & (((!\rom_rtl_0|auto_generated|address_reg_a [1])) # 
// (\rom_rtl_0|auto_generated|ram_block1a20~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (((\rom_rtl_0|auto_generated|ram_block1a28~portadataout  & \rom_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a20~portadataout  & 
// ((\rom_rtl_0|auto_generated|address_reg_a [1])))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (((!\rom_rtl_0|auto_generated|address_reg_a [1]) # (\rom_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( 
// !\rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (\rom_rtl_0|auto_generated|address_reg_a [1] & ((!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\rom_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a28~portadataout ))))) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h00473347CC47FF47;
defparam \rom_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N57
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [2]) # (\rom_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ) ) ) # ( 
// !\rom_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (\rom_rtl_0|auto_generated|address_reg_a [2] & \rom_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ) ) )

	.dataa(!\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\rom_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \rom_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "8000000000000000FFFFFFFF0000000000000001FFFFFFFE00000001FFFFFFFEC0000000000000007FFFFFFF8000000000000003FFFFFFFC00000003FFFFFFFCE0000000000000003FFFFFFFC000000000000007FFFFFFF800000007FFFFFFF8F0000000000000001FFFFFFFE00000000000000FFFFFFFF00000000FFFFFFFF0F8000000000000000FFFFFFFF00000000000001FFFFFFFE00000001FFFFFFFE0FC0000000000000007FFFFFFF80000000000003FFFFFFFC00000003FFFFFFFC0FE0000000000000003FFFFFFFC0000000000007FFFFFFF800000007FFFFFFF80FF0000000000000001FFFFFFFE000000000000FFFFFFFF00000000FFFFFFFF00";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "FF8000000000000000FFFFFFFF000000000001FFFFFFFE00000001FFFFFFFE00FFC0000000000000007FFFFFFF800000000003FFFFFFFC00000003FFFFFFFC00FFE0000000000000003FFFFFFFC00000000007FFFFFFF800000007FFFFFFF800FFF0000000000000001FFFFFFFE0000000000FFFFFFFF00000000FFFFFFFF000FFF8000000000000000FFFFFFFF0000000001FFFFFFFE00000001FFFFFFFE000FFFC0000000000000007FFFFFFF8000000003FFFFFFFC00000003FFFFFFFC000FFFE0000000000000003FFFFFFFC000000007FFFFFFF800000007FFFFFFF8000FFFF0000000000000001FFFFFFFE00000000FFFFFFFF00000000FFFFFFFF0000";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "FFFF8000000000000000FFFFFFFF00000001FFFFFFFE00000001FFFFFFFE0000FFFFC0000000000000007FFFFFFF80000003FFFFFFFC00000003FFFFFFFC0000FFFFE0000000000000003FFFFFFFC0000007FFFFFFF800000007FFFFFFF80000FFFFF0000000000000001FFFFFFFE000000FFFFFFFF00000000FFFFFFFF00000FFFFF8000000000000000FFFFFFFF000001FFFFFFFE00000001FFFFFFFE00000FFFFFC0000000000000007FFFFFFF800003FFFFFFFC00000003FFFFFFFC00000FFFFFE0000000000000003FFFFFFFC00007FFFFFFF800000007FFFFFFF800000FFFFFF0000000000000001FFFFFFFE0000FFFFFFFF00000000FFFFFFFF000000";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "FFFFFF8000000000000000FFFFFFFF0001FFFFFFFE00000001FFFFFFFE000000FFFFFFC0000000000000007FFFFFFF8003FFFFFFFC00000003FFFFFFFC000000FFFFFFE0000000000000003FFFFFFFC007FFFFFFF800000007FFFFFFF8000000FFFFFFF0000000000000001FFFFFFFE00FFFFFFFF00000000FFFFFFFF0000000FFFFFFF8000000000000000FFFFFFFF01FFFFFFFE00000001FFFFFFFE0000000FFFFFFFC0000000000000007FFFFFFF83FFFFFFFC00000003FFFFFFFC0000000FFFFFFFE0000000000000003FFFFFFFC7FFFFFFF800000007FFFFFFF80000000FFFFFFFF0000000000000001FFFFFFFEFFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "800000007FFFFFFF800000000000000000000001FFFFFFFE00000001FFFFFFFEC00000003FFFFFFFC00000000000000000000003FFFFFFFC00000003FFFFFFFCE00000001FFFFFFFE00000000000000000000007FFFFFFF800000007FFFFFFF8F00000000FFFFFFFF0000000000000000000000FFFFFFFF00000000FFFFFFFF0F800000007FFFFFFF8000000000000000000001FFFFFFFE00000001FFFFFFFE0FC00000003FFFFFFFC000000000000000000003FFFFFFFC00000003FFFFFFFC0FE00000001FFFFFFFE000000000000000000007FFFFFFF800000007FFFFFFF80FF00000000FFFFFFFF00000000000000000000FFFFFFFF00000000FFFFFFFF00";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FF800000007FFFFFFF80000000000000000001FFFFFFFE00000001FFFFFFFE00FFC00000003FFFFFFFC0000000000000000003FFFFFFFC00000003FFFFFFFC00FFE00000001FFFFFFFE0000000000000000007FFFFFFF800000007FFFFFFF800FFF00000000FFFFFFFF000000000000000000FFFFFFFF00000000FFFFFFFF000FFF800000007FFFFFFF800000000000000001FFFFFFFE00000001FFFFFFFE000FFFC00000003FFFFFFFC00000000000000003FFFFFFFC00000003FFFFFFFC000FFFE00000001FFFFFFFE00000000000000007FFFFFFF800000007FFFFFFF8000FFFF00000000FFFFFFFF0000000000000000FFFFFFFF00000000FFFFFFFF0000";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFF800000007FFFFFFF8000000000000001FFFFFFFE00000001FFFFFFFE0000FFFFC00000003FFFFFFFC000000000000003FFFFFFFC00000003FFFFFFFC0000FFFFE00000001FFFFFFFE000000000000007FFFFFFF800000007FFFFFFF80000FFFFF00000000FFFFFFFF00000000000000FFFFFFFF00000000FFFFFFFF00000FFFFF800000007FFFFFFF80000000000001FFFFFFFE00000001FFFFFFFE00000FFFFFC00000003FFFFFFFC0000000000003FFFFFFFC00000003FFFFFFFC00000FFFFFE00000001FFFFFFFE0000000000007FFFFFFF800000007FFFFFFF800000FFFFFF00000000FFFFFFFF000000000000FFFFFFFF00000000FFFFFFFF000000";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFF800000007FFFFFFF800000000001FFFFFFFE00000001FFFFFFFE000000FFFFFFC00000003FFFFFFFC00000000003FFFFFFFC00000003FFFFFFFC000000FFFFFFE00000001FFFFFFFE00000000007FFFFFFF800000007FFFFFFF8000000FFFFFFF00000000FFFFFFFF0000000000FFFFFFFF00000000FFFFFFFF0000000FFFFFFF800000007FFFFFFF8000000001FFFFFFFE00000001FFFFFFFE0000000FFFFFFFC00000003FFFFFFFC000000003FFFFFFFC00000003FFFFFFFC0000000FFFFFFFE00000001FFFFFFFE000000007FFFFFFF800000007FFFFFFF80000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "7FFFFFFF8000000000000000FFFFFFFFFFFFFFFE00000001FFFFFFFE000000013FFFFFFFC0000000000000007FFFFFFFFFFFFFFC00000003FFFFFFFC000000031FFFFFFFE0000000000000003FFFFFFFFFFFFFF800000007FFFFFFF8000000070FFFFFFFF0000000000000001FFFFFFFFFFFFFF00000000FFFFFFFF00000000F07FFFFFFF8000000000000000FFFFFFFFFFFFFE00000001FFFFFFFE00000001F03FFFFFFFC0000000000000007FFFFFFFFFFFFC00000003FFFFFFFC00000003F01FFFFFFFE0000000000000003FFFFFFFFFFFF800000007FFFFFFF800000007F00FFFFFFFF0000000000000001FFFFFFFFFFFF00000000FFFFFFFF00000000FF";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "007FFFFFFF8000000000000000FFFFFFFFFFFE00000001FFFFFFFE00000001FF003FFFFFFFC0000000000000007FFFFFFFFFFC00000003FFFFFFFC00000003FF001FFFFFFFE0000000000000003FFFFFFFFFF800000007FFFFFFF800000007FF000FFFFFFFF0000000000000001FFFFFFFFFF00000000FFFFFFFF00000000FFF0007FFFFFFF8000000000000000FFFFFFFFFE00000001FFFFFFFE00000001FFF0003FFFFFFFC0000000000000007FFFFFFFFC00000003FFFFFFFC00000003FFF0001FFFFFFFE0000000000000003FFFFFFFF800000007FFFFFFF800000007FFF0000FFFFFFFF0000000000000001FFFFFFFF00000000FFFFFFFF00000000FFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00007FFFFFFF8000000000000000FFFFFFFE00000001FFFFFFFE00000001FFFF00003FFFFFFFC0000000000000007FFFFFFC00000003FFFFFFFC00000003FFFF00001FFFFFFFE0000000000000003FFFFFF800000007FFFFFFF800000007FFFF00000FFFFFFFF0000000000000001FFFFFF00000000FFFFFFFF00000000FFFFF000007FFFFFFF8000000000000000FFFFFE00000001FFFFFFFE00000001FFFFF000003FFFFFFFC0000000000000007FFFFC00000003FFFFFFFC00000003FFFFF000001FFFFFFFE0000000000000003FFFF800000007FFFFFFF800000007FFFFF000000FFFFFFFF0000000000000001FFFF00000000FFFFFFFF00000000FFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "0000007FFFFFFF8000000000000000FFFE00000001FFFFFFFE00000001FFFFFF0000003FFFFFFFC0000000000000007FFC00000003FFFFFFFC00000003FFFFFF0000001FFFFFFFE0000000000000003FF800000007FFFFFFF800000007FFFFFF0000000FFFFFFFF0000000000000001FF00000000FFFFFFFF00000000FFFFFFF00000007FFFFFFF8000000000000000FE00000001FFFFFFFE00000001FFFFFFF00000003FFFFFFFC0000000000000007C00000003FFFFFFFC00000003FFFFFFF00000001FFFFFFFE0000000000000003800000007FFFFFFF800000007FFFFFFF00000000FFFFFFFF000000000000000100000000FFFFFFFF00000000FFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000FFFFFFFF00000000FFFFFFFFFFFFFFFE00000001FFFFFFFE00000001000000007FFFFFFF800000007FFFFFFFFFFFFFFC00000003FFFFFFFC00000003000000003FFFFFFFC00000003FFFFFFFFFFFFFF800000007FFFFFFF800000007000000001FFFFFFFE00000001FFFFFFFFFFFFFF00000000FFFFFFFF00000000F000000000FFFFFFFF00000000FFFFFFFFFFFFFE00000001FFFFFFFE00000001F0000000007FFFFFFF800000007FFFFFFFFFFFFC00000003FFFFFFFC00000003F0000000003FFFFFFFC00000003FFFFFFFFFFFF800000007FFFFFFF800000007F0000000001FFFFFFFE00000001FFFFFFFFFFFF00000000FFFFFFFF00000000FF";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "0000000000FFFFFFFF00000000FFFFFFFFFFFE00000001FFFFFFFE00000001FF00000000007FFFFFFF800000007FFFFFFFFFFC00000003FFFFFFFC00000003FF00000000003FFFFFFFC00000003FFFFFFFFFF800000007FFFFFFF800000007FF00000000001FFFFFFFE00000001FFFFFFFFFF00000000FFFFFFFF00000000FFF00000000000FFFFFFFF00000000FFFFFFFFFE00000001FFFFFFFE00000001FFF000000000007FFFFFFF800000007FFFFFFFFC00000003FFFFFFFC00000003FFF000000000003FFFFFFFC00000003FFFFFFFF800000007FFFFFFF800000007FFF000000000001FFFFFFFE00000001FFFFFFFF00000000FFFFFFFF00000000FFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "000000000000FFFFFFFF00000000FFFFFFFE00000001FFFFFFFE00000001FFFF0000000000007FFFFFFF800000007FFFFFFC00000003FFFFFFFC00000003FFFF0000000000003FFFFFFFC00000003FFFFFF800000007FFFFFFF800000007FFFF0000000000001FFFFFFFE00000001FFFFFF00000000FFFFFFFF00000000FFFFF0000000000000FFFFFFFF00000000FFFFFE00000001FFFFFFFE00000001FFFFF00000000000007FFFFFFF800000007FFFFC00000003FFFFFFFC00000003FFFFF00000000000003FFFFFFFC00000003FFFF800000007FFFFFFF800000007FFFFF00000000000001FFFFFFFE00000001FFFF00000000FFFFFFFF00000000FFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000FFFFFFFF00000000FFFE00000001FFFFFFFE00000001FFFFFF000000000000007FFFFFFF800000007FFC00000003FFFFFFFC00000003FFFFFF000000000000003FFFFFFFC00000003FF800000007FFFFFFF800000007FFFFFF000000000000001FFFFFFFE00000001FF00000000FFFFFFFF00000000FFFFFFF000000000000000FFFFFFFF00000000FE00000001FFFFFFFE00000001FFFFFFF0000000000000007FFFFFFF800000007C00000003FFFFFFFC00000003FFFFFFF0000000000000003FFFFFFFC00000003800000007FFFFFFF800000007FFFFFFF0000000000000001FFFFFFFE0000000100000000FFFFFFFF00000000FFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N36
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a29~portadataout  & ( ((!\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((\rom_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a21~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\rom_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & (((\rom_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// !\rom_rtl_0|auto_generated|address_reg_a [0])))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & (((\rom_rtl_0|auto_generated|address_reg_a [0])) # (\rom_rtl_0|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( 
// \rom_rtl_0|auto_generated|ram_block1a13~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & (((\rom_rtl_0|auto_generated|address_reg_a [0]) # 
// (\rom_rtl_0|auto_generated|ram_block1a5~portadataout )))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a21~portadataout  & ((!\rom_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\rom_rtl_0|auto_generated|ram_block1a13~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((!\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((\rom_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a21~portadataout )))) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \rom_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "FFFFFFFE00000001FFFFFFFE000000017FFFFFFF8000000000000000FFFFFFFFFFFFFFFC00000003FFFFFFFC000000033FFFFFFFC0000000000000007FFFFFFFFFFFFFF800000007FFFFFFF8000000071FFFFFFFE0000000000000003FFFFFFFFFFFFFF00000000FFFFFFFF00000000F0FFFFFFFF0000000000000001FFFFFFFFFFFFFE00000001FFFFFFFE00000001F07FFFFFFF8000000000000000FFFFFFFFFFFFFC00000003FFFFFFFC00000003F03FFFFFFFC0000000000000007FFFFFFFFFFFF800000007FFFFFFF800000007F01FFFFFFFE0000000000000003FFFFFFFFFFFF00000000FFFFFFFF00000000FF00FFFFFFFF0000000000000001FFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "FFFFFE00000001FFFFFFFE00000001FF007FFFFFFF8000000000000000FFFFFFFFFFFC00000003FFFFFFFC00000003FF003FFFFFFFC0000000000000007FFFFFFFFFF800000007FFFFFFF800000007FF001FFFFFFFE0000000000000003FFFFFFFFFF00000000FFFFFFFF00000000FFF000FFFFFFFF0000000000000001FFFFFFFFFE00000001FFFFFFFE00000001FFF0007FFFFFFF8000000000000000FFFFFFFFFC00000003FFFFFFFC00000003FFF0003FFFFFFFC0000000000000007FFFFFFFF800000007FFFFFFF800000007FFF0001FFFFFFFE0000000000000003FFFFFFFF00000000FFFFFFFF00000000FFFF0000FFFFFFFF0000000000000001FFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "FFFE00000001FFFFFFFE00000001FFFF00007FFFFFFF8000000000000000FFFFFFFC00000003FFFFFFFC00000003FFFF00003FFFFFFFC0000000000000007FFFFFF800000007FFFFFFF800000007FFFF00001FFFFFFFE0000000000000003FFFFFF00000000FFFFFFFF00000000FFFFF00000FFFFFFFF0000000000000001FFFFFE00000001FFFFFFFE00000001FFFFF000007FFFFFFF8000000000000000FFFFFC00000003FFFFFFFC00000003FFFFF000003FFFFFFFC0000000000000007FFFF800000007FFFFFFF800000007FFFFF000001FFFFFFFE0000000000000003FFFF00000000FFFFFFFF00000000FFFFFF000000FFFFFFFF0000000000000001FF";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "FE00000001FFFFFFFE00000001FFFFFF0000007FFFFFFF8000000000000000FFFC00000003FFFFFFFC00000003FFFFFF0000003FFFFFFFC0000000000000007FF800000007FFFFFFF800000007FFFFFF0000001FFFFFFFE0000000000000003FF00000000FFFFFFFF00000000FFFFFFF0000000FFFFFFFF0000000000000001FE00000001FFFFFFFE00000001FFFFFFF00000007FFFFFFF8000000000000000FC00000003FFFFFFFC00000003FFFFFFF00000003FFFFFFFC0000000000000007800000007FFFFFFF800000007FFFFFFF00000001FFFFFFFE000000000000000300000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF0000000000000001";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFE00000001FFFFFFFE0000000100000000FFFFFFFF00000000FFFFFFFFFFFFFFFC00000003FFFFFFFC00000003000000007FFFFFFF800000007FFFFFFFFFFFFFF800000007FFFFFFF800000007000000003FFFFFFFC00000003FFFFFFFFFFFFFF00000000FFFFFFFF00000000F000000001FFFFFFFE00000001FFFFFFFFFFFFFE00000001FFFFFFFE00000001F000000000FFFFFFFF00000000FFFFFFFFFFFFFC00000003FFFFFFFC00000003F0000000007FFFFFFF800000007FFFFFFFFFFFF800000007FFFFFFF800000007F0000000003FFFFFFFC00000003FFFFFFFFFFFF00000000FFFFFFFF00000000FF0000000001FFFFFFFE00000001FFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "FFFFFE00000001FFFFFFFE00000001FF0000000000FFFFFFFF00000000FFFFFFFFFFFC00000003FFFFFFFC00000003FF00000000007FFFFFFF800000007FFFFFFFFFF800000007FFFFFFF800000007FF00000000003FFFFFFFC00000003FFFFFFFFFF00000000FFFFFFFF00000000FFF00000000001FFFFFFFE00000001FFFFFFFFFE00000001FFFFFFFE00000001FFF00000000000FFFFFFFF00000000FFFFFFFFFC00000003FFFFFFFC00000003FFF000000000007FFFFFFF800000007FFFFFFFF800000007FFFFFFF800000007FFF000000000003FFFFFFFC00000003FFFFFFFF00000000FFFFFFFF00000000FFFF000000000001FFFFFFFE00000001FFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "FFFE00000001FFFFFFFE00000001FFFF000000000000FFFFFFFF00000000FFFFFFFC00000003FFFFFFFC00000003FFFF0000000000007FFFFFFF800000007FFFFFF800000007FFFFFFF800000007FFFF0000000000003FFFFFFFC00000003FFFFFF00000000FFFFFFFF00000000FFFFF0000000000001FFFFFFFE00000001FFFFFE00000001FFFFFFFE00000001FFFFF0000000000000FFFFFFFF00000000FFFFFC00000003FFFFFFFC00000003FFFFF00000000000007FFFFFFF800000007FFFF800000007FFFFFFF800000007FFFFF00000000000003FFFFFFFC00000003FFFF00000000FFFFFFFF00000000FFFFFF00000000000001FFFFFFFE00000001FF";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "FE00000001FFFFFFFE00000001FFFFFF00000000000000FFFFFFFF00000000FFFC00000003FFFFFFFC00000003FFFFFF000000000000007FFFFFFF800000007FF800000007FFFFFFF800000007FFFFFF000000000000003FFFFFFFC00000003FF00000000FFFFFFFF00000000FFFFFFF000000000000001FFFFFFFE00000001FE00000001FFFFFFFE00000001FFFFFFF000000000000000FFFFFFFF00000000FC00000003FFFFFFFC00000003FFFFFFF0000000000000007FFFFFFF800000007800000007FFFFFFF800000007FFFFFFF0000000000000003FFFFFFFC0000000300000000FFFFFFFF00000000FFFFFFFF0000000000000001FFFFFFFE00000001";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000001FFFFFFFE00000001FFFFFFFE800000007FFFFFFF800000000000000000000003FFFFFFFC00000003FFFFFFFCC00000003FFFFFFFC00000000000000000000007FFFFFFF800000007FFFFFFF8E00000001FFFFFFFE0000000000000000000000FFFFFFFF00000000FFFFFFFF0F00000000FFFFFFFF0000000000000000000001FFFFFFFE00000001FFFFFFFE0F800000007FFFFFFF8000000000000000000003FFFFFFFC00000003FFFFFFFC0FC00000003FFFFFFFC000000000000000000007FFFFFFF800000007FFFFFFF80FE00000001FFFFFFFE00000000000000000000FFFFFFFF00000000FFFFFFFF00FF00000000FFFFFFFF00000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "000001FFFFFFFE00000001FFFFFFFE00FF800000007FFFFFFF80000000000000000003FFFFFFFC00000003FFFFFFFC00FFC00000003FFFFFFFC0000000000000000007FFFFFFF800000007FFFFFFF800FFE00000001FFFFFFFE000000000000000000FFFFFFFF00000000FFFFFFFF000FFF00000000FFFFFFFF000000000000000001FFFFFFFE00000001FFFFFFFE000FFF800000007FFFFFFF800000000000000003FFFFFFFC00000003FFFFFFFC000FFFC00000003FFFFFFFC00000000000000007FFFFFFF800000007FFFFFFF8000FFFE00000001FFFFFFFE0000000000000000FFFFFFFF00000000FFFFFFFF0000FFFF00000000FFFFFFFF000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "0001FFFFFFFE00000001FFFFFFFE0000FFFF800000007FFFFFFF8000000000000003FFFFFFFC00000003FFFFFFFC0000FFFFC00000003FFFFFFFC000000000000007FFFFFFF800000007FFFFFFF80000FFFFE00000001FFFFFFFE00000000000000FFFFFFFF00000000FFFFFFFF00000FFFFF00000000FFFFFFFF00000000000001FFFFFFFE00000001FFFFFFFE00000FFFFF800000007FFFFFFF80000000000003FFFFFFFC00000003FFFFFFFC00000FFFFFC00000003FFFFFFFC0000000000007FFFFFFF800000007FFFFFFF800000FFFFFE00000001FFFFFFFE000000000000FFFFFFFF00000000FFFFFFFF000000FFFFFF00000000FFFFFFFF0000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "01FFFFFFFE00000001FFFFFFFE000000FFFFFF800000007FFFFFFF800000000003FFFFFFFC00000003FFFFFFFC000000FFFFFFC00000003FFFFFFFC00000000007FFFFFFF800000007FFFFFFF8000000FFFFFFE00000001FFFFFFFE0000000000FFFFFFFF00000000FFFFFFFF0000000FFFFFFF00000000FFFFFFFF0000000001FFFFFFFE00000001FFFFFFFE0000000FFFFFFF800000007FFFFFFF8000000003FFFFFFFC00000003FFFFFFFC0000000FFFFFFFC00000003FFFFFFFC000000007FFFFFFF800000007FFFFFFF80000000FFFFFFFE00000001FFFFFFFE00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000001FFFFFFFE00000001FFFFFFFE8000000000000000FFFFFFFF0000000000000003FFFFFFFC00000003FFFFFFFCC0000000000000007FFFFFFF8000000000000007FFFFFFF800000007FFFFFFF8E0000000000000003FFFFFFFC00000000000000FFFFFFFF00000000FFFFFFFF0F0000000000000001FFFFFFFE00000000000001FFFFFFFE00000001FFFFFFFE0F8000000000000000FFFFFFFF00000000000003FFFFFFFC00000003FFFFFFFC0FC0000000000000007FFFFFFF80000000000007FFFFFFF800000007FFFFFFF80FE0000000000000003FFFFFFFC000000000000FFFFFFFF00000000FFFFFFFF00FF0000000000000001FFFFFFFE000000";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "000001FFFFFFFE00000001FFFFFFFE00FF8000000000000000FFFFFFFF000000000003FFFFFFFC00000003FFFFFFFC00FFC0000000000000007FFFFFFF800000000007FFFFFFF800000007FFFFFFF800FFE0000000000000003FFFFFFFC0000000000FFFFFFFF00000000FFFFFFFF000FFF0000000000000001FFFFFFFE0000000001FFFFFFFE00000001FFFFFFFE000FFF8000000000000000FFFFFFFF0000000003FFFFFFFC00000003FFFFFFFC000FFFC0000000000000007FFFFFFF8000000007FFFFFFF800000007FFFFFFF8000FFFE0000000000000003FFFFFFFC00000000FFFFFFFF00000000FFFFFFFF0000FFFF0000000000000001FFFFFFFE0000";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "0001FFFFFFFE00000001FFFFFFFE0000FFFF8000000000000000FFFFFFFF00000003FFFFFFFC00000003FFFFFFFC0000FFFFC0000000000000007FFFFFFF80000007FFFFFFF800000007FFFFFFF80000FFFFE0000000000000003FFFFFFFC000000FFFFFFFF00000000FFFFFFFF00000FFFFF0000000000000001FFFFFFFE000001FFFFFFFE00000001FFFFFFFE00000FFFFF8000000000000000FFFFFFFF000003FFFFFFFC00000003FFFFFFFC00000FFFFFC0000000000000007FFFFFFF800007FFFFFFF800000007FFFFFFF800000FFFFFE0000000000000003FFFFFFFC0000FFFFFFFF00000000FFFFFFFF000000FFFFFF0000000000000001FFFFFFFE00";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "01FFFFFFFE00000001FFFFFFFE000000FFFFFF8000000000000000FFFFFFFF0003FFFFFFFC00000003FFFFFFFC000000FFFFFFC0000000000000007FFFFFFF8007FFFFFFF800000007FFFFFFF8000000FFFFFFE0000000000000003FFFFFFFC00FFFFFFFF00000000FFFFFFFF0000000FFFFFFF0000000000000001FFFFFFFE01FFFFFFFE00000001FFFFFFFE0000000FFFFFFF8000000000000000FFFFFFFF03FFFFFFFC00000003FFFFFFFC0000000FFFFFFFC0000000000000007FFFFFFF87FFFFFFF800000007FFFFFFF80000000FFFFFFFE0000000000000003FFFFFFFCFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF0000000000000001FFFFFFFE";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N0
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a37~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a53~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0]) # 
// ((!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a45~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( 
// !\rom_rtl_0|auto_generated|ram_block1a37~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a53~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & (((\rom_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\rom_rtl_0|auto_generated|address_reg_a [0] & ((!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a45~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((\rom_rtl_0|auto_generated|ram_block1a61~portadataout ))))) ) ) ) # ( \rom_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a53~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\rom_rtl_0|auto_generated|address_reg_a [1])))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & ((!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a45~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((\rom_rtl_0|auto_generated|ram_block1a61~portadataout ))))) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a53~portadataout  & ( (\rom_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a45~portadataout )) # (\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a61~portadataout ))))) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \rom_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N12
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & (\rom_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # (\rom_rtl_0|auto_generated|address_reg_a [2] & 
// ((\rom_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout )))

	.dataa(!\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\rom_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datad(!\rom_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \rom_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000100000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000300000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000700000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000F00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001F000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003F000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007F000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FF";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFF000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFF80000000000000007FFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "0000000000000000000000FFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFC0000000000000003FFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFF80000000000000007FFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFE0000000000000001FFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFC0000000000000003FFFFFFF000000000000000000000003FFFFFFFFFFFFFFFF80000000000000007FFFFFFF000000000000000000000001FFFFFFFFFFFFFFFF0000000000000000FFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFF80000000000000000000000000000001FFFFFFFFFFFFFFFE00000000FFFFFFFFC0000000000000000000000000000003FFFFFFFFFFFFFFFC00000000FFFFFFFFE0000000000000000000000000000007FFFFFFFFFFFFFFF800000000FFFFFFFFF000000000000000000000000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFF800000000000000000000000000001FFFFFFFFFFFFFFFE000000000FFFFFFFFFC00000000000000000000000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFE00000000000000000000000000007FFFFFFFFFFFFFFF8000000000FFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFF0000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFF8000000000000000000000000001FFFFFFFFFFFFFFFE0000000000FFFFFFFFFFC000000000000000000000000003FFFFFFFFFFFFFFFC0000000000FFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFF80000000000FFFFFFFFFFF00000000000000000000000000FFFFFFFFFFFFFFFF00000000000FFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFF800000000000FFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFF000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFF800000000000000000000001FFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFC00000000000000000000003FFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFF00000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "000000000000000000000000FFFFFFFFFFFFFFFE0000000000000001FFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFC0000000000000003FFFFFFFF0000000000000000000000003FFFFFFFFFFFFFF80000000000000007FFFFFFFF0000000000000000000000001FFFFFFFFFFFFFF0000000000000000FFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFE0000000000000001FFFFFFFFF00000000000000000000000007FFFFFFFFFFFFC0000000000000003FFFFFFFFF00000000000000000000000003FFFFFFFFFFFF80000000000000007FFFFFFFFF00000000000000000000000001FFFFFFFFFFFF0000000000000000FFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000FFFFFFFFFFFE0000000000000001FFFFFFFFFF000000000000000000000000007FFFFFFFFFFC0000000000000003FFFFFFFFFF000000000000000000000000003FFFFFFFFFF80000000000000007FFFFFFFFFF000000000000000000000000001FFFFFFFFFF0000000000000000FFFFFFFFFFF000000000000000000000000000FFFFFFFFFE0000000000000001FFFFFFFFFFF0000000000000000000000000007FFFFFFFFC0000000000000003FFFFFFFFFFF0000000000000000000000000003FFFFFFFF80000000000000007FFFFFFFFFFF0000000000000000000000000001FFFFFFFF0000000000000000FFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "0000000000000000000000000000FFFFFFFE0000000000000001FFFFFFFFFFFF00000000000000000000000000007FFFFFFC0000000000000003FFFFFFFFFFFF00000000000000000000000000003FFFFFF80000000000000007FFFFFFFFFFFF00000000000000000000000000001FFFFFF0000000000000000FFFFFFFFFFFFF00000000000000000000000000000FFFFFE0000000000000001FFFFFFFFFFFFF000000000000000000000000000007FFFFC0000000000000003FFFFFFFFFFFFF000000000000000000000000000003FFFF80000000000000007FFFFFFFFFFFFF000000000000000000000000000001FFFF0000000000000000FFFFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "000000000000000000000000000000FFFE0000000000000001FFFFFFFFFFFFFF0000000000000000000000000000007FFC0000000000000003FFFFFFFFFFFFFF0000000000000000000000000000003FF80000000000000007FFFFFFFFFFFFFF0000000000000000000000000000001FF0000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000FE0000000000000001FFFFFFFFFFFFFFF00000000000000000000000000000007C0000000000000003FFFFFFFFFFFFFFF0000000000000000000000000000000380000000000000007FFFFFFFFFFFFFFF000000000000000000000000000000010000000000000000FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "800000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFEC00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFCE00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF8F0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0F8000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFE0FC000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFC0FE000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF80FF00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF00";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FF80000000000000000000000000000000000000000001FFFFFFFFFFFFFFFE00FFC0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFC00FFE0000000000000000000000000000000000000000007FFFFFFFFFFFFFFF800FFF000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF000FFF800000000000000000000000000000000000000001FFFFFFFFFFFFFFFE000FFFC00000000000000000000000000000000000000003FFFFFFFFFFFFFFFC000FFFE00000000000000000000000000000000000000007FFFFFFFFFFFFFFF8000FFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0000";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFF8000000000000000000000000000000000000001FFFFFFFFFFFFFFFE0000FFFFC000000000000000000000000000000000000003FFFFFFFFFFFFFFFC0000FFFFE000000000000000000000000000000000000007FFFFFFFFFFFFFFF80000FFFFF00000000000000000000000000000000000000FFFFFFFFFFFFFFFF00000FFFFF80000000000000000000000000000000000001FFFFFFFFFFFFFFFE00000FFFFFC0000000000000000000000000000000000003FFFFFFFFFFFFFFFC00000FFFFFE0000000000000000000000000000000000007FFFFFFFFFFFFFFF800000FFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFF000000";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFE000000FFFFFFC00000000000000000000000000000000003FFFFFFFFFFFFFFFC000000FFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFF8000000FFFFFFF0000000000000000000000000000000000FFFFFFFFFFFFFFFF0000000FFFFFFF8000000000000000000000000000000001FFFFFFFFFFFFFFFE0000000FFFFFFFC000000000000000000000000000000003FFFFFFFFFFFFFFFC0000000FFFFFFFE000000000000000000000000000000007FFFFFFFFFFFFFFF80000000FFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFF00000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N24
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|address_reg_a [1] & ( \rom_rtl_0|auto_generated|address_reg_a [0] & ( \rom_rtl_0|auto_generated|ram_block1a30~portadataout  ) ) ) # ( 
// !\rom_rtl_0|auto_generated|address_reg_a [1] & ( \rom_rtl_0|auto_generated|address_reg_a [0] & ( \rom_rtl_0|auto_generated|ram_block1a14~portadataout  ) ) ) # ( \rom_rtl_0|auto_generated|address_reg_a [1] & ( !\rom_rtl_0|auto_generated|address_reg_a [0] & 
// ( \rom_rtl_0|auto_generated|ram_block1a22~portadataout  ) ) ) # ( !\rom_rtl_0|auto_generated|address_reg_a [1] & ( !\rom_rtl_0|auto_generated|address_reg_a [0] & ( \rom_rtl_0|auto_generated|ram_block1a6~portadataout  ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \rom_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFFE00000000000000010000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000300000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000700000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000F00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001F00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003F000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007F000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FF000000000000000001FFFFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFE0000000000000001FF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFF00000000000000000001FFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFE0000000000000001FFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFF000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFF80000000000000007FFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFF0000000000000000000001FFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFE0000000000000001FFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFF80000000000000007FFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFF0000000000000000FFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFE0000000000000001FFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFC0000000000000003FFFFFFF000000000000000000000007FFFFFFFFFFFFFFFF80000000000000007FFFFFFF000000000000000000000003FFFFFFFFFFFFFFFF0000000000000000FFFFFFFF000000000000000000000001FFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000001FFFFFFFFFFFFFFFE00000000FFFFFFFF80000000000000000000000000000003FFFFFFFFFFFFFFFC00000000FFFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFF800000000FFFFFFFFE000000000000000000000000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFF000000000000000000000000000001FFFFFFFFFFFFFFFE000000000FFFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFF8000000000FFFFFFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFF0000000000FFFFFFFFFF0000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "000001FFFFFFFFFFFFFFFE0000000000FFFFFFFFFF8000000000000000000000000003FFFFFFFFFFFFFFFC0000000000FFFFFFFFFFC000000000000000000000000007FFFFFFFFFFFFFFF80000000000FFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFF00000000000FFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFF800000000000FFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFF00000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "0001FFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFC000000000000FFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "01FFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "FFFFFFFE0000000000000001FFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFC0000000000000003FFFFFFFF0000000000000000000000007FFFFFFFFFFFFFF80000000000000007FFFFFFFF0000000000000000000000003FFFFFFFFFFFFFF0000000000000000FFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFE0000000000000001FFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFC0000000000000003FFFFFFFFF00000000000000000000000007FFFFFFFFFFFF80000000000000007FFFFFFFFF00000000000000000000000003FFFFFFFFFFFF0000000000000000FFFFFFFFFF00000000000000000000000001FFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "FFFFFE0000000000000001FFFFFFFFFF00000000000000000000000000FFFFFFFFFFFC0000000000000003FFFFFFFFFF000000000000000000000000007FFFFFFFFFF80000000000000007FFFFFFFFFF000000000000000000000000003FFFFFFFFFF0000000000000000FFFFFFFFFFF000000000000000000000000001FFFFFFFFFE0000000000000001FFFFFFFFFFF000000000000000000000000000FFFFFFFFFC0000000000000003FFFFFFFFFFF0000000000000000000000000007FFFFFFFF80000000000000007FFFFFFFFFFF0000000000000000000000000003FFFFFFFF0000000000000000FFFFFFFFFFFF0000000000000000000000000001FFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "FFFE0000000000000001FFFFFFFFFFFF0000000000000000000000000000FFFFFFFC0000000000000003FFFFFFFFFFFF00000000000000000000000000007FFFFFF80000000000000007FFFFFFFFFFFF00000000000000000000000000003FFFFFF0000000000000000FFFFFFFFFFFFF00000000000000000000000000001FFFFFE0000000000000001FFFFFFFFFFFFF00000000000000000000000000000FFFFFC0000000000000003FFFFFFFFFFFFF000000000000000000000000000007FFFF80000000000000007FFFFFFFFFFFFF000000000000000000000000000003FFFF0000000000000000FFFFFFFFFFFFFF000000000000000000000000000001FF";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "FE0000000000000001FFFFFFFFFFFFFF000000000000000000000000000000FFFC0000000000000003FFFFFFFFFFFFFF0000000000000000000000000000007FF80000000000000007FFFFFFFFFFFFFF0000000000000000000000000000003FF0000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000001FE0000000000000001FFFFFFFFFFFFFFF0000000000000000000000000000000FC0000000000000003FFFFFFFFFFFFFFF0000000000000000000000000000000780000000000000007FFFFFFFFFFFFFFF000000000000000000000000000000030000000000000000FFFFFFFFFFFFFFFF00000000000000000000000000000001";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "0000000000000001FFFFFFFFFFFFFFFE800000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFCC00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF8E0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0F0000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFE0F8000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFC0FC000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF80FE00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF00FF000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000001FFFFFFFFFFFFFFFE00FF80000000000000000000000000000000000000000003FFFFFFFFFFFFFFFC00FFC0000000000000000000000000000000000000000007FFFFFFFFFFFFFFF800FFE000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF000FFF000000000000000000000000000000000000000001FFFFFFFFFFFFFFFE000FFF800000000000000000000000000000000000000003FFFFFFFFFFFFFFFC000FFFC00000000000000000000000000000000000000007FFFFFFFFFFFFFFF8000FFFE0000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0000FFFF0000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "000000000001FFFFFFFFFFFFFFFE0000FFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFC0000FFFFC000000000000000000000000000000000000007FFFFFFFFFFFFFFF80000FFFFE00000000000000000000000000000000000000FFFFFFFFFFFFFFFF00000FFFFF00000000000000000000000000000000000001FFFFFFFFFFFFFFFE00000FFFFF80000000000000000000000000000000000003FFFFFFFFFFFFFFFC00000FFFFFC0000000000000000000000000000000000007FFFFFFFFFFFFFFF800000FFFFFE000000000000000000000000000000000000FFFFFFFFFFFFFFFF000000FFFFFF00000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "0000000001FFFFFFFFFFFFFFFE000000FFFFFF800000000000000000000000000000000003FFFFFFFFFFFFFFFC000000FFFFFFC00000000000000000000000000000000007FFFFFFFFFFFFFFF8000000FFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFFF0000000FFFFFFF0000000000000000000000000000000001FFFFFFFFFFFFFFFE0000000FFFFFFF8000000000000000000000000000000003FFFFFFFFFFFFFFFC0000000FFFFFFFC000000000000000000000000000000007FFFFFFFFFFFFFFF80000000FFFFFFFE00000000000000000000000000000000FFFFFFFFFFFFFFFF00000000FFFFFFFF000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N18
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|address_reg_a [1] & ( \rom_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// ((\rom_rtl_0|auto_generated|ram_block1a54~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( !\rom_rtl_0|auto_generated|address_reg_a [1] & ( 
// \rom_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (\rom_rtl_0|auto_generated|address_reg_a [0]) # (\rom_rtl_0|auto_generated|ram_block1a38~portadataout ) ) ) ) # ( \rom_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\rom_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a54~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\rom_rtl_0|auto_generated|ram_block1a62~portadataout )) ) ) ) # ( !\rom_rtl_0|auto_generated|address_reg_a [1] & ( !\rom_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (\rom_rtl_0|auto_generated|ram_block1a38~portadataout  & 
// !\rom_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\rom_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h33000F5533FF0F55;
defparam \rom_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N15
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & ( (\rom_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) # (\rom_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( 
// !\rom_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [2] & \rom_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(!\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\rom_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \rom_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFF80000000000000000000000000000000000000000000000000000000FFFFFFFFC0000000000000000000000000000000000000000000000000000000FFFFFFFFE0000000000000000000000000000000000000000000000000000000FFFFFFFFF0000000000000000000000000000000000000000000000000000000FFFFFFFFF8000000000000000000000000000000000000000000000000000000FFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFFFFFFE000000000000000000000000000000000000000000000000000000FFFFFFFFFF000000000000000000000000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFF800000000000000000000000000000000000000000000000000000FFFFFFFFFFC00000000000000000000000000000000000000000000000000000FFFFFFFFFFE00000000000000000000000000000000000000000000000000000FFFFFFFFFFF00000000000000000000000000000000000000000000000000000FFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFF8000000000000000000000000000000000000000000000000000FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000FFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF800000000000000000000000000000000000000000000000000FFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "8000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000000000000000000000000000000000000000FC00000000000000000000000000000000000000000000000000000000000000FE00000000000000000000000000000000000000000000000000000000000000FF00000000000000000000000000000000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "FF80000000000000000000000000000000000000000000000000000000000000FFC0000000000000000000000000000000000000000000000000000000000000FFE0000000000000000000000000000000000000000000000000000000000000FFF0000000000000000000000000000000000000000000000000000000000000FFF8000000000000000000000000000000000000000000000000000000000000FFFC000000000000000000000000000000000000000000000000000000000000FFFE000000000000000000000000000000000000000000000000000000000000FFFF000000000000000000000000000000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "FFFF800000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000FFFFE00000000000000000000000000000000000000000000000000000000000FFFFF00000000000000000000000000000000000000000000000000000000000FFFFF80000000000000000000000000000000000000000000000000000000000FFFFFC0000000000000000000000000000000000000000000000000000000000FFFFFE0000000000000000000000000000000000000000000000000000000000FFFFFF0000000000000000000000000000000000000000000000000000000000";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "FFFFFF8000000000000000000000000000000000000000000000000000000000FFFFFFC000000000000000000000000000000000000000000000000000000000FFFFFFE000000000000000000000000000000000000000000000000000000000FFFFFFF000000000000000000000000000000000000000000000000000000000FFFFFFF800000000000000000000000000000000000000000000000000000000FFFFFFFC00000000000000000000000000000000000000000000000000000000FFFFFFFE00000000000000000000000000000000000000000000000000000000FFFFFFFF00000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N6
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|address_reg_a [1] & ( \rom_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (\rom_rtl_0|auto_generated|address_reg_a [0]) # 
// (\rom_rtl_0|auto_generated|ram_block1a23~portadataout ) ) ) ) # ( !\rom_rtl_0|auto_generated|address_reg_a [1] & ( \rom_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & 
// ((\rom_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a15~portadataout )) ) ) ) # ( \rom_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\rom_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (\rom_rtl_0|auto_generated|ram_block1a23~portadataout  & !\rom_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\rom_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\rom_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\rom_rtl_0|auto_generated|ram_block1a15~portadataout )) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\rom_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h33550F0033550FFF;
defparam \rom_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FF";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \rom_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .init_file = "db/DE1_SoC.ram0_sync_rom_f93d234f.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_ebd1:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFF";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N30
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a47~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [1]) # 
// ((!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a55~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( 
// !\rom_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \rom_rtl_0|auto_generated|ram_block1a47~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & (((\rom_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\rom_rtl_0|auto_generated|address_reg_a [1] & ((!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a55~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & 
// (\rom_rtl_0|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( \rom_rtl_0|auto_generated|ram_block1a39~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a47~portadataout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\rom_rtl_0|auto_generated|address_reg_a [0])))) # (\rom_rtl_0|auto_generated|address_reg_a [1] & ((!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a55~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] 
// & (\rom_rtl_0|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( !\rom_rtl_0|auto_generated|ram_block1a39~portadataout  & ( !\rom_rtl_0|auto_generated|ram_block1a47~portadataout  & ( (\rom_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|ram_block1a55~portadataout ))) # (\rom_rtl_0|auto_generated|address_reg_a [0] & (\rom_rtl_0|auto_generated|ram_block1a63~portadataout )))) ) ) )

	.dataa(!\rom_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datab(!\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\rom_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datad(!\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\rom_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\rom_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \rom_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N54
cyclonev_lcell_comb \rom_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \rom_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( (\rom_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # (\rom_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( 
// !\rom_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  & ( (!\rom_rtl_0|auto_generated|address_reg_a [2] & \rom_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\rom_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \rom_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h2222222277777777;
defparam \rom_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
