VPR FPGA Placement and Routing.
Version: 8.1.0-dev+5ff861344
Revision: v8.0.0-rc2-3044-g5ff861344
Compiled: 2022-09-23T02:30:32
Compiler: GNU 10.2.1 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml helloworldfpga.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /data/data/com.termux/files/home/fpga-examples/blink/build/helloworldfpga_dummy.sdc --fix_clusters helloworldfpga_constraints.place --place


Architecture file: /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: helloworldfpga

# Loading Architecture Description
# Loading Architecture Description took 1.39 seconds (max_rss 27.7 MiB, delta_rss +24.1 MiB)
# Building complex block graph
# Building complex block graph took 0.38 seconds (max_rss 34.5 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.04 seconds (max_rss 36.1 MiB, delta_rss +1.6 MiB)
# Clean circuit
Absorbed 979 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   39 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 145
# Clean circuit took 0.02 seconds (max_rss 36.4 MiB, delta_rss +0.3 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 36.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 36.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 112
    .output   :       3
    ASSP      :       1
    BIDIR_CELL:       3
    C_FRAG    :      32
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      28
    T_FRAG    :      42
    VCC       :       1
  Nets  : 109
    Avg Fanout:     9.9
    Max Fanout:   505.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1191
  Timing Graph Edges: 1941
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 36.4 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 28 pins (2.4%), 28 blocks (25.0%)
# Load Timing Constraints

SDC file '/data/data/com.termux/files/home/fpga-examples/blink/build/helloworldfpga_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 36.4 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: helloworldfpga.net
Circuit placement file: helloworldfpga.place
Circuit routing file: helloworldfpga.route
Circuit SDC file: /data/data/com.termux/files/home/fpga-examples/blink/build/helloworldfpga_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'helloworldfpga_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'helloworldfpga.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.085696 seconds).
# Load Packing took 0.09 seconds (max_rss 37.4 MiB, delta_rss +1.1 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #57 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #58 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 81
Netlist num_blocks: 59
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 53.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 3.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 0
Netlist output pins: 9


Pb types usage...
  PB-LOGIC          : 53
   LOGIC            : 53
    FRAGS           : 53
     c_frag_modes   : 53
      SINGLE        : 32
       c_frag       : 32
      SPLIT         : 21
       b_frag       : 21
       t_frag       : 21
     f_frag         : 1
     q_frag_modes   : 28
      INT           : 25
       q_frag       : 25
      EXT           : 3
       q_frag       : 3
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 3
   BIDIR            : 3
    OUTPUT          : 3
     bidir          : 3
     outpad         : 3
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		53	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		3	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.04 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.06 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.09 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.02 seconds (max_rss 37.6 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 4: This architecture version is for VPR 8.1.0-dev+5ff861344 while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 3.19 seconds (max_rss 441.2 MiB, delta_rss +403.6 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 6.79 seconds (max_rss 441.2 MiB, delta_rss +403.6 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 81.64 seconds (max_rss 441.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 441.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 81.64 seconds (max_rss 441.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Computing placement delta delay look-up took 3.41 seconds (max_rss 450.3 MiB, delta_rss +9.1 MiB)
Warning 9: CHANX place cost fac is 0 at 2 2
Warning 10: CHANX place cost fac is 0 at 34 34
Warning 11: CHANY place cost fac is 0 at 38 38
# Placement
## Initial Placement
Reading helloworldfpga_constraints.place.

Successfully read helloworldfpga_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 450.3 MiB, delta_rss +0.0 MiB)

There are 1033 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 4269

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 6.3328 td_cost: 1.96423e-06
Initial placement estimated Critical Path Delay (CPD): 99.8381 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2469.16 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -99.8381 ns

Initial placement estimated setup slack histogram:
[   -1e-07: -9.1e-08) 16 ( 57.1%) |************************************************
[ -9.1e-08: -8.3e-08)  9 ( 32.1%) |***************************
[ -8.3e-08: -7.5e-08)  1 (  3.6%) |***
[ -7.5e-08: -6.6e-08)  0 (  0.0%) |
[ -6.6e-08: -5.8e-08)  0 (  0.0%) |
[ -5.8e-08:   -5e-08)  0 (  0.0%) |
[   -5e-08: -4.1e-08)  0 (  0.0%) |
[ -4.1e-08: -3.3e-08)  0 (  0.0%) |
[ -3.3e-08: -2.5e-08)  1 (  3.6%) |***
[ -2.5e-08: -1.6e-08)  1 (  3.6%) |***
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 229
Warning 12: Starting t: 56 of 59 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.2e-01   1.009       6.04 2.0113e-06  99.449  -2.46e+03  -99.449   0.921  0.0238   38.0     1.00       229  0.200
   2    0.0 2.0e-01   1.047       6.36 2.0567e-06 106.667  -2.67e+03 -106.667   0.943  0.0276   38.0     1.00       458  0.900
   3    0.0 1.8e-01   0.993       6.24 2.1143e-06  98.223  -2.41e+03  -98.223   0.943  0.0195   38.0     1.00       687  0.900
   4    0.0 1.6e-01   1.021       6.24 1.973e-06  115.321  -2.61e+03 -115.321   0.921  0.0239   38.0     1.00       916  0.900
   5    0.0 1.5e-01   0.952       6.24 2.0499e-06 102.161  -2.49e+03 -102.161   0.882  0.0299   38.0     1.00      1145  0.900
   6    0.0 1.3e-01   1.077       6.29 1.945e-06  117.260   -2.8e+03 -117.260   0.948  0.0323   38.0     1.00      1374  0.900
   7    0.0 1.2e-01   1.005       6.16 1.8979e-06 109.680  -2.58e+03 -109.680   0.886  0.0318   38.0     1.00      1603  0.900
   8    0.0 1.1e-01   0.983       6.41 2.0838e-06 115.236   -2.8e+03 -115.236   0.961  0.0211   38.0     1.00      1832  0.900
   9    0.0 5.3e-02   0.954       6.15 2.013e-06  100.374  -2.55e+03 -100.374   0.904  0.0351   38.0     1.00      2061  0.500
  10    0.0 4.8e-02   0.953       6.05 1.8871e-06 106.323  -2.44e+03 -106.323   0.891  0.0294   38.0     1.00      2290  0.900
  11    0.0 4.3e-02   0.985       6.16 1.9831e-06 112.326  -2.69e+03 -112.326   0.904  0.0254   38.0     1.00      2519  0.900
  12    0.0 3.9e-02   0.981       6.02 1.9756e-06 100.806  -2.42e+03 -100.806   0.878  0.0206   38.0     1.00      2748  0.900
  13    0.0 3.5e-02   1.019       6.19 2.0134e-06 106.048  -2.46e+03 -106.048   0.891  0.0240   38.0     1.00      2977  0.900
  14    0.0 3.1e-02   0.985       6.18 1.937e-06  106.921  -2.53e+03 -106.921   0.838  0.0295   38.0     1.00      3206  0.900
  15    0.0 2.8e-02   0.983       6.14 1.9353e-06 106.078  -2.62e+03 -106.078   0.843  0.0277   38.0     1.00      3435  0.900
  16    0.0 2.5e-02   1.006       5.97 1.898e-06  108.409  -2.58e+03 -108.409   0.838  0.0197   38.0     1.00      3664  0.900
  17    0.0 2.3e-02   0.982       6.29 2.0213e-06 111.465  -2.67e+03 -111.465   0.900  0.0240   38.0     1.00      3893  0.900
  18    0.0 2.0e-02   0.989       6.07 2.0003e-06 109.611   -2.8e+03 -109.611   0.817  0.0123   38.0     1.00      4122  0.900
  19    0.0 1.8e-02   0.982       6.05 1.9435e-06  92.678  -2.21e+03  -92.678   0.830  0.0274   38.0     1.00      4351  0.900
  20    0.0 1.7e-02   1.000       5.97 1.8986e-06  98.498  -2.35e+03  -98.498   0.786  0.0215   38.0     1.00      4580  0.900
  21    0.0 1.6e-02   1.015       5.70 1.8884e-06  95.012  -2.31e+03  -95.012   0.729  0.0315   38.0     1.00      4809  0.950
  22    0.0 1.5e-02   0.987       5.87 1.8808e-06 110.738  -2.67e+03 -110.738   0.738  0.0214   38.0     1.00      5038  0.950
  23    0.0 1.4e-02   0.962       5.85 1.7763e-06 109.817  -2.72e+03 -109.817   0.738  0.0149   38.0     1.00      5267  0.950
  24    0.0 1.4e-02   1.028       6.23 1.9309e-06 105.096  -2.58e+03 -105.096   0.777  0.0303   38.0     1.00      5496  0.950
  25    0.0 1.3e-02   0.991       5.82 1.7724e-06 106.553  -2.51e+03 -106.553   0.725  0.0262   38.0     1.00      5725  0.950
  26    0.0 1.2e-02   0.989       5.74 1.7891e-06 103.767  -2.55e+03 -103.767   0.716  0.0195   38.0     1.00      5954  0.950
  27    0.0 1.2e-02   1.021       5.66 1.8938e-06  89.216  -2.23e+03  -89.216   0.664  0.0158   38.0     1.00      6183  0.950
  28    0.0 1.1e-02   0.973       5.77 1.7185e-06 109.186  -2.62e+03 -109.186   0.694  0.0291   38.0     1.00      6412  0.950
  29    0.0 1.0e-02   1.046       5.69 1.724e-06   92.893  -2.27e+03  -92.893   0.651  0.0195   38.0     1.00      6641  0.950
  30    0.0 9.9e-03   0.992       5.68 1.7529e-06  95.377   -2.4e+03  -95.377   0.659  0.0134   38.0     1.00      6870  0.950
  31    0.0 9.4e-03   0.983       5.56 1.7504e-06  98.152  -2.36e+03  -98.152   0.624  0.0167   38.0     1.00      7099  0.950
  32    0.0 9.0e-03   1.031       5.64 1.6825e-06 117.072  -2.84e+03 -117.072   0.624  0.0257   38.0     1.00      7328  0.950
  33    0.0 8.5e-03   0.928       5.25 1.6778e-06  95.414   -2.3e+03  -95.414   0.590  0.0402   38.0     1.00      7557  0.950
  34    0.0 8.1e-03   1.097       5.48 1.6692e-06  92.459  -2.19e+03  -92.459   0.659  0.0310   38.0     1.00      7786  0.950
  35    0.0 7.7e-03   0.955       5.26 1.6268e-06 101.749  -2.54e+03 -101.749   0.480  0.0176   38.0     1.00      8015  0.950
  36    0.0 7.3e-03   1.049       5.27 1.6677e-06  89.819  -2.22e+03  -89.819   0.528  0.0396   38.0     1.00      8244  0.950
  37    0.0 6.9e-03   0.977       5.22 1.6418e-06  95.118  -2.32e+03  -95.118   0.524  0.0142   38.0     1.00      8473  0.950
  38    0.0 6.6e-03   1.055       5.32 1.7034e-06  85.149  -2.11e+03  -85.149   0.445  0.0205   38.0     1.00      8702  0.950
  39    0.0 6.3e-03   0.936       5.03 1.5865e-06 101.745  -2.44e+03 -101.745   0.485  0.0312   38.0     1.00      8931  0.950
  40    0.0 5.9e-03   0.987       4.90 1.5953e-06  91.674  -2.34e+03  -91.674   0.393  0.0183   38.0     1.00      9160  0.950
  41    0.0 5.7e-03   0.957       4.86 1.4776e-06  91.487  -2.23e+03  -91.487   0.410  0.0227   36.2     1.34      9389  0.950
  42    0.0 5.4e-03   0.980       4.83 1.3185e-06  87.090  -2.17e+03  -87.090   0.319  0.0134   35.1     1.54      9618  0.950
  43    0.0 5.1e-03   0.983       4.77 1.0323e-06  79.857  -1.94e+03  -79.857   0.336  0.0139   30.9     2.35      9847  0.950
  44    0.0 4.8e-03   0.985       4.70 1.0742e-06  72.071  -1.81e+03  -72.071   0.358  0.0144   27.7     2.95     10076  0.950
  45    0.0 4.6e-03   1.013       4.64 1.0113e-06  74.352  -1.89e+03  -74.352   0.345  0.0241   25.4     3.38     10305  0.950
  46    0.0 4.4e-03   1.016       4.35 9.1193e-07  74.843  -1.89e+03  -74.843   0.240  0.0162   23.0     3.84     10534  0.950
  47    0.0 4.2e-03   0.998       4.26 7.7695e-07  76.973  -1.92e+03  -76.973   0.328  0.0119   18.4     4.71     10763  0.950
  48    0.0 3.9e-03   0.997       4.29 7.0235e-07  79.923  -1.96e+03  -79.923   0.266  0.0114   16.3     5.10     10992  0.950
  49    0.0 3.7e-03   0.969       4.25 6.7659e-07  78.051  -1.94e+03  -78.051   0.253  0.0181   13.5     5.64     11221  0.950
  50    0.0 3.6e-03   0.951       4.16 6.4278e-07  78.082  -1.93e+03  -78.082   0.380  0.0224   11.0     6.11     11450  0.950
  51    0.0 3.4e-03   1.003       4.10 6.0752e-07  68.333  -1.68e+03  -68.333   0.323  0.0093   10.3     6.24     11679  0.950
  52    0.0 3.2e-03   0.977       3.97 6.0183e-07  70.591  -1.76e+03  -70.591   0.380  0.0105    9.1     6.47     11908  0.950
  53    0.0 3.1e-03   0.952       3.76 6.5806e-07  69.416  -1.76e+03  -69.416   0.253  0.0184    8.6     6.57     12137  0.950
  54    0.0 2.9e-03   0.984       3.76 6.8772e-07  66.791  -1.69e+03  -66.791   0.397  0.0173    7.0     6.87     12366  0.950
  55    0.0 2.8e-03   1.001       3.74 5.9056e-07  70.737  -1.75e+03  -70.737   0.328  0.0106    6.7     6.93     12595  0.950
  56    0.0 2.6e-03   0.979       3.57 5.4553e-07  73.383  -1.79e+03  -73.383   0.406  0.0127    5.9     7.07     12824  0.950
  57    0.0 2.5e-03   1.014       3.58 5.4126e-07  66.379  -1.61e+03  -66.379   0.328  0.0108    5.7     7.11     13053  0.950
  58    0.0 2.4e-03   0.990       3.60 5.5285e-07  65.888  -1.65e+03  -65.888   0.389  0.0069    5.1     7.23     13282  0.950
  59    0.0 2.2e-03   0.999       3.65 5.2158e-07  65.314  -1.61e+03  -65.314   0.441  0.0069    4.8     7.28     13511  0.950
  60    0.0 2.1e-03   0.995       3.56 5.843e-07   67.104  -1.68e+03  -67.104   0.424  0.0073    4.8     7.28     13740  0.950
  61    0.0 2.0e-03   0.974       3.45 5.7439e-07  70.819   -1.8e+03  -70.819   0.376  0.0139    4.7     7.29     13969  0.950
  62    0.0 1.9e-03   0.992       3.44 5.8044e-07  64.103  -1.64e+03  -64.103   0.393  0.0096    4.4     7.35     14198  0.950
  63    0.0 1.8e-03   0.984       3.36 5.5536e-07  60.351  -1.49e+03  -60.351   0.310  0.0127    4.2     7.39     14427  0.950
  64    0.0 1.7e-03   0.987       3.32 5.6342e-07  60.941  -1.56e+03  -60.941   0.301  0.0107    3.7     7.49     14656  0.950
  65    0.0 1.7e-03   1.013       3.33 5.0603e-07  59.739  -1.46e+03  -59.739   0.336  0.0038    3.2     7.59     14885  0.950
  66    0.0 1.6e-03   0.972       3.29 3.804e-07   64.985  -1.59e+03  -64.985   0.362  0.0167    2.8     7.65     15114  0.950
  67    0.0 1.5e-03   0.997       3.22 5.0178e-07  57.434  -1.44e+03  -57.434   0.314  0.0068    2.6     7.69     15343  0.950
  68    0.0 1.4e-03   0.991       3.22 4.8288e-07  59.294  -1.47e+03  -59.294   0.354  0.0053    2.3     7.76     15572  0.950
  69    0.0 1.3e-03   0.998       3.21 4.7606e-07  61.052  -1.51e+03  -61.052   0.297  0.0029    2.1     7.79     15801  0.950
  70    0.0 1.3e-03   0.993       3.19 4.443e-07   61.725  -1.52e+03  -61.725   0.393  0.0029    1.8     7.85     16030  0.950
  71    0.0 1.2e-03   1.006       3.19 4.1726e-07  61.593  -1.53e+03  -61.593   0.467  0.0042    1.7     7.87     16259  0.950
  72    0.0 1.2e-03   0.991       3.24 4.3034e-07  61.610  -1.51e+03  -61.610   0.450  0.0088    1.8     7.86     16488  0.950
  73    0.0 1.1e-03   0.984       3.20 4.8104e-07  58.013  -1.46e+03  -58.013   0.415  0.0064    1.8     7.85     16717  0.950
  74    0.0 1.0e-03   0.991       3.11 4.9052e-07  56.342  -1.44e+03  -56.342   0.467  0.0041    1.7     7.86     16946  0.950
  75    0.0 9.9e-04   0.985       3.10 4.677e-07   57.332  -1.44e+03  -57.332   0.345  0.0059    1.8     7.85     17175  0.950
  76    0.0 9.4e-04   0.996       3.10 4.849e-07   56.891  -1.43e+03  -56.891   0.380  0.0032    1.6     7.89     17404  0.950
  77    0.0 8.9e-04   0.994       3.10 4.8064e-07  55.324  -1.39e+03  -55.324   0.262  0.0046    1.5     7.90     17633  0.950
  78    0.0 8.5e-04   0.997       3.06 4.7254e-07  55.919  -1.39e+03  -55.919   0.314  0.0029    1.2     7.95     17862  0.950
  79    0.0 8.0e-04   0.995       3.05 4.7149e-07  53.786  -1.33e+03  -53.786   0.258  0.0044    1.1     7.98     18091  0.950
  80    0.0 7.6e-04   0.998       3.02 4.7404e-07  54.021  -1.35e+03  -54.021   0.210  0.0021    1.0     8.00     18320  0.950
  81    0.0 7.3e-04   0.995       3.02 5.4326e-07  54.065  -1.38e+03  -54.065   0.271  0.0028    1.0     8.00     18549  0.950
  82    0.0 6.9e-04   0.993       3.00 4.55e-07    54.176  -1.35e+03  -54.176   0.258  0.0036    1.0     8.00     18778  0.950
  83    0.0 6.6e-04   0.993       2.96 4.8443e-07  54.228  -1.37e+03  -54.228   0.188  0.0054    1.0     8.00     19007  0.950
  84    0.0 6.2e-04   1.000       2.95 4.9941e-07  51.386   -1.3e+03  -51.386   0.223  0.0012    1.0     8.00     19236  0.950
  85    0.0 5.9e-04   0.995       2.93 4.3273e-07  53.940  -1.32e+03  -53.940   0.153  0.0020    1.0     8.00     19465  0.950
  86    0.0 5.6e-04   0.997       2.92 4.6729e-07  52.721  -1.31e+03  -52.721   0.170  0.0028    1.0     8.00     19694  0.950
  87    0.0 5.3e-04   1.002       2.94 4.8507e-07  52.344  -1.32e+03  -52.344   0.100  0.0008    1.0     8.00     19923  0.950
  88    0.0 4.3e-04   0.998       2.95 4.9498e-07  52.556  -1.34e+03  -52.556   0.140  0.0023    1.0     8.00     20152  0.800
  89    0.0 3.4e-04   0.998       2.94 4.7869e-07  52.030  -1.31e+03  -52.030   0.092  0.0020    1.0     8.00     20381  0.800
  90    0.0 2.7e-04   0.998       2.92 4.5735e-07  52.030   -1.3e+03  -52.030   0.083  0.0011    1.0     8.00     20610  0.800
  91    0.0 2.2e-04   0.999       2.89 4.6138e-07  52.182   -1.3e+03  -52.182   0.057  0.0005    1.0     8.00     20839  0.800
  92    0.0 1.7e-04   0.998       2.90 4.8564e-07  51.149  -1.29e+03  -51.149   0.044  0.0008    1.0     8.00     21068  0.800
  93    0.0 1.4e-04   0.999       2.90 4.8869e-07  52.128  -1.32e+03  -52.128   0.057  0.0009    1.0     8.00     21297  0.800
  94    0.0 1.1e-04   0.997       2.89 4.8125e-07  52.107  -1.31e+03  -52.107   0.079  0.0010    1.0     8.00     21526  0.800
  95    0.0 9.0e-05   0.998       2.88 5.0007e-07  52.167  -1.33e+03  -52.167   0.031  0.0008    1.0     8.00     21755  0.800
  96    0.0 7.2e-05   0.999       2.87 4.6658e-07  52.167  -1.32e+03  -52.167   0.057  0.0003    1.0     8.00     21984  0.800
  97    0.0 0.0e+00   0.999       2.87 4.5177e-07  51.910   -1.3e+03  -51.910   0.013  0.0003    1.0     8.00     22213  0.800
## Placement Quench took 0.00 seconds (max_rss 450.3 MiB)

BB estimate of min-dist (placement) wire length: 1901

Completed placement consistency check successfully.

Swaps called: 22272

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 52.3108 ns, Fmax: 19.1165 MHz
Placement estimated setup Worst Negative Slack (sWNS): -52.3108 ns
Placement estimated setup Total Negative Slack (sTNS): -1306.79 ns

Placement estimated setup slack histogram:
[ -5.2e-08: -4.8e-08) 18 ( 64.3%) |************************************************
[ -4.8e-08: -4.4e-08)  8 ( 28.6%) |*********************
[ -4.4e-08: -3.9e-08)  0 (  0.0%) |
[ -3.9e-08: -3.5e-08)  0 (  0.0%) |
[ -3.5e-08: -3.1e-08)  1 (  3.6%) |***
[ -3.1e-08: -2.6e-08)  0 (  0.0%) |
[ -2.6e-08: -2.2e-08)  0 (  0.0%) |
[ -2.2e-08: -1.8e-08)  0 (  0.0%) |
[ -1.8e-08: -1.4e-08)  0 (  0.0%) |
[ -1.4e-08: -9.2e-09)  1 (  3.6%) |***

Placement estimated geomean non-virtual intra-domain period: 52.3108 ns (19.1165 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 52.3108 ns (19.1165 MHz)

Placement cost: 0.999216, bb_cost: 2.86898, td_cost: 4.50631e-07, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 53
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 3
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 97
Placement total # of swap attempts: 22272
	Swaps accepted: 10611 (47.6 %)
	Swaps rejected: 10421 (46.8 %)
	Swaps aborted :  1240 ( 5.6 %)
Placement Quench timing analysis took 0.000789732 seconds (0.000590693 STA, 0.000199039 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0793137 seconds (0.0651321 STA, 0.0141817 slack) (99 full updates: 99 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.32 seconds (max_rss 450.3 MiB, delta_rss +0.0 MiB)
Incr Slack updates 99 in 0.00375316 sec
Full Max Req/Worst Slack updates 79 in 0.00108238 sec
Incr Max Req/Worst Slack updates 20 in 0.000276077 sec
Incr Criticality updates 2 in 0.000106385 sec
Full Criticality updates 97 in 0.00632338 sec

Flow timing analysis took 0.0793137 seconds (0.0651321 STA, 0.0141817 slack) (99 full updates: 99 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 94.19 seconds (max_rss 450.3 MiB)
