read_verilog ../top_reduce.v
synth
splice
simplemap top
synth

