// Seed: 262884768
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  assign module_1._id_3 = 0;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  parameter id_8 = 1;
endmodule
macromodule module_1 #(
    parameter id_1 = 32'd37,
    parameter id_3 = 32'd59
) (
    input wire id_0,
    input wand _id_1
);
  always @(posedge -1) disable _id_3;
  wire [1 'b0 : id_1] id_4;
  wire [id_3 : 1] id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
